--------------------------------------------------------------------------------
-- Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: J.37
--  \   \         Application: netgen
--  /   /         Filename: secd_fep_trenz.vhd
-- /___/   /\     Timestamp: Sun Jul 29 20:59:12 2007
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -ofmt vhdl -intstyle silent -w secd_fep_trenz.ngc secd_fep_trenz.vhd 
-- Device	: xc3s1000ft256-5
-- Input file	: secd_fep_trenz.ngc
-- Output file	: secd_fep_trenz.vhd
-- # of Entities	: 1
-- Design Name	: secd_fep_trenz
-- Xilinx	: C:\Xilinx92i
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity secd_fep_trenz is
  port (
    ps2_data1 : inout STD_LOGIC; 
    ps2_clk1 : inout STD_LOGIC; 
    cf_oe : out STD_LOGIC; 
    joy_down : in STD_LOGIC := 'X'; 
    fpga_rts : out STD_LOGIC; 
    utmi_databus16_8 : out STD_LOGIC; 
    cf_pdiag : in STD_LOGIC := 'X'; 
    cf_irq : in STD_LOGIC := 'X'; 
    fpga_rxd : in STD_LOGIC := 'X'; 
    fpga_cts : in STD_LOGIC := 'X'; 
    cf_cs0 : out STD_LOGIC; 
    lcd_e : out STD_LOGIC; 
    cf_cs1 : out STD_LOGIC; 
    hsync_b : out STD_LOGIC; 
    cf_we : out STD_LOGIC; 
    utmi_clkout : in STD_LOGIC := 'X'; 
    cf_iord : out STD_LOGIC; 
    cf_dasp : in STD_LOGIC := 'X'; 
    fpga_txd : out STD_LOGIC; 
    ram_oen : out STD_LOGIC; 
    joy_fire : in STD_LOGIC := 'X'; 
    cf_wait : in STD_LOGIC := 'X'; 
    iois16 : in STD_LOGIC := 'X'; 
    ram_wen : out STD_LOGIC; 
    lcd_rs : out STD_LOGIC; 
    lcd_rw : out STD_LOGIC; 
    cf_iowr : out STD_LOGIC; 
    ram_blen : out STD_LOGIC; 
    joy_left : in STD_LOGIC := 'X'; 
    vsync_b : out STD_LOGIC; 
    joy_up : in STD_LOGIC := 'X'; 
    mm_led : out STD_LOGIC; 
    cf_reset : out STD_LOGIC; 
    cf_cd1 : in STD_LOGIC := 'X'; 
    cf_cd2 : in STD_LOGIC := 'X'; 
    joy_right : in STD_LOGIC := 'X'; 
    cf_pwr_en : out STD_LOGIC; 
    ram_cen : out STD_LOGIC; 
    reset_sw : in STD_LOGIC := 'X'; 
    cf_rew : out STD_LOGIC; 
    ram_bhen : out STD_LOGIC; 
    ram_io : inout STD_LOGIC_VECTOR ( 15 downto 0 ); 
    lcd_d : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    aud_out : out STD_LOGIC_VECTOR ( 4 downto 1 ); 
    ram_a : out STD_LOGIC_VECTOR ( 20 downto 0 ); 
    fpga_b : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    fpga_g : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    fpga_r : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    led : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end secd_fep_trenz;

architecture STRUCTURE of secd_fep_trenz is
  signal joy_down_IBUF_3 : STD_LOGIC; 
  signal fpga_rts_OBUF_4 : STD_LOGIC; 
  signal utmi_databus16_8_OBUF_5 : STD_LOGIC; 
  signal fpga_rxd_IBUF_6 : STD_LOGIC; 
  signal fpga_cts_IBUF_7 : STD_LOGIC; 
  signal lcd_e_OBUF_8 : STD_LOGIC; 
  signal cf_cs1_OBUF_9 : STD_LOGIC; 
  signal my_vdu_horiz_sync_10 : STD_LOGIC; 
  signal cf_we_OBUF_11 : STD_LOGIC; 
  signal cf_iord_OBUF_12 : STD_LOGIC; 
  signal fpga_txd_OBUF_13 : STD_LOGIC; 
  signal joy_fire_IBUF_14 : STD_LOGIC; 
  signal ram_wen_OBUF_15 : STD_LOGIC; 
  signal lcd_rs_OBUF_16 : STD_LOGIC; 
  signal lcd_rw_OBUF_17 : STD_LOGIC; 
  signal joy_left_IBUF_18 : STD_LOGIC; 
  signal my_vdu_vert_sync_19 : STD_LOGIC; 
  signal joy_up_IBUF_20 : STD_LOGIC; 
  signal joy_right_IBUF_21 : STD_LOGIC; 
  signal reset_sw_IBUF_22 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_ram_write_23 : STD_LOGIC; 
  signal secd_button_and0000_24 : STD_LOGIC; 
  signal my_uart_StatReg_7_Q : STD_LOGIC; 
  signal baudclk_25 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_ram_read_26 : STD_LOGIC; 
  signal led_reg_0_and0000 : STD_LOGIC; 
  signal secd_button_27 : STD_LOGIC; 
  signal vdu_clk : STD_LOGIC; 
  signal baud_count_cmp_eq0000 : STD_LOGIC; 
  signal user_ram_en : STD_LOGIC; 
  signal uart_cs : STD_LOGIC; 
  signal my_vdu_vga_red_o_28 : STD_LOGIC; 
  signal reset : STD_LOGIC; 
  signal my_vdu_vga_blue_o_29 : STD_LOGIC; 
  signal cpu_clk : STD_LOGIC; 
  signal cpu_rw : STD_LOGIC; 
  signal rom_cs : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_stopped_30 : STD_LOGIC; 
  signal vdu_cs : STD_LOGIC; 
  signal cpu_vma : STD_LOGIC; 
  signal lcd_d_and0000 : STD_LOGIC; 
  signal secd_stop_31 : STD_LOGIC; 
  signal my_vdu_vga_green_o_32 : STD_LOGIC; 
  signal int_ram_we : STD_LOGIC; 
  signal secd_ram_addr_hi_and0001_33 : STD_LOGIC; 
  signal lcd_d_3_34 : STD_LOGIC; 
  signal lcd_d_2_35 : STD_LOGIC; 
  signal lcd_d_1_36 : STD_LOGIC; 
  signal lcd_d_0_37 : STD_LOGIC; 
  signal ram_a_14_OBUF_38 : STD_LOGIC; 
  signal ram_a_13_OBUF_39 : STD_LOGIC; 
  signal ram_a_12_OBUF_40 : STD_LOGIC; 
  signal ram_a_11_OBUF_41 : STD_LOGIC; 
  signal ram_a_10_OBUF_42 : STD_LOGIC; 
  signal ram_a_9_OBUF_43 : STD_LOGIC; 
  signal ram_a_8_OBUF_44 : STD_LOGIC; 
  signal ram_a_7_OBUF_45 : STD_LOGIC; 
  signal ram_a_6_OBUF_46 : STD_LOGIC; 
  signal ram_a_5_OBUF_47 : STD_LOGIC; 
  signal ram_a_4_OBUF_48 : STD_LOGIC; 
  signal ram_a_3_OBUF_49 : STD_LOGIC; 
  signal ram_a_2_OBUF_50 : STD_LOGIC; 
  signal ram_a_1_OBUF_51 : STD_LOGIC; 
  signal ram_a_0_OBUF_52 : STD_LOGIC; 
  signal my_clock_synthesis_cpu_clk_locked : STD_LOGIC; 
  signal my_clock_synthesis_vdu_clkin_ibufg : STD_LOGIC; 
  signal my_clock_synthesis_vdu_clk_locked : STD_LOGIC; 
  signal my_clock_synthesis_clkfb_in : STD_LOGIC; 
  signal my_clock_synthesis_cpu_clk_buf : STD_LOGIC; 
  signal my_clock_synthesis_vdu_clk_buf : STD_LOGIC; 
  signal my_clock_synthesis_feedback_buf : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_cmp_eq0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_cmp_eq0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_cmp_eq0003 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_cmp_eq0004 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_reset_inv : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stop_instruction_53 : STD_LOGIC; 
  signal make_secd_my_secd_system_stop_clock_gen : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_phi_alu_54 : STD_LOGIC; 
  signal make_secd_my_secd_system_phi_next : STD_LOGIC; 
  signal make_secd_my_secd_system_stop_instruction_latched_55 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_phi_write_56 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_phi_read_57 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_FFd3_In : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_FFd2_In : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_FFd1_In : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_FFd3_58 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_FFd2_59 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_FFd1_60 : STD_LOGIC; 
  signal Result_0_1 : STD_LOGIC; 
  signal Result_1_1 : STD_LOGIC; 
  signal Result_2_1 : STD_LOGIC; 
  signal Result_3_1 : STD_LOGIC; 
  signal Result_4_1 : STD_LOGIC; 
  signal Result_5_1_61 : STD_LOGIC; 
  signal my_secd_ram_ram_io_10_not0000_inv : STD_LOGIC; 
  signal my_secd_ram_dout8_1_and0001 : STD_LOGIC; 
  signal my_secd_ram_dout8_1_and0000 : STD_LOGIC; 
  signal my_secd_ram_ram_io_8_mux0000_62 : STD_LOGIC; 
  signal my_secd_ram_ram_io_14_mux0000_63 : STD_LOGIC; 
  signal my_secd_ram_dout8_6_and0001 : STD_LOGIC; 
  signal my_secd_ram_dout8_6_and0000 : STD_LOGIC; 
  signal my_secd_ram_ram_io_2_mux0000_64 : STD_LOGIC; 
  signal my_secd_ram_dout8_0_and0001 : STD_LOGIC; 
  signal my_secd_ram_dout8_0_and0000 : STD_LOGIC; 
  signal my_secd_ram_ram_io_7_mux0000_65 : STD_LOGIC; 
  signal my_secd_ram_ram_io_13_mux0000_66 : STD_LOGIC; 
  signal my_secd_ram_dout8_5_and0001 : STD_LOGIC; 
  signal my_secd_ram_dout8_5_and0000 : STD_LOGIC; 
  signal my_secd_ram_ram_io_1_mux0000_67 : STD_LOGIC; 
  signal my_secd_ram_read32_buf_20_and0000 : STD_LOGIC; 
  signal my_secd_ram_oe32_68 : STD_LOGIC; 
  signal my_secd_ram_read32_buf_7_and0000 : STD_LOGIC; 
  signal my_secd_ram_ram_io_6_mux0000_69 : STD_LOGIC; 
  signal my_secd_ram_ram_io_12_mux0000_70 : STD_LOGIC; 
  signal my_secd_ram_dout8_4_and0001 : STD_LOGIC; 
  signal my_secd_ram_dout8_4_and0000 : STD_LOGIC; 
  signal my_secd_ram_ram_io_0_mux0000_71 : STD_LOGIC; 
  signal my_secd_ram_ram_io_5_mux0000_72 : STD_LOGIC; 
  signal my_secd_ram_ram_io_11_mux0000_73 : STD_LOGIC; 
  signal my_secd_ram_dout8_3_and0001 : STD_LOGIC; 
  signal my_secd_ram_dout8_3_and0000 : STD_LOGIC; 
  signal my_secd_ram_write_pulse_74 : STD_LOGIC; 
  signal my_secd_ram_clear_write_pulse_75 : STD_LOGIC; 
  signal my_secd_ram_write_pulse_mux0003 : STD_LOGIC; 
  signal my_secd_ram_ram_io_4_mux0000_76 : STD_LOGIC; 
  signal my_secd_ram_ram_io_10_mux0000_77 : STD_LOGIC; 
  signal my_secd_ram_dout8_2_and0001 : STD_LOGIC; 
  signal my_secd_ram_dout8_2_and0000 : STD_LOGIC; 
  signal my_secd_ram_ram_io_9_mux0000_78 : STD_LOGIC; 
  signal my_secd_ram_oe32_mux0002 : STD_LOGIC; 
  signal my_secd_ram_ram_io_15_mux0000_79 : STD_LOGIC; 
  signal my_secd_ram_dout8_7_and0001 : STD_LOGIC; 
  signal my_secd_ram_dout8_7_and0000 : STD_LOGIC; 
  signal my_secd_ram_ram_io_3_mux0000_80 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_hold_extended_or0000 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_right_shift_key_81 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_mux0000_82 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_hold_extended_83 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_q_not0002 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_hold_extended_and0000 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_hold_released_84 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_caps_key_on_not0001 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_85 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_87 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_88 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ps2_data_s_89 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_90 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_91 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd10_92 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd4_93 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd13_94 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_95 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd9_96 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_97 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_98 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_hold_released_and0000 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_left_shift_key_99 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_100 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_caps_key_on_101 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_left_shift_key_mux0000_102 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_bit_count_or0000_103 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_bit_count_or0001 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_right_shift_key_mux0000 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_caps_key_on_and0000 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_0_1 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_1_1 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_2_1 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_3_1 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_inv : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_enable_timer_5usec_inv : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_0_2 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_1_2 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_2_2 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_3_2 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_4_1 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_5_1 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105 : STD_LOGIC; 
  signal my_keyboard_kbd_stat_1_Q : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_rx_extended_106 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_rx_released_107 : STD_LOGIC; 
  signal my_keyboard_kbd_stat_4_Q : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_108 : STD_LOGIC; 
  signal my_keyboard_kbd_stat_1_not0001 : STD_LOGIC; 
  signal my_keyboard_kbd_write_109 : STD_LOGIC; 
  signal my_keyboard_kbd_read_and0000 : STD_LOGIC; 
  signal my_keyboard_kbd_write_not0001 : STD_LOGIC; 
  signal my_keyboard_kbd_read_110 : STD_LOGIC; 
  signal my_keyboard_kbd_write_ack : STD_LOGIC; 
  signal my_keyboard_kbd_tx_data_not0002 : STD_LOGIC; 
  signal my_keyboard_kbd_ctrl_not0002 : STD_LOGIC; 
  signal my_keyboard_kbd_write_and0002 : STD_LOGIC; 
  signal my_keyboard_kbd_read_not0001 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_In : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd10_In : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_In : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_In_111 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_In : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_In : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_In : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_In : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_In : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_tx_shifting_done : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_timer_5usec_done : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N43 : STD_LOGIC; 
  signal N11 : STD_LOGIC; 
  signal N5 : STD_LOGIC; 
  signal N51 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_timer_60usec_done : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_rx_shifting_done : STD_LOGIC; 
  signal N33 : STD_LOGIC; 
  signal N47 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal secd_ram_addr_high_cs_cmp_eq0001 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal cpu_data_in_0_and0000 : STD_LOGIC; 
  signal my_secd_ram_mux0000 : STD_LOGIC; 
  signal my_secd_ram_mux0001 : STD_LOGIC; 
  signal my_secd_ram_mux0002 : STD_LOGIC; 
  signal my_secd_ram_mux0003 : STD_LOGIC; 
  signal my_secd_ram_mux0004 : STD_LOGIC; 
  signal my_secd_ram_mux0005 : STD_LOGIC; 
  signal my_secd_ram_mux0006 : STD_LOGIC; 
  signal my_secd_ram_mux0007 : STD_LOGIC; 
  signal N15 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N13 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal N9 : STD_LOGIC; 
  signal cpu_data_in_0_and0008 : STD_LOGIC; 
  signal secd_ram_cs : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N7 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal Result_4_bdd0 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Result_4_1_bdd0 : STD_LOGIC; 
  signal N3 : STD_LOGIC; 
  signal baudclk_and0000 : STD_LOGIC; 
  signal my_cpu_N344 : STD_LOGIC; 
  signal my_cpu_N3421 : STD_LOGIC; 
  signal my_cpu_N3411 : STD_LOGIC; 
  signal my_cpu_N339 : STD_LOGIC; 
  signal my_cpu_N338 : STD_LOGIC; 
  signal my_cpu_N3331 : STD_LOGIC; 
  signal my_cpu_N3311 : STD_LOGIC; 
  signal my_cpu_N330 : STD_LOGIC; 
  signal my_cpu_N328 : STD_LOGIC; 
  signal my_cpu_N3231 : STD_LOGIC; 
  signal my_cpu_N3191 : STD_LOGIC; 
  signal my_cpu_N3181 : STD_LOGIC; 
  signal my_cpu_N3131 : STD_LOGIC; 
  signal my_cpu_N3121 : STD_LOGIC; 
  signal my_cpu_N309 : STD_LOGIC; 
  signal my_cpu_N307 : STD_LOGIC; 
  signal my_cpu_N306 : STD_LOGIC; 
  signal my_cpu_N3021 : STD_LOGIC; 
  signal my_cpu_N300 : STD_LOGIC; 
  signal my_cpu_N296 : STD_LOGIC; 
  signal my_cpu_N2821 : STD_LOGIC; 
  signal my_cpu_N278 : STD_LOGIC; 
  signal my_cpu_N277 : STD_LOGIC; 
  signal my_cpu_N276 : STD_LOGIC; 
  signal my_cpu_N274 : STD_LOGIC; 
  signal my_cpu_N2412 : STD_LOGIC; 
  signal my_cpu_N2401 : STD_LOGIC; 
  signal my_cpu_N2361 : STD_LOGIC; 
  signal my_cpu_N2351 : STD_LOGIC; 
  signal my_cpu_N2322 : STD_LOGIC; 
  signal my_cpu_N230 : STD_LOGIC; 
  signal my_cpu_N2291 : STD_LOGIC; 
  signal my_cpu_N2171 : STD_LOGIC; 
  signal my_cpu_N2142 : STD_LOGIC; 
  signal my_cpu_N2102 : STD_LOGIC; 
  signal my_cpu_N200 : STD_LOGIC; 
  signal my_cpu_N1971 : STD_LOGIC; 
  signal my_cpu_N1941 : STD_LOGIC; 
  signal my_cpu_N1931 : STD_LOGIC; 
  signal my_cpu_N1921 : STD_LOGIC; 
  signal my_cpu_N1881 : STD_LOGIC; 
  signal my_cpu_N1831 : STD_LOGIC; 
  signal my_cpu_N1801 : STD_LOGIC; 
  signal my_cpu_N1651 : STD_LOGIC; 
  signal my_cpu_N1601 : STD_LOGIC; 
  signal my_cpu_N1281 : STD_LOGIC; 
  signal my_cpu_N1261 : STD_LOGIC; 
  signal my_cpu_N1251 : STD_LOGIC; 
  signal my_cpu_N1241 : STD_LOGIC; 
  signal my_cpu_N1232 : STD_LOGIC; 
  signal my_cpu_N1222 : STD_LOGIC; 
  signal my_cpu_N881 : STD_LOGIC; 
  signal my_cpu_N713 : STD_LOGIC; 
  signal my_cpu_N503 : STD_LOGIC; 
  signal my_cpu_N492 : STD_LOGIC; 
  signal my_cpu_N2310 : STD_LOGIC; 
  signal my_cpu_N03 : STD_LOGIC; 
  signal my_cpu_N266 : STD_LOGIC; 
  signal my_cpu_N263 : STD_LOGIC; 
  signal my_cpu_N2611 : STD_LOGIC; 
  signal my_cpu_N260 : STD_LOGIC; 
  signal my_cpu_N259 : STD_LOGIC; 
  signal my_cpu_N258 : STD_LOGIC; 
  signal my_cpu_N257 : STD_LOGIC; 
  signal my_cpu_N254 : STD_LOGIC; 
  signal my_cpu_N2521 : STD_LOGIC; 
  signal my_cpu_N2511 : STD_LOGIC; 
  signal my_cpu_N250 : STD_LOGIC; 
  signal my_cpu_N249 : STD_LOGIC; 
  signal my_cpu_N248 : STD_LOGIC; 
  signal my_cpu_N247 : STD_LOGIC; 
  signal my_cpu_N246 : STD_LOGIC; 
  signal my_cpu_N2421 : STD_LOGIC; 
  signal my_cpu_N2411 : STD_LOGIC; 
  signal my_cpu_N239 : STD_LOGIC; 
  signal my_cpu_N237 : STD_LOGIC; 
  signal my_cpu_N236 : STD_LOGIC; 
  signal my_cpu_N235 : STD_LOGIC; 
  signal my_cpu_N234 : STD_LOGIC; 
  signal my_cpu_N233 : STD_LOGIC; 
  signal my_cpu_N2321 : STD_LOGIC; 
  signal my_cpu_N2311 : STD_LOGIC; 
  signal my_cpu_N226 : STD_LOGIC; 
  signal my_cpu_N224 : STD_LOGIC; 
  signal my_cpu_N223 : STD_LOGIC; 
  signal my_cpu_N2211 : STD_LOGIC; 
  signal my_cpu_N220 : STD_LOGIC; 
  signal my_cpu_N218 : STD_LOGIC; 
  signal my_cpu_N2161 : STD_LOGIC; 
  signal my_cpu_N2151 : STD_LOGIC; 
  signal my_cpu_N2141 : STD_LOGIC; 
  signal my_cpu_N2121 : STD_LOGIC; 
  signal my_cpu_N2111 : STD_LOGIC; 
  signal my_cpu_N2101 : STD_LOGIC; 
  signal my_cpu_N209 : STD_LOGIC; 
  signal my_cpu_N207 : STD_LOGIC; 
  signal my_cpu_N206 : STD_LOGIC; 
  signal my_cpu_N202 : STD_LOGIC; 
  signal my_cpu_N199 : STD_LOGIC; 
  signal my_cpu_N198 : STD_LOGIC; 
  signal my_cpu_N197 : STD_LOGIC; 
  signal my_cpu_N194 : STD_LOGIC; 
  signal my_cpu_N193 : STD_LOGIC; 
  signal my_cpu_N192 : STD_LOGIC; 
  signal my_cpu_N1911 : STD_LOGIC; 
  signal my_cpu_N190 : STD_LOGIC; 
  signal my_cpu_N189 : STD_LOGIC; 
  signal my_cpu_N188 : STD_LOGIC; 
  signal my_cpu_N183 : STD_LOGIC; 
  signal my_cpu_N1821 : STD_LOGIC; 
  signal my_cpu_N1811 : STD_LOGIC; 
  signal my_cpu_N180 : STD_LOGIC; 
  signal my_cpu_N179 : STD_LOGIC; 
  signal my_cpu_N175 : STD_LOGIC; 
  signal my_cpu_N1721 : STD_LOGIC; 
  signal my_cpu_N169 : STD_LOGIC; 
  signal my_cpu_N168 : STD_LOGIC; 
  signal my_cpu_N167 : STD_LOGIC; 
  signal my_cpu_N166 : STD_LOGIC; 
  signal my_cpu_N165 : STD_LOGIC; 
  signal my_cpu_N164 : STD_LOGIC; 
  signal my_cpu_N163 : STD_LOGIC; 
  signal my_cpu_N1621 : STD_LOGIC; 
  signal my_cpu_N1611 : STD_LOGIC; 
  signal my_cpu_N160 : STD_LOGIC; 
  signal my_cpu_N159 : STD_LOGIC; 
  signal my_cpu_N158 : STD_LOGIC; 
  signal my_cpu_N157 : STD_LOGIC; 
  signal my_cpu_N154 : STD_LOGIC; 
  signal my_cpu_N1521 : STD_LOGIC; 
  signal my_cpu_N150 : STD_LOGIC; 
  signal my_cpu_N149 : STD_LOGIC; 
  signal my_cpu_N148 : STD_LOGIC; 
  signal my_cpu_N146 : STD_LOGIC; 
  signal my_cpu_N1421 : STD_LOGIC; 
  signal my_cpu_N1411 : STD_LOGIC; 
  signal my_cpu_N140 : STD_LOGIC; 
  signal my_cpu_N139 : STD_LOGIC; 
  signal my_cpu_N138 : STD_LOGIC; 
  signal my_cpu_N137 : STD_LOGIC; 
  signal my_cpu_N136 : STD_LOGIC; 
  signal my_cpu_N135 : STD_LOGIC; 
  signal my_cpu_N134 : STD_LOGIC; 
  signal my_cpu_N1331 : STD_LOGIC; 
  signal my_cpu_N1321 : STD_LOGIC; 
  signal my_cpu_N1311 : STD_LOGIC; 
  signal my_cpu_N129 : STD_LOGIC; 
  signal my_cpu_N126 : STD_LOGIC; 
  signal my_cpu_N125 : STD_LOGIC; 
  signal my_cpu_N1212 : STD_LOGIC; 
  signal my_cpu_N120 : STD_LOGIC; 
  signal my_cpu_N1181 : STD_LOGIC; 
  signal my_cpu_N1171 : STD_LOGIC; 
  signal my_cpu_N1161 : STD_LOGIC; 
  signal my_cpu_N1131 : STD_LOGIC; 
  signal my_cpu_N1114 : STD_LOGIC; 
  signal my_cpu_N110 : STD_LOGIC; 
  signal my_cpu_N109 : STD_LOGIC; 
  signal my_cpu_N107 : STD_LOGIC; 
  signal my_cpu_N106 : STD_LOGIC; 
  signal my_cpu_N1041 : STD_LOGIC; 
  signal my_cpu_N1031 : STD_LOGIC; 
  signal my_cpu_N100 : STD_LOGIC; 
  signal my_cpu_N921 : STD_LOGIC; 
  signal my_cpu_N911 : STD_LOGIC; 
  signal my_cpu_N86 : STD_LOGIC; 
  signal my_cpu_N831 : STD_LOGIC; 
  signal my_cpu_N821 : STD_LOGIC; 
  signal my_cpu_N811 : STD_LOGIC; 
  signal my_cpu_N80 : STD_LOGIC; 
  signal my_cpu_N771 : STD_LOGIC; 
  signal my_cpu_N721 : STD_LOGIC; 
  signal my_cpu_N712 : STD_LOGIC; 
  signal my_cpu_N661 : STD_LOGIC; 
  signal my_cpu_N651 : STD_LOGIC; 
  signal my_cpu_N621 : STD_LOGIC; 
  signal my_cpu_N601 : STD_LOGIC; 
  signal my_cpu_N591 : STD_LOGIC; 
  signal my_cpu_N581 : STD_LOGIC; 
  signal my_cpu_N571 : STD_LOGIC; 
  signal my_cpu_N562 : STD_LOGIC; 
  signal my_cpu_N522 : STD_LOGIC; 
  signal my_cpu_N472 : STD_LOGIC; 
  signal my_cpu_N392 : STD_LOGIC; 
  signal my_cpu_N332 : STD_LOGIC; 
  signal my_cpu_N272 : STD_LOGIC; 
  signal my_cpu_N182 : STD_LOGIC; 
  signal my_cpu_N415 : STD_LOGIC; 
  signal my_cpu_N216 : STD_LOGIC; 
  signal my_cpu_N02 : STD_LOGIC; 
  signal my_cpu_N016 : STD_LOGIC; 
  signal my_cpu_N117 : STD_LOGIC; 
  signal my_cpu_Mmux_acca_ctrl_mux0004_5_f5_112 : STD_LOGIC; 
  signal my_cpu_N215 : STD_LOGIC; 
  signal my_cpu_N315 : STD_LOGIC; 
  signal my_cpu_Mmux_acca_ctrl_mux0004_5_f51 : STD_LOGIC; 
  signal my_cpu_next_state_mux0045_5_1 : STD_LOGIC; 
  signal my_cpu_N214 : STD_LOGIC; 
  signal my_cpu_N314 : STD_LOGIC; 
  signal my_cpu_Mmux_next_state_mux0045_6_f5_113 : STD_LOGIC; 
  signal my_cpu_N414 : STD_LOGIC; 
  signal my_cpu_N513 : STD_LOGIC; 
  signal my_cpu_N613 : STD_LOGIC; 
  signal my_cpu_N78 : STD_LOGIC; 
  signal my_cpu_left_ctrl_mux0014_7_1 : STD_LOGIC; 
  signal my_cpu_left_ctrl_mux0014_4_1 : STD_LOGIC; 
  signal my_cpu_left_ctrl_mux0014_1_1 : STD_LOGIC; 
  signal my_cpu_N213 : STD_LOGIC; 
  signal my_cpu_N313 : STD_LOGIC; 
  signal my_cpu_N413 : STD_LOGIC; 
  signal my_cpu_Mmux_left_ctrl_mux0014_3_f5_114 : STD_LOGIC; 
  signal my_cpu_N612 : STD_LOGIC; 
  signal my_cpu_Mmux_left_ctrl_mux0014_4_f5_115 : STD_LOGIC; 
  signal my_cpu_N77 : STD_LOGIC; 
  signal my_cpu_N83 : STD_LOGIC; 
  signal my_cpu_Mmux_left_ctrl_mux0014_5_f5_116 : STD_LOGIC; 
  signal my_cpu_op_code_5_2 : STD_LOGIC; 
  signal my_cpu_N93 : STD_LOGIC; 
  signal my_cpu_N103 : STD_LOGIC; 
  signal my_cpu_op_code_5_3 : STD_LOGIC; 
  signal my_cpu_op_code_5_4 : STD_LOGIC; 
  signal my_cpu_next_state_mux0051_7_1 : STD_LOGIC; 
  signal my_cpu_next_state_mux0051_6_1 : STD_LOGIC; 
  signal my_cpu_next_state_mux0051_5_1 : STD_LOGIC; 
  signal my_cpu_next_state_mux0051_4_1 : STD_LOGIC; 
  signal my_cpu_N013 : STD_LOGIC; 
  signal my_cpu_md_1_1 : STD_LOGIC; 
  signal my_cpu_N114 : STD_LOGIC; 
  signal my_cpu_N212 : STD_LOGIC; 
  signal my_cpu_md_1_2 : STD_LOGIC; 
  signal my_cpu_N312 : STD_LOGIC; 
  signal my_cpu_N412 : STD_LOGIC; 
  signal my_cpu_N510 : STD_LOGIC; 
  signal my_cpu_N610 : STD_LOGIC; 
  signal my_cpu_N76 : STD_LOGIC; 
  signal my_cpu_N82 : STD_LOGIC; 
  signal my_cpu_N92 : STD_LOGIC; 
  signal my_cpu_N102 : STD_LOGIC; 
  signal my_cpu_N1112 : STD_LOGIC; 
  signal my_cpu_N122 : STD_LOGIC; 
  signal my_cpu_N132 : STD_LOGIC; 
  signal my_cpu_N142 : STD_LOGIC; 
  signal my_cpu_N152 : STD_LOGIC; 
  signal my_cpu_N012 : STD_LOGIC; 
  signal my_cpu_N113 : STD_LOGIC; 
  signal my_cpu_Mmux_cc_ctrl_mux0002_5_f5_117 : STD_LOGIC; 
  signal my_cpu_N011 : STD_LOGIC; 
  signal my_cpu_N112 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f5_118 : STD_LOGIC; 
  signal my_cpu_N210 : STD_LOGIC; 
  signal my_cpu_N310 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f51 : STD_LOGIC; 
  signal my_cpu_N410 : STD_LOGIC; 
  signal my_cpu_N56 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f52 : STD_LOGIC; 
  signal my_cpu_N61 : STD_LOGIC; 
  signal my_cpu_N71 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f53 : STD_LOGIC; 
  signal my_cpu_N81 : STD_LOGIC; 
  signal my_cpu_N91 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f54 : STD_LOGIC; 
  signal my_cpu_N101 : STD_LOGIC; 
  signal my_cpu_N1111 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f55 : STD_LOGIC; 
  signal my_cpu_N121 : STD_LOGIC; 
  signal my_cpu_N131 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f56 : STD_LOGIC; 
  signal my_cpu_N141 : STD_LOGIC; 
  signal my_cpu_N151 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f57 : STD_LOGIC; 
  signal my_cpu_N161 : STD_LOGIC; 
  signal my_cpu_N171 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f58 : STD_LOGIC; 
  signal my_cpu_N181 : STD_LOGIC; 
  signal my_cpu_N191 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f59 : STD_LOGIC; 
  signal my_cpu_N201 : STD_LOGIC; 
  signal my_cpu_N211 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f510 : STD_LOGIC; 
  signal my_cpu_N221 : STD_LOGIC; 
  signal my_cpu_N231 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f511 : STD_LOGIC; 
  signal my_cpu_N241 : STD_LOGIC; 
  signal my_cpu_N251 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f512 : STD_LOGIC; 
  signal my_cpu_N261 : STD_LOGIC; 
  signal my_cpu_N271 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f513 : STD_LOGIC; 
  signal my_cpu_N281 : STD_LOGIC; 
  signal my_cpu_N291 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f514 : STD_LOGIC; 
  signal my_cpu_N301 : STD_LOGIC; 
  signal my_cpu_N311 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f515 : STD_LOGIC; 
  signal my_cpu_N321 : STD_LOGIC; 
  signal my_cpu_N331 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f516 : STD_LOGIC; 
  signal my_cpu_N341 : STD_LOGIC; 
  signal my_cpu_N351 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f517 : STD_LOGIC; 
  signal my_cpu_N361 : STD_LOGIC; 
  signal my_cpu_N371 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f518 : STD_LOGIC; 
  signal my_cpu_N381 : STD_LOGIC; 
  signal my_cpu_N391 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f519 : STD_LOGIC; 
  signal my_cpu_N401 : STD_LOGIC; 
  signal my_cpu_N411 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f520 : STD_LOGIC; 
  signal my_cpu_N421 : STD_LOGIC; 
  signal my_cpu_N431 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f521 : STD_LOGIC; 
  signal my_cpu_N441 : STD_LOGIC; 
  signal my_cpu_N451 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f522 : STD_LOGIC; 
  signal my_cpu_N461 : STD_LOGIC; 
  signal my_cpu_N471 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_9_f5_119 : STD_LOGIC; 
  signal my_cpu_op_code_5_11_120 : STD_LOGIC; 
  signal my_cpu_N481 : STD_LOGIC; 
  signal my_cpu_N491 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f523 : STD_LOGIC; 
  signal my_cpu_N501 : STD_LOGIC; 
  signal my_cpu_N511 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f524 : STD_LOGIC; 
  signal my_cpu_N521 : STD_LOGIC; 
  signal my_cpu_N531 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f525 : STD_LOGIC; 
  signal my_cpu_N541 : STD_LOGIC; 
  signal my_cpu_N551 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f526 : STD_LOGIC; 
  signal my_cpu_N561 : STD_LOGIC; 
  signal my_cpu_N57 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f527 : STD_LOGIC; 
  signal my_cpu_N58 : STD_LOGIC; 
  signal my_cpu_N59 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f528 : STD_LOGIC; 
  signal my_cpu_N60 : STD_LOGIC; 
  signal my_cpu_N611 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f529 : STD_LOGIC; 
  signal my_cpu_N64 : STD_LOGIC; 
  signal my_cpu_N65 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f530 : STD_LOGIC; 
  signal my_cpu_N66 : STD_LOGIC; 
  signal my_cpu_N67 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f531 : STD_LOGIC; 
  signal my_cpu_N68 : STD_LOGIC; 
  signal my_cpu_N69 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f532 : STD_LOGIC; 
  signal my_cpu_N70 : STD_LOGIC; 
  signal my_cpu_N711 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f533 : STD_LOGIC; 
  signal my_cpu_N72 : STD_LOGIC; 
  signal my_cpu_N73 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f534 : STD_LOGIC; 
  signal my_cpu_N74 : STD_LOGIC; 
  signal my_cpu_N75 : STD_LOGIC; 
  signal my_cpu_Mmux_alu_ctrl_mux0008_5_f535 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_mux0006_2_1 : STD_LOGIC; 
  signal my_cpu_N01 : STD_LOGIC; 
  signal my_cpu_N111 : STD_LOGIC; 
  signal my_cpu_N55 : STD_LOGIC; 
  signal my_cpu_N54 : STD_LOGIC; 
  signal my_cpu_N53 : STD_LOGIC; 
  signal my_cpu_N52 : STD_LOGIC; 
  signal my_cpu_N51 : STD_LOGIC; 
  signal my_cpu_N50 : STD_LOGIC; 
  signal my_cpu_N49 : STD_LOGIC; 
  signal my_cpu_N48 : STD_LOGIC; 
  signal my_cpu_N47 : STD_LOGIC; 
  signal my_cpu_N46 : STD_LOGIC; 
  signal my_cpu_N45 : STD_LOGIC; 
  signal my_cpu_N44 : STD_LOGIC; 
  signal my_cpu_N43 : STD_LOGIC; 
  signal my_cpu_N42 : STD_LOGIC; 
  signal my_cpu_N41 : STD_LOGIC; 
  signal my_cpu_N40 : STD_LOGIC; 
  signal my_cpu_N38 : STD_LOGIC; 
  signal my_cpu_N37 : STD_LOGIC; 
  signal my_cpu_N36 : STD_LOGIC; 
  signal my_cpu_N35 : STD_LOGIC; 
  signal my_cpu_N34 : STD_LOGIC; 
  signal my_cpu_N33 : STD_LOGIC; 
  signal my_cpu_N32 : STD_LOGIC; 
  signal my_cpu_N31 : STD_LOGIC; 
  signal my_cpu_N30 : STD_LOGIC; 
  signal my_cpu_N29 : STD_LOGIC; 
  signal my_cpu_N28 : STD_LOGIC; 
  signal my_cpu_N27 : STD_LOGIC; 
  signal my_cpu_N26 : STD_LOGIC; 
  signal my_cpu_N25 : STD_LOGIC; 
  signal my_cpu_N24 : STD_LOGIC; 
  signal my_cpu_N23 : STD_LOGIC; 
  signal my_cpu_N22 : STD_LOGIC; 
  signal my_cpu_Mrom_md_6_5_rom00008 : STD_LOGIC; 
  signal my_cpu_Mrom_md_3_0_rom000025 : STD_LOGIC; 
  signal my_cpu_Mrom_md_3_0_rom000022 : STD_LOGIC; 
  signal my_cpu_Mrom_md_3_0_rom000021 : STD_LOGIC; 
  signal my_cpu_Mrom_md_3_0_rom000020 : STD_LOGIC; 
  signal my_cpu_Mrom_md_3_0_rom000018 : STD_LOGIC; 
  signal my_cpu_Mrom_md_3_0_rom000015 : STD_LOGIC; 
  signal my_cpu_Mrom_md_3_0_rom0000 : STD_LOGIC; 
  signal my_cpu_Mrom_rom000010 : STD_LOGIC; 
  signal my_cpu_Mrom_rom00004 : STD_LOGIC; 
  signal my_cpu_hold_inv : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_0_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_1_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_2_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_4_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_5_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_6_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_7_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_8_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_9_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_10_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_11_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_12_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_13_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_14_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_15_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_16_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_17_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_18_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_19_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_20_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_21_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_22_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_23_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_24_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_25_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_26_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_27_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_28_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_29_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_30_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_31_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_32_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_33_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_34_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_35_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_36_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_37_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_38_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_40_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_41_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_42_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_43_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_45_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_46_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_47_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_48_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_50_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_52_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_53_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_54_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_55_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_56_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_57_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_58_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_59_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_60_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_61_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_62_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_63_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_64_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_65_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_66_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_67_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_68_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_69_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_70_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_71_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_72_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_73_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_74_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_75_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_76_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_77_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_78_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_79_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_80_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_81_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_82_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_83_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_84_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_85_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_86_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_87_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_88_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_89_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_90_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_92_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_93_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_94_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_95_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_96_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_97_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_98_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_100_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_101_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_102_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_103_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_104_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_106_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_107_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_108_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_109_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_110_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_111_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_112_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_113_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_114_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_115_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_116_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_117_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_118_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_119_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_120_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_121_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_122_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_123_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_124_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_125_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_126_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_127_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_128_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_129_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_130_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_131_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_132_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_133_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_134_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_135_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_136_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_137_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_138_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_139_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_140_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_142_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_143_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_144_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_145_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_146_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_147_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_148_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_149_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_150_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_151_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_152_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_153_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_154_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_155_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_156_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_157_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_158_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_159_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_160_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_161_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_162_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_163_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_164_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_165_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_166_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_167_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_168_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_169_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_170_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_171_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_172_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_173_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_174_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_175_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_176_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_177_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_179_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_180_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_181_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_182_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_183_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_184_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_185_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_186_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_187_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_188_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_189_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_190_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_191_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_192_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_193_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_194_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_195_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_196_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_197_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_198_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_199_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_200_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_201_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_202_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_203_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_204_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_205_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_206_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_207_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_208_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_209_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_210_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_211_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_212_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_213_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_214_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_216_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_217_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_218_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_219_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_220_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_221_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_222_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_223_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_224_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_225_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_226_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_227_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_228_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_229_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_230_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_231_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_232_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_233_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_234_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_235_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_236_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_237_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_238_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_239_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_240_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_241_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_242_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_243_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_244_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_245_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_246_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_247_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_248_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_249_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_250_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_251_Q : STD_LOGIC; 
  signal my_cpu_op_code_3_0_rom0000_253_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_mux0009_34_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_mux0009_5_Q : STD_LOGIC; 
  signal my_cpu_state_stack_2_0_121 : STD_LOGIC; 
  signal my_cpu_state_stack_2_1_122 : STD_LOGIC; 
  signal my_cpu_state_stack_2_2_123 : STD_LOGIC; 
  signal my_cpu_state_stack_2_3_124 : STD_LOGIC; 
  signal my_cpu_state_stack_2_4_125 : STD_LOGIC; 
  signal my_cpu_state_stack_2_5_126 : STD_LOGIC; 
  signal my_cpu_state_stack_2_6_127 : STD_LOGIC; 
  signal my_cpu_state_stack_2_7_128 : STD_LOGIC; 
  signal my_cpu_state_stack_1_0_129 : STD_LOGIC; 
  signal my_cpu_state_stack_1_1_130 : STD_LOGIC; 
  signal my_cpu_state_stack_1_2_131 : STD_LOGIC; 
  signal my_cpu_state_stack_1_3_132 : STD_LOGIC; 
  signal my_cpu_state_stack_1_4_133 : STD_LOGIC; 
  signal my_cpu_state_stack_1_5_134 : STD_LOGIC; 
  signal my_cpu_state_stack_1_6_135 : STD_LOGIC; 
  signal my_cpu_state_stack_1_7_136 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_Q : STD_LOGIC; 
  signal my_cpu_addr_ctrl_1_Q_137 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_2_Q_138 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_3_Q : STD_LOGIC; 
  signal my_cpu_addr_ctrl_4_Q : STD_LOGIC; 
  signal my_cpu_addr_ctrl_6_Q : STD_LOGIC; 
  signal my_cpu_addr_ctrl_7_Q : STD_LOGIC; 
  signal my_cpu_addr_ctrl_8_Q : STD_LOGIC; 
  signal my_cpu_addr_ctrl_9_Q : STD_LOGIC; 
  signal my_cpu_iv_ctrl_0_Q_139 : STD_LOGIC; 
  signal my_cpu_iv_ctrl_2_Q : STD_LOGIC; 
  signal my_cpu_iv_ctrl_4_Q : STD_LOGIC; 
  signal my_cpu_iv_ctrl_5_Q : STD_LOGIC; 
  signal my_cpu_state_stack_0_0_140 : STD_LOGIC; 
  signal my_cpu_state_stack_0_1_141 : STD_LOGIC; 
  signal my_cpu_state_stack_0_2_142 : STD_LOGIC; 
  signal my_cpu_state_stack_0_3_143 : STD_LOGIC; 
  signal my_cpu_state_stack_0_4_144 : STD_LOGIC; 
  signal my_cpu_state_stack_0_5_145 : STD_LOGIC; 
  signal my_cpu_state_stack_0_6_146 : STD_LOGIC; 
  signal my_cpu_state_stack_0_7_147 : STD_LOGIC; 
  signal my_cpu_right_ctrl_0_Q_148 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_Q : STD_LOGIC; 
  signal my_cpu_right_ctrl_3_Q_149 : STD_LOGIC; 
  signal my_cpu_right_ctrl_4_Q_150 : STD_LOGIC; 
  signal my_cpu_right_ctrl_5_Q_151 : STD_LOGIC; 
  signal my_cpu_right_ctrl_6_Q_152 : STD_LOGIC; 
  signal my_cpu_right_ctrl_8_Q : STD_LOGIC; 
  signal my_cpu_right_ctrl_9_Q_153 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_0_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_1_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_3_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_4_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_5_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_6_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_7_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_8_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_9_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_10_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_11_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_12_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_13_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_14_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_15_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_16_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_17_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_18_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_19_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_20_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_21_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_22_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_23_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_24_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_25_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_26_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_30_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_31_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_32_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_33_Q : STD_LOGIC; 
  signal my_cpu_alu_ctrl_34_Q : STD_LOGIC; 
  signal my_cpu_accb_or0000_154 : STD_LOGIC; 
  signal my_cpu_nmi_ack_mux0001_155 : STD_LOGIC; 
  signal my_cpu_md_0_mux0001 : STD_LOGIC; 
  signal my_cpu_up_14_mux0000 : STD_LOGIC; 
  signal my_cpu_out_alu_or0006 : STD_LOGIC; 
  signal my_cpu_out_alu_or0003_156 : STD_LOGIC; 
  signal my_cpu_out_alu_or0002_157 : STD_LOGIC; 
  signal my_cpu_out_alu_or0000 : STD_LOGIC; 
  signal my_cpu_ea_2_mux0001_158 : STD_LOGIC; 
  signal my_cpu_pre_code_or0000 : STD_LOGIC; 
  signal my_cpu_yreg_6_mux0000 : STD_LOGIC; 
  signal my_cpu_pc_5_mux0000 : STD_LOGIC; 
  signal my_cpu_pc_10_mux0000 : STD_LOGIC; 
  signal my_cpu_up_6_mux0000 : STD_LOGIC; 
  signal my_cpu_md_8_mux0001 : STD_LOGIC; 
  signal my_cpu_sp_7_mux0000 : STD_LOGIC; 
  signal my_cpu_xreg_7_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_and0000 : STD_LOGIC; 
  signal my_cpu_yreg_14_mux0000 : STD_LOGIC; 
  signal my_cpu_next_state_or0015 : STD_LOGIC; 
  signal my_cpu_next_state_or0014 : STD_LOGIC; 
  signal my_cpu_next_state_or0009 : STD_LOGIC; 
  signal my_cpu_next_state_or0013 : STD_LOGIC; 
  signal my_cpu_next_state_or0010 : STD_LOGIC; 
  signal my_cpu_sp_12_mux0000 : STD_LOGIC; 
  signal my_cpu_next_state_or0003 : STD_LOGIC; 
  signal my_cpu_right_or0000 : STD_LOGIC; 
  signal my_cpu_pc_0_or0000 : STD_LOGIC; 
  signal my_cpu_left_ctrl_cmp_eq0005 : STD_LOGIC; 
  signal my_cpu_left_ctrl_cmp_eq0003 : STD_LOGIC; 
  signal my_cpu_left_ctrl_cmp_eq0002 : STD_LOGIC; 
  signal my_cpu_left_ctrl_cmp_eq0001 : STD_LOGIC; 
  signal my_cpu_left_ctrl_cmp_eq0000 : STD_LOGIC; 
  signal my_cpu_ea_10_mux0001 : STD_LOGIC; 
  signal my_cpu_md_1_mux0001 : STD_LOGIC; 
  signal my_cpu_sp_0_mux0000 : STD_LOGIC; 
  signal my_cpu_up_15_mux0000 : STD_LOGIC; 
  signal my_cpu_xreg_0_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_3_mux0001_159 : STD_LOGIC; 
  signal my_cpu_md_10_mux0001 : STD_LOGIC; 
  signal my_cpu_yreg_7_mux0000 : STD_LOGIC; 
  signal my_cpu_pc_6_mux0000 : STD_LOGIC; 
  signal my_cpu_pc_11_mux0000 : STD_LOGIC; 
  signal my_cpu_daa_reg_cmp_le0000 : STD_LOGIC; 
  signal my_cpu_up_7_mux0000 : STD_LOGIC; 
  signal my_cpu_md_9_mux0001 : STD_LOGIC; 
  signal my_cpu_sp_8_mux0000 : STD_LOGIC; 
  signal my_cpu_xreg_8_mux0000 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0029 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0028 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0027 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0032 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0026 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0031 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0025 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0030 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0019 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0024 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0023 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0018 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0022 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0017 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0021 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0016 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0020 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0015 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0009 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0013 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0008 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0012 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0011 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0006 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0010 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0005 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0004 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0002 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0001 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_cmp_eq0000 : STD_LOGIC; 
  signal my_cpu_return_state_or0009 : STD_LOGIC; 
  signal my_cpu_return_state_or0005 : STD_LOGIC; 
  signal my_cpu_return_state_or0004 : STD_LOGIC; 
  signal my_cpu_return_state_or0003 : STD_LOGIC; 
  signal my_cpu_return_state_and0019 : STD_LOGIC; 
  signal my_cpu_yreg_15_mux0000 : STD_LOGIC; 
  signal my_cpu_sp_13_mux0000 : STD_LOGIC; 
  signal my_cpu_nmi_ctrl_or0000 : STD_LOGIC; 
  signal my_cpu_daa_reg_or0004 : STD_LOGIC; 
  signal my_cpu_daa_reg_or0003 : STD_LOGIC; 
  signal my_cpu_daa_reg_or0002 : STD_LOGIC; 
  signal my_cpu_daa_reg_or0001 : STD_LOGIC; 
  signal my_cpu_yreg_0_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_11_mux0001 : STD_LOGIC; 
  signal my_cpu_up_0_mux0000 : STD_LOGIC; 
  signal my_cpu_md_2_mux0001 : STD_LOGIC; 
  signal my_cpu_sp_1_mux0000 : STD_LOGIC; 
  signal my_cpu_nmi_ctrl_cmp_eq0000 : STD_LOGIC; 
  signal my_cpu_xreg_1_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_4_mux0001_160 : STD_LOGIC; 
  signal my_cpu_xreg_10_mux0000 : STD_LOGIC; 
  signal my_cpu_md_11_mux0001 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_or0002 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_or0000 : STD_LOGIC; 
  signal my_cpu_cond_true_cmp_eq0006 : STD_LOGIC; 
  signal my_cpu_cond_true_cmp_eq0003 : STD_LOGIC; 
  signal my_cpu_yreg_8_mux0000 : STD_LOGIC; 
  signal my_cpu_pc_7_mux0000 : STD_LOGIC; 
  signal my_cpu_pc_12_mux0000 : STD_LOGIC; 
  signal my_cpu_up_8_mux0000 : STD_LOGIC; 
  signal my_cpu_sp_9_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_0_or0000_161 : STD_LOGIC; 
  signal my_cpu_xreg_9_mux0000 : STD_LOGIC; 
  signal my_cpu_cc_out_3_or0000_162 : STD_LOGIC; 
  signal my_cpu_acca_or0000 : STD_LOGIC; 
  signal my_cpu_op_ctrl_cmp_eq0003 : STD_LOGIC; 
  signal my_cpu_sp_14_mux0000 : STD_LOGIC; 
  signal my_cpu_carry_in_mux0000 : STD_LOGIC; 
  signal my_cpu_yreg_1_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_12_mux0001 : STD_LOGIC; 
  signal my_cpu_pc_0_mux0000 : STD_LOGIC; 
  signal my_cpu_up_1_mux0000 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0035 : STD_LOGIC; 
  signal my_cpu_md_3_mux0001 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0033 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0027 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0032 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0026 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0031 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0025 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0030 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0019 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0024 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0018 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0017 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0022 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0016 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0021 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0015 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0020 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0014 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0008 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0013 : STD_LOGIC; 
  signal my_cpu_sp_2_mux0000 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0012 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0006 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0011 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0004 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0003 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0002 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_cmp_eq0001 : STD_LOGIC; 
  signal my_cpu_xreg_2_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_5_mux0001_163 : STD_LOGIC; 
  signal my_cpu_xreg_11_mux0000 : STD_LOGIC; 
  signal my_cpu_md_12_mux0001 : STD_LOGIC; 
  signal my_cpu_yreg_9_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_cmp_eq0022 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_cmp_eq0016 : STD_LOGIC; 
  signal my_cpu_right_ctrl_or0006_164 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_cmp_eq0004 : STD_LOGIC; 
  signal my_cpu_pc_8_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_cmp_eq0003 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_cmp_eq0002 : STD_LOGIC; 
  signal my_cpu_pc_13_mux0000 : STD_LOGIC; 
  signal my_cpu_up_9_mux0000 : STD_LOGIC; 
  signal my_cpu_cc_out_0_or0009 : STD_LOGIC; 
  signal my_cpu_cc_out_0_or0007 : STD_LOGIC; 
  signal my_cpu_cc_out_0_or0006 : STD_LOGIC; 
  signal my_cpu_cc_out_0_or0002 : STD_LOGIC; 
  signal my_cpu_cc_out_0_or0000 : STD_LOGIC; 
  signal my_cpu_up_10_mux0000 : STD_LOGIC; 
  signal my_cpu_nmi_req_and0001 : STD_LOGIC; 
  signal my_cpu_nmi_req_and0000 : STD_LOGIC; 
  signal my_cpu_return_state_cmp_eq0025 : STD_LOGIC; 
  signal my_cpu_return_state_cmp_eq0024 : STD_LOGIC; 
  signal my_cpu_return_state_cmp_eq0021 : STD_LOGIC; 
  signal my_cpu_return_state_cmp_eq0015 : STD_LOGIC; 
  signal my_cpu_return_state_cmp_eq0009 : STD_LOGIC; 
  signal my_cpu_return_state_cmp_eq0011 : STD_LOGIC; 
  signal my_cpu_return_state_cmp_eq0010 : STD_LOGIC; 
  signal my_cpu_return_state_cmp_eq0003 : STD_LOGIC; 
  signal my_cpu_return_state_cmp_eq0002 : STD_LOGIC; 
  signal my_cpu_sp_15_mux0000 : STD_LOGIC; 
  signal my_cpu_yreg_2_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_13_mux0001 : STD_LOGIC; 
  signal my_cpu_pc_1_mux0000 : STD_LOGIC; 
  signal my_cpu_nmi_req_165 : STD_LOGIC; 
  signal my_cpu_up_2_mux0000 : STD_LOGIC; 
  signal my_cpu_md_4_mux0001 : STD_LOGIC; 
  signal my_cpu_sp_3_mux0000 : STD_LOGIC; 
  signal my_cpu_right_ctrl_cmp_eq0003 : STD_LOGIC; 
  signal my_cpu_right_ctrl_cmp_eq0000 : STD_LOGIC; 
  signal my_cpu_xreg_3_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_6_mux0001_166 : STD_LOGIC; 
  signal my_cpu_xreg_12_mux0000 : STD_LOGIC; 
  signal my_cpu_md_13_mux0001 : STD_LOGIC; 
  signal my_cpu_st_ctrl_or0009 : STD_LOGIC; 
  signal my_cpu_st_ctrl_or0012_167 : STD_LOGIC; 
  signal my_cpu_st_ctrl_or0005 : STD_LOGIC; 
  signal my_cpu_yreg_10_mux0000 : STD_LOGIC; 
  signal my_cpu_st_ctrl_or0003 : STD_LOGIC; 
  signal my_cpu_st_ctrl_or0002 : STD_LOGIC; 
  signal my_cpu_pc_9_mux0000 : STD_LOGIC; 
  signal my_cpu_pc_14_mux0000 : STD_LOGIC; 
  signal my_cpu_iv_or0000 : STD_LOGIC; 
  signal my_cpu_up_11_mux0000 : STD_LOGIC; 
  signal my_cpu_left_ctrl_or0004 : STD_LOGIC; 
  signal my_cpu_yreg_3_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_14_mux0001 : STD_LOGIC; 
  signal my_cpu_pc_2_mux0000 : STD_LOGIC; 
  signal my_cpu_next_state_cmp_eq0003 : STD_LOGIC; 
  signal my_cpu_up_3_mux0000 : STD_LOGIC; 
  signal my_cpu_md_5_mux0001 : STD_LOGIC; 
  signal my_cpu_sp_4_mux0000 : STD_LOGIC; 
  signal my_cpu_nmi_ack_168 : STD_LOGIC; 
  signal my_cpu_xreg_4_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_7_mux0001_169 : STD_LOGIC; 
  signal my_cpu_accb_ctrl_and0000 : STD_LOGIC; 
  signal my_cpu_xreg_13_mux0000 : STD_LOGIC; 
  signal my_cpu_md_14_mux0001 : STD_LOGIC; 
  signal my_cpu_yreg_11_mux0000 : STD_LOGIC; 
  signal my_cpu_pc_15_mux0000 : STD_LOGIC; 
  signal my_cpu_cc_ctrl_and0034 : STD_LOGIC; 
  signal my_cpu_out_alu_mux0003 : STD_LOGIC; 
  signal my_cpu_cc_out_2_or0001_170 : STD_LOGIC; 
  signal my_cpu_cc_out_2_or0000 : STD_LOGIC; 
  signal my_cpu_up_12_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_0_mux0001_171 : STD_LOGIC; 
  signal my_cpu_yreg_4_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_15_mux0001 : STD_LOGIC; 
  signal my_cpu_pc_3_mux0000 : STD_LOGIC; 
  signal my_cpu_up_4_mux0000 : STD_LOGIC; 
  signal my_cpu_md_6_mux0001 : STD_LOGIC; 
  signal my_cpu_sp_5_mux0000 : STD_LOGIC; 
  signal my_cpu_xreg_5_mux0000 : STD_LOGIC; 
  signal my_cpu_left_10_or0000 : STD_LOGIC; 
  signal my_cpu_ea_8_mux0001 : STD_LOGIC; 
  signal my_cpu_xreg_14_mux0000 : STD_LOGIC; 
  signal my_cpu_md_15_mux0001 : STD_LOGIC; 
  signal my_cpu_next_state_and0001 : STD_LOGIC; 
  signal my_cpu_next_state_and0000 : STD_LOGIC; 
  signal my_cpu_yreg_12_mux0000 : STD_LOGIC; 
  signal my_cpu_md_0_or0000_172 : STD_LOGIC; 
  signal my_cpu_sp_10_mux0000 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0075 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0069 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0073 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0068 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0067 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0071 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0065 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0059 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0063 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0057 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0061 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0056 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0055 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0054 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0049 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0053 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0048 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0052 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0047 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0051 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0046 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0050 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0045 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0044 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0043 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0038 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0042 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0037 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0041 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0040 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0035 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0034 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0029 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0033 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0028 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0032 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0027 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0026 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0030 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0025 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0024 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0019 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0023 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0018 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0022 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0017 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0021 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0016 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0014 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0009 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0013 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0008 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0012 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0007 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0011 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0006 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0005 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0004 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0003 : STD_LOGIC; 
  signal my_cpu_up_13_mux0000 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_cmp_eq0001 : STD_LOGIC; 
  signal my_cpu_ea_1_mux0001_173 : STD_LOGIC; 
  signal my_cpu_yreg_5_mux0000 : STD_LOGIC; 
  signal my_cpu_pc_4_mux0000 : STD_LOGIC; 
  signal my_cpu_up_5_mux0000 : STD_LOGIC; 
  signal my_cpu_md_7_mux0001 : STD_LOGIC; 
  signal my_cpu_sp_6_mux0000 : STD_LOGIC; 
  signal my_cpu_xreg_6_mux0000 : STD_LOGIC; 
  signal my_cpu_ea_9_mux0001 : STD_LOGIC; 
  signal my_cpu_xreg_15_mux0000 : STD_LOGIC; 
  signal my_cpu_yreg_13_mux0000 : STD_LOGIC; 
  signal my_cpu_sp_11_mux0000 : STD_LOGIC; 
  signal my_cpu_st_ctrl_cmp_eq0022 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_10_and0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N721 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_and0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N731 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N561 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N541 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N581 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N661 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N981 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N551 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0013 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_or0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N881 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_state_reg_and0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_3_or0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N631 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N154 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N741 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N751 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_or0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N601 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N951 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N931 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N651 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N941 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N671 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N681 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_or0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N153 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N152 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N151 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N150 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N149 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N148 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N147 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N146 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N145 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N144 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N142 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N141 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N140 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N139 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N138 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N137 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N136 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N135 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N134 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N133 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N131 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N130 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N129 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N128 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N127 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N126 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N125 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N124 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N123 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N122 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N121 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N120 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N119 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N118 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N117 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N116 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N115 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N114 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N113 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N112 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N111 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N110 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N109 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N108 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N107 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N106 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N105 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N104 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N103 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N102 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N101 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N100 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N99 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N98 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N97 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N96 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N95 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N94 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N93 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N92 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N91 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N90 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N88 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N87 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N86 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N85 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N84 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N83 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N82 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N81 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N80 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N79 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N78 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N77 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N76 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N75 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N74 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N73 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N72 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N71 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N70 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N69 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N68 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N67 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N66 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N65 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N64 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N63 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N62 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N61 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N60 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N59 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N58 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N57 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N56 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N55 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N54 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N53 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N52 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N50 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N49 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N47 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N46 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N45 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N44 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N43 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N41 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N40 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N39 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N37 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N36 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N34 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N33 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N32 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N31 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N30 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N29 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N28 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N27 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N26 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N25 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N24 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N23 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N22 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N18 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N17 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N16 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N15 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N14 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N13 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_N7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_27 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_26 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_25 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_24 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_23 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_22 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_18 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_17 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_27 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_26 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_25 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_24 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_23 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_22 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_18 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_17 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_1 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_1 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_27 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_26 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_25 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_24 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_23 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_22 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_18 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_17 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_16 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_15 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_14 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_13 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_1 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_clk_inv : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_27_174 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_26_175 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_25_176 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_24_177 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_23_178 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_22_179 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_21_180 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_20_181 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_19_182 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_18_183 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_17_184 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_16_185 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_15_186 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_14_187 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_13_188 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_12_189 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_11_190 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_10_191 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_9_192 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_8_193 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_7_194 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_6_195 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_5_196 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_4_197 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_3_198 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_2_199 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_1_200 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_0_201 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_12_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_28_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_free_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_30_mux0001_202 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_25_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_23_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_18_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_5_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_29_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_5_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_21_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_16_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_13_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_11_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_27_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_24_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_22_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_17_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_4_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_28_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_ram_read_or0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_4_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_s_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_20_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_15_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_12_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_10_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_26_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_31_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_23_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_18_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_21_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_16_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_x2_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_29_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_3_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_27_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_3_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_9_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_14_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_9_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_11_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_25_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_e_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_30_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_22_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_17_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_20_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_15_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_ram_out_not0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_x1_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_28_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_2_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_31_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_26_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_car_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_2_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_y2_not0002_204 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_8_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_8_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_10_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_24_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_19_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_d_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_21_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_16_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_14_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_mul_result_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_27_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_mar_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_1_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_30_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_25_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_1_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_arg_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_y1_not0002_205 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_7_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_7_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf1_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_23_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_18_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_c_not0002 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_20_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_15_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_not0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_13_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_29_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_31_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_26_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_0_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_24_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_19_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_0_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_ram_write_or0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_6_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_6_mux0000 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_10_not0001_206 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_22_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_17_mux0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_14_mux0000 : STD_LOGIC; 
  signal my_uart_TxDev_TRegEDel_207 : STD_LOGIC; 
  signal my_uart_TxDev_TxClkEdge_208 : STD_LOGIC; 
  signal my_uart_TxDev_TxBdDel_209 : STD_LOGIC; 
  signal my_uart_TxDev_TxBdClk : STD_LOGIC; 
  signal my_uart_TxDev_TxState_cmp_eq0001 : STD_LOGIC; 
  signal my_uart_TxDev_TxDbit_mux0001_210 : STD_LOGIC; 
  signal my_uart_TxDev_TxState_FFd1_211 : STD_LOGIC; 
  signal my_uart_TxDev_TRegE_212 : STD_LOGIC; 
  signal my_uart_TxDev_TxBdDel_and0000 : STD_LOGIC; 
  signal my_uart_TxDev_TxBdDel_and0001 : STD_LOGIC; 
  signal my_uart_TxDev_TxBdEdge_and0000 : STD_LOGIC; 
  signal my_uart_TxDev_TxClkEdge_and0000 : STD_LOGIC; 
  signal my_uart_TxDev_TxParity_mux0001 : STD_LOGIC; 
  signal my_uart_TxDev_TxBdEdge_213 : STD_LOGIC; 
  signal my_uart_TxDev_TBufE_not0001 : STD_LOGIC; 
  signal my_uart_TxDev_TRegEEdge_214 : STD_LOGIC; 
  signal my_uart_TxDev_TxParity_215 : STD_LOGIC; 
  signal my_uart_TxDev_TRegEEdge_and0000 : STD_LOGIC; 
  signal my_uart_TxDev_TBufE_mux0002 : STD_LOGIC; 
  signal my_uart_TxDev_TxState_FFd3_In_216 : STD_LOGIC; 
  signal my_uart_TxDev_TxState_FFd2_In : STD_LOGIC; 
  signal my_uart_TxDev_TxState_FFd1_In : STD_LOGIC; 
  signal my_uart_TxDev_TxState_FFd3_217 : STD_LOGIC; 
  signal my_uart_TxDev_TxState_FFd2_218 : STD_LOGIC; 
  signal my_uart_TxDev_Result_3_bdd0 : STD_LOGIC; 
  signal my_uart_TxDev_DataCnt_mux0001_0_bdd0 : STD_LOGIC; 
  signal my_uart_RxDev_RxClkDel_and0000 : STD_LOGIC; 
  signal my_uart_RxDev_RxClkDel_and0001 : STD_LOGIC; 
  signal my_uart_RxDev_tmpRxVal_not0001 : STD_LOGIC; 
  signal my_uart_RxDev_tmpDRdy_mux0002 : STD_LOGIC; 
  signal my_uart_RxDev_RxDebDel0_219 : STD_LOGIC; 
  signal my_uart_RxDev_RxDebDel1_220 : STD_LOGIC; 
  signal my_uart_RxDev_RxDebDel2_221 : STD_LOGIC; 
  signal my_uart_RxDev_RxDebDel3_222 : STD_LOGIC; 
  signal my_uart_RxDev_RxDatEdge_223 : STD_LOGIC; 
  signal my_uart_RxDev_RxClkEdge_224 : STD_LOGIC; 
  signal my_uart_RxDev_RxValid_225 : STD_LOGIC; 
  signal my_uart_RxDev_RxBdDel_226 : STD_LOGIC; 
  signal my_uart_RxDev_RxDatEdge_and0000 : STD_LOGIC; 
  signal my_uart_RxDev_RxBdClk : STD_LOGIC; 
  signal my_uart_RxDev_RxDatDel_227 : STD_LOGIC; 
  signal my_uart_RxDev_RxBdEdge_and0000 : STD_LOGIC; 
  signal my_uart_RxDev_RxDeb_or0001 : STD_LOGIC; 
  signal my_uart_RxDev_frameErr_mux0001 : STD_LOGIC; 
  signal my_uart_RxDev_RxParity_228 : STD_LOGIC; 
  signal my_uart_RxDev_RxParity_mux0001 : STD_LOGIC; 
  signal my_uart_RxDev_RxDebDel0_and0000 : STD_LOGIC; 
  signal my_uart_RxDev_RxDebDel0_and0001 : STD_LOGIC; 
  signal my_uart_RxDev_RxBdDel_and0000 : STD_LOGIC; 
  signal my_uart_RxDev_RxClkCnt_not0001 : STD_LOGIC; 
  signal my_uart_RxDev_RxBdDel_and0001 : STD_LOGIC; 
  signal my_uart_RxDev_RxDeb_229 : STD_LOGIC; 
  signal my_uart_RxDev_tmpRxVal_230 : STD_LOGIC; 
  signal my_uart_RxDev_RxValid_cmp_eq0000 : STD_LOGIC; 
  signal my_uart_RxDev_RxStart_not0001 : STD_LOGIC; 
  signal my_uart_RxDev_tmpRxVal_and0001 : STD_LOGIC; 
  signal my_uart_RxDev_RxStart_231 : STD_LOGIC; 
  signal my_uart_RxDev_RxClkCnt_cmp_eq0000 : STD_LOGIC; 
  signal my_uart_RxDev_RxClkEdge_and0000 : STD_LOGIC; 
  signal my_uart_RxDev_RxDeb_and0000_232 : STD_LOGIC; 
  signal my_uart_RxDev_DataOut_not0002 : STD_LOGIC; 
  signal my_uart_RxDev_ParityErr_not0001 : STD_LOGIC; 
  signal my_uart_RxDev_RxDatDel_and0000 : STD_LOGIC; 
  signal my_uart_RxDev_RxDatDel_and0001 : STD_LOGIC; 
  signal my_uart_TxDev_TxClkDel_233 : STD_LOGIC; 
  signal my_uart_RxDev_RxBdEdge_234 : STD_LOGIC; 
  signal my_uart_RxDev_ParityErr_mux0003 : STD_LOGIC; 
  signal my_uart_RxDev_tmpDRdy_not0001 : STD_LOGIC; 
  signal my_uart_RxDev_Mcount_RxClkCnt : STD_LOGIC; 
  signal my_uart_RxDev_Mcount_RxClkCnt3 : STD_LOGIC; 
  signal my_uart_RxDev_Mcount_RxClkCnt6 : STD_LOGIC; 
  signal my_uart_RxDev_Mcount_RxClkCnt9 : STD_LOGIC; 
  signal my_uart_RxDev_Mcount_RxClkCnt12 : STD_LOGIC; 
  signal my_uart_RxDev_Mcount_RxClkCnt15 : STD_LOGIC; 
  signal my_uart_RxDev_N01 : STD_LOGIC; 
  signal my_uart_RxDev_N3 : STD_LOGIC; 
  signal my_uart_RxDev_N2 : STD_LOGIC; 
  signal my_uart_RxDev_N7 : STD_LOGIC; 
  signal my_uart_StatReg_0_Q : STD_LOGIC; 
  signal my_uart_StatReg_1_Q : STD_LOGIC; 
  signal my_uart_StatReg_3_Q : STD_LOGIC; 
  signal my_uart_StatReg_4_Q : STD_LOGIC; 
  signal my_uart_StatReg_5_Q : STD_LOGIC; 
  signal my_uart_StatReg_6_Q : STD_LOGIC; 
  signal my_uart_TxDev_TxDbit_235 : STD_LOGIC; 
  signal my_uart_irq_or0000 : STD_LOGIC; 
  signal my_uart_TxDev_TBufE_236 : STD_LOGIC; 
  signal my_uart_RxDev_tmpDRdy_237 : STD_LOGIC; 
  signal my_uart_StatReg_1_and0000 : STD_LOGIC; 
  signal my_uart_RxDev_frameErr_238 : STD_LOGIC; 
  signal my_uart_CtrlReg_not0002 : STD_LOGIC; 
  signal my_uart_RxDev_outErr_239 : STD_LOGIC; 
  signal my_uart_Load_240 : STD_LOGIC; 
  signal my_uart_Load_mux0003 : STD_LOGIC; 
  signal my_uart_RxDev_ParityErr_241 : STD_LOGIC; 
  signal my_uart_Read_mux0003 : STD_LOGIC; 
  signal my_uart_Reset : STD_LOGIC; 
  signal my_uart_Read_242 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N34 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N33 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N37 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N40 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N41 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N43 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N36 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_and0005 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_and0006 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N53 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N55 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_N11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Result_2_1 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Result_1_1 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Result_0_1 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_phi_next_inv : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_0_243 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_1_244 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_2_245 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_3_246 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_4_247 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_5_248 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_6_249 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_7_250 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_8_251 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_0_252 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_1_253 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_2_254 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_3_255 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_4_256 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_5_257 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_6_258 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_7_259 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_8_260 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_0_261 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_1_262 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_2_263 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_3_264 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_4_265 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_5_266 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_6_267 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_7_268 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_8_269 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_0_270 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_1_271 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_2_272 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_3_273 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_4_274 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_5_275 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_6_276 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_7_277 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_8_278 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_0_279 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_1_280 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_2_281 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_3_282 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_4_283 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_5_284 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_6_285 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_7_286 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_8_287 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_0_288 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_1_289 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_2_290 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_3_291 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_4_292 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_5_293 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_6_294 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_7_295 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_8_296 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_0_297 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_1_298 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_2_299 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_3_300 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_4_301 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_5_302 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_6_303 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_7_304 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_0_8_305 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_push_stack_mux0013 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_pop_stack_mux0014 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_pop_stack_306 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_sp_not0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_1_and0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_2_and0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stop_instruction_mux0015 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_3_and0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_push_stack_307 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_4_and0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_5_and0001 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_stack_6_and0001 : STD_LOGIC; 
  signal my_vdu_reg_character_not0002_bdd2 : STD_LOGIC; 
  signal my_vdu_vga_red_o_xor0000 : STD_LOGIC; 
  signal my_vdu_row1_addr_cmp_lt0000 : STD_LOGIC; 
  signal my_vdu_vert_sync_and0000_308 : STD_LOGIC; 
  signal my_vdu_N25 : STD_LOGIC; 
  signal my_vdu_video_on_v_and0000 : STD_LOGIC; 
  signal my_vdu_N26 : STD_LOGIC; 
  signal my_vdu_N110 : STD_LOGIC; 
  signal my_vdu_horiz_sync_and0000 : STD_LOGIC; 
  signal my_vdu_N22 : STD_LOGIC; 
  signal my_vdu_N32 : STD_LOGIC; 
  signal my_vdu_N21 : STD_LOGIC; 
  signal my_vdu_N31 : STD_LOGIC; 
  signal my_vdu_Madd_ver_addr_add0000 : STD_LOGIC; 
  signal my_vdu_N16 : STD_LOGIC; 
  signal my_vdu_N15 : STD_LOGIC; 
  signal my_vdu_N14 : STD_LOGIC; 
  signal my_vdu_N13 : STD_LOGIC; 
  signal my_vdu_N12 : STD_LOGIC; 
  signal my_vdu_N11 : STD_LOGIC; 
  signal my_vdu_N10 : STD_LOGIC; 
  signal my_vdu_N9 : STD_LOGIC; 
  signal my_vdu_Result_9_1 : STD_LOGIC; 
  signal my_vdu_Result_8_2 : STD_LOGIC; 
  signal my_vdu_Result_7_2 : STD_LOGIC; 
  signal my_vdu_Result_6_2 : STD_LOGIC; 
  signal my_vdu_Result_5_2 : STD_LOGIC; 
  signal my_vdu_Result_4_2 : STD_LOGIC; 
  signal my_vdu_Result_3_2 : STD_LOGIC; 
  signal my_vdu_Result_2_2 : STD_LOGIC; 
  signal my_vdu_Result_1_2 : STD_LOGIC; 
  signal my_vdu_Result_0_2 : STD_LOGIC; 
  signal my_vdu_Result_8_1 : STD_LOGIC; 
  signal my_vdu_Result_7_1 : STD_LOGIC; 
  signal my_vdu_Result_6_1 : STD_LOGIC; 
  signal my_vdu_Result_5_1 : STD_LOGIC; 
  signal my_vdu_Result_4_1 : STD_LOGIC; 
  signal my_vdu_Result_3_1 : STD_LOGIC; 
  signal my_vdu_Result_2_1 : STD_LOGIC; 
  signal my_vdu_Result_1_1 : STD_LOGIC; 
  signal my_vdu_Result_0_1 : STD_LOGIC; 
  signal my_vdu_vdu_clk_inv : STD_LOGIC; 
  signal my_vdu_attr_buff_ram_we : STD_LOGIC; 
  signal my_vdu_cursor_on_v_cmp_eq0000_inv : STD_LOGIC; 
  signal my_vdu_cursor_on_h_cmp_eq0000_inv : STD_LOGIC; 
  signal my_vdu_vga_bg_colour_not0002_inv : STD_LOGIC; 
  signal my_vdu_vga0_rw_309 : STD_LOGIC; 
  signal my_vdu_req_write_310 : STD_LOGIC; 
  signal my_vdu_reg_voffset_and0001 : STD_LOGIC; 
  signal my_vdu_cursor_on_311 : STD_LOGIC; 
  signal my_vdu_vga_shift_6_mux0002_312 : STD_LOGIC; 
  signal my_vdu_h_count_cmp_eq0000_313 : STD_LOGIC; 
  signal my_vdu_vga_shift_0_mux0003 : STD_LOGIC; 
  signal my_vdu_vga_shift_0_mux0000 : STD_LOGIC; 
  signal my_vdu_video_on_314 : STD_LOGIC; 
  signal my_vdu_reg_character_not0002 : STD_LOGIC; 
  signal my_vdu_v_count_and0000 : STD_LOGIC; 
  signal my_vdu_cursor_on_v_315 : STD_LOGIC; 
  signal my_vdu_reg_vcursor_not0002 : STD_LOGIC; 
  signal my_vdu_vga_shift_5_mux0002_316 : STD_LOGIC; 
  signal my_vdu_vga0_cs_317 : STD_LOGIC; 
  signal my_vdu_reg_colour_not0002 : STD_LOGIC; 
  signal my_vdu_cursor_on_h_318 : STD_LOGIC; 
  signal my_vdu_video_on_v_319 : STD_LOGIC; 
  signal my_vdu_cursor_on_and0000 : STD_LOGIC; 
  signal my_vdu_video_on_v_mux0002_320 : STD_LOGIC; 
  signal my_vdu_vga_red_o_mux0001 : STD_LOGIC; 
  signal my_vdu_video_on_h_321 : STD_LOGIC; 
  signal my_vdu_vga2_rw_322 : STD_LOGIC; 
  signal my_vdu_vga_shift_4_mux0003_323 : STD_LOGIC; 
  signal my_vdu_vga_shift_4_mux0000 : STD_LOGIC; 
  signal my_vdu_video_on2_324 : STD_LOGIC; 
  signal my_vdu_video_on1 : STD_LOGIC; 
  signal my_vdu_v_count_cmp_eq0000 : STD_LOGIC; 
  signal my_vdu_vga_blue_o_mux0001 : STD_LOGIC; 
  signal my_vdu_ack_write_and0001 : STD_LOGIC; 
  signal my_vdu_vga0_rw_mux0001 : STD_LOGIC; 
  signal my_vdu_vga0_cs_mux0001 : STD_LOGIC; 
  signal my_vdu_ack_write_not0001 : STD_LOGIC; 
  signal my_vdu_vga_shift_3_mux0002_325 : STD_LOGIC; 
  signal my_vdu_vga2_cs_326 : STD_LOGIC; 
  signal my_vdu_vga_green_o_mux0001 : STD_LOGIC; 
  signal my_vdu_horiz_sync_mux0002 : STD_LOGIC; 
  signal my_vdu_vga1_rw_327 : STD_LOGIC; 
  signal my_vdu_ack_write_328 : STD_LOGIC; 
  signal my_vdu_vga_shift_2_mux0002_329 : STD_LOGIC; 
  signal my_vdu_vga_rw_330 : STD_LOGIC; 
  signal my_vdu_vga_shift_7_mux0002_331 : STD_LOGIC; 
  signal my_vdu_vga1_cs_332 : STD_LOGIC; 
  signal my_vdu_vga_shift_1_mux0002_333 : STD_LOGIC; 
  signal my_vdu_req_write_not0001_334 : STD_LOGIC; 
  signal my_vdu_reg_hcursor_not0002 : STD_LOGIC; 
  signal my_vdu_vga_cs_335 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N31 : STD_LOGIC; 
  signal N41 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal N61 : STD_LOGIC; 
  signal N71 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal N91 : STD_LOGIC; 
  signal N101 : STD_LOGIC; 
  signal N111 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N131 : STD_LOGIC; 
  signal N141 : STD_LOGIC; 
  signal N151 : STD_LOGIC; 
  signal N161 : STD_LOGIC; 
  signal N17 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N19 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N21 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N23 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N25 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N27 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal N29 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N311 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal N35 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N37 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N39 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N441 : STD_LOGIC; 
  signal N45 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N511 : STD_LOGIC; 
  signal N521 : STD_LOGIC; 
  signal N53 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal N551 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal N57 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N59 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal N611 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal N63 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N65 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N67 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N69 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal N711 : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal N73 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal N75 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal N77 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal N202 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_5_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_flags_3_cmp_eq00001_map17 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_flags_3_cmp_eq00001_map24 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_flags_3_cmp_eq00001_map25 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map24 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map30 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map32 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map33 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000_map18 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000_map25 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_and0005_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_and0005_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_and0005_map13 : STD_LOGIC; 
  signal N656 : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_state_FFd3_In_map10 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z_map6 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z_map9 : STD_LOGIC; 
  signal N732 : STD_LOGIC; 
  signal N745 : STD_LOGIC; 
  signal N753 : STD_LOGIC; 
  signal N755 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In_map4 : STD_LOGIC; 
  signal my_uart_TxDev_TxState_FFd2_In_map2 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z_map6 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z_map9 : STD_LOGIC; 
  signal N877 : STD_LOGIC; 
  signal N879 : STD_LOGIC; 
  signal N881 : STD_LOGIC; 
  signal my_uart_RxDev_RxState_mux0003_3_map3 : STD_LOGIC; 
  signal my_uart_RxDev_RxState_mux0003_3_map10 : STD_LOGIC; 
  signal my_uart_RxDev_RxState_mux0003_3_map14 : STD_LOGIC; 
  signal my_vdu_video_on_h_mux0002_map4 : STD_LOGIC; 
  signal my_vdu_video_on_h_mux0002_map9 : STD_LOGIC; 
  signal my_vdu_video_on_h_mux0002_map19 : STD_LOGIC; 
  signal my_vdu_video_on_h_mux0002_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_9_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_9_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_8_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_8_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_7_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_7_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_6_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_6_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_5_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_5_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_4_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_4_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_3_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_3_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_2_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_2_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_1_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_1_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_13_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_13_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_12_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_12_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_11_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_11_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_10_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_10_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_0_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000_0_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_30_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_30_mux0000_map6 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_0_mux0000_map2 : STD_LOGIC; 
  signal N1461 : STD_LOGIC; 
  signal my_vdu_cursor_on_v_cmp_eq0000_inv_map10 : STD_LOGIC; 
  signal my_vdu_cursor_on_v_cmp_eq0000_inv_map27 : STD_LOGIC; 
  signal my_vdu_cursor_on_h_cmp_eq0000_inv_map10 : STD_LOGIC; 
  signal my_vdu_cursor_on_h_cmp_eq0000_inv_map21 : STD_LOGIC; 
  signal my_vdu_cursor_on_h_cmp_eq0000_inv_map33 : STD_LOGIC; 
  signal my_vdu_cursor_on_h_cmp_eq0000_inv_map38 : STD_LOGIC; 
  signal N1631 : STD_LOGIC; 
  signal N1633 : STD_LOGIC; 
  signal N1638 : STD_LOGIC; 
  signal N1640 : STD_LOGIC; 
  signal N1642 : STD_LOGIC; 
  signal N1710 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_cmp_eq0000_map9 : STD_LOGIC; 
  signal N1740 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_31_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_31_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_31_mux0000_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_30_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_30_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_30_mux0000_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_29_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_29_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_29_mux0000_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_28_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_28_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_28_mux0000_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_1_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_2_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_3_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_4_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_5_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_6_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map35 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map42 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map48 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map51 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map25 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map30 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map36 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map49 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map50 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map20 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map25 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map33 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map38 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map50 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map53 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map55 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_7_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_8_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_9_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_10_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_11_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_12_mux0000_map2 : STD_LOGIC; 
  signal N4150 : STD_LOGIC; 
  signal N4152 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_13_mux0000_map2 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_9_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_8_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_7_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_6_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_5_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_4_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_3_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_2_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_1_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_13_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_12_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_11_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_10_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_root_mux0000_0_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_9_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_8_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_7_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_6_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_5_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_4_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_3_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_2_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_27_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_26_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_25_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_24_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_23_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_22_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_21_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_20_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_1_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_19_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_18_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_17_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_16_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_15_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_14_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_13_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_12_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_11_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_10_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_buf2_0_mux0000_map9 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_27_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_27_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_26_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_26_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_25_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_25_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_24_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_24_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_23_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_23_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_22_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_22_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_21_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_21_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_20_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_20_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_19_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_19_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_18_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_18_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_17_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_17_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_16_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_16_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_15_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_15_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_14_mux0001_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_data_bus_14_mux0001_map12 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map10 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map0 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map4 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map7 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map10 : STD_LOGIC; 
  signal my_cpu_md_ctrl_4_map26 : STD_LOGIC; 
  signal my_cpu_md_ctrl_3_map4 : STD_LOGIC; 
  signal my_cpu_md_ctrl_3_map6 : STD_LOGIC; 
  signal my_cpu_md_ctrl_3_map10 : STD_LOGIC; 
  signal my_cpu_md_ctrl_3_map17 : STD_LOGIC; 
  signal my_cpu_md_ctrl_3_map20 : STD_LOGIC; 
  signal my_cpu_st_ctrl_2_map10 : STD_LOGIC; 
  signal my_cpu_st_ctrl_2_map14 : STD_LOGIC; 
  signal my_cpu_st_ctrl_2_map19 : STD_LOGIC; 
  signal my_cpu_st_ctrl_2_map21 : STD_LOGIC; 
  signal my_cpu_st_ctrl_2_map26 : STD_LOGIC; 
  signal my_cpu_st_ctrl_2_map39 : STD_LOGIC; 
  signal my_cpu_st_ctrl_2_map42 : STD_LOGIC; 
  signal my_cpu_st_ctrl_2_map44 : STD_LOGIC; 
  signal N7698 : STD_LOGIC; 
  signal my_cpu_next_state_or0014_map3 : STD_LOGIC; 
  signal my_cpu_next_state_or0014_map6 : STD_LOGIC; 
  signal my_cpu_next_state_or0014_map13 : STD_LOGIC; 
  signal my_cpu_next_state_7_map2 : STD_LOGIC; 
  signal my_cpu_next_state_7_map6 : STD_LOGIC; 
  signal my_cpu_next_state_7_map8 : STD_LOGIC; 
  signal my_cpu_next_state_7_map10 : STD_LOGIC; 
  signal my_cpu_next_state_7_map13 : STD_LOGIC; 
  signal my_cpu_next_state_7_map19 : STD_LOGIC; 
  signal my_cpu_next_state_7_map25 : STD_LOGIC; 
  signal my_cpu_next_state_7_map27 : STD_LOGIC; 
  signal my_cpu_next_state_7_map31 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_11_map5 : STD_LOGIC; 
  signal N7917 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_3_21_map5 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_3_21_map7 : STD_LOGIC; 
  signal my_cpu_md_ctrl_2_map15 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_2_map4 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_2_map20 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_2_map44 : STD_LOGIC; 
  signal my_cpu_ea_ctrl_2_map49 : STD_LOGIC; 
  signal my_cpu_next_state_5_map3 : STD_LOGIC; 
  signal my_cpu_next_state_5_map9 : STD_LOGIC; 
  signal my_cpu_next_state_5_map12 : STD_LOGIC; 
  signal my_cpu_next_state_5_map15 : STD_LOGIC; 
  signal my_cpu_next_state_5_map18 : STD_LOGIC; 
  signal my_cpu_next_state_5_map22 : STD_LOGIC; 
  signal my_cpu_next_state_5_map28 : STD_LOGIC; 
  signal my_cpu_next_state_6_map6 : STD_LOGIC; 
  signal my_cpu_next_state_6_map11 : STD_LOGIC; 
  signal my_cpu_next_state_6_map13 : STD_LOGIC; 
  signal my_cpu_next_state_6_map18 : STD_LOGIC; 
  signal my_cpu_next_state_6_map20 : STD_LOGIC; 
  signal my_cpu_next_state_6_map23 : STD_LOGIC; 
  signal my_cpu_next_state_6_map27 : STD_LOGIC; 
  signal my_cpu_next_state_6_map29 : STD_LOGIC; 
  signal my_cpu_next_state_6_map30 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map0 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map3 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map8 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map9 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map13 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map16 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map18 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map20 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map22 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map25 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map28 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map31 : STD_LOGIC; 
  signal my_cpu_next_state_5_2_map33 : STD_LOGIC; 
  signal N8352 : STD_LOGIC; 
  signal N8354 : STD_LOGIC; 
  signal N8356 : STD_LOGIC; 
  signal my_cpu_next_state_5_23_map2 : STD_LOGIC; 
  signal my_cpu_next_state_5_5_map1 : STD_LOGIC; 
  signal my_cpu_next_state_2_10_map2 : STD_LOGIC; 
  signal my_cpu_cc_ctrl_2_map2 : STD_LOGIC; 
  signal my_cpu_next_state_2_9_map3 : STD_LOGIC; 
  signal my_cpu_next_state_2_9_map6 : STD_LOGIC; 
  signal my_cpu_next_state_2_3_map2 : STD_LOGIC; 
  signal my_cpu_next_state_2_3_map8 : STD_LOGIC; 
  signal my_cpu_next_state_2_3_map11 : STD_LOGIC; 
  signal my_cpu_next_state_3_2_map2 : STD_LOGIC; 
  signal my_cpu_next_state_3_2_map6 : STD_LOGIC; 
  signal my_cpu_next_state_3_2_map14 : STD_LOGIC; 
  signal my_cpu_next_state_3_2_map17 : STD_LOGIC; 
  signal my_cpu_next_state_3_2_map19 : STD_LOGIC; 
  signal my_cpu_next_state_3_2_map22 : STD_LOGIC; 
  signal my_cpu_next_state_3_2_map24 : STD_LOGIC; 
  signal my_cpu_next_state_3_2_map26 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map2 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map5 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map13 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map14 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map18 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map28 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map31 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map36 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map38 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map48 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map74 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map75 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map85 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map87 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map96 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map100 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map112 : STD_LOGIC; 
  signal my_cpu_st_ctrl_0_map114 : STD_LOGIC; 
  signal N8857 : STD_LOGIC; 
  signal N8859 : STD_LOGIC; 
  signal N8861 : STD_LOGIC; 
  signal N8863 : STD_LOGIC; 
  signal N8865 : STD_LOGIC; 
  signal N8867 : STD_LOGIC; 
  signal N8869 : STD_LOGIC; 
  signal N8871 : STD_LOGIC; 
  signal N8873 : STD_LOGIC; 
  signal my_cpu_iv_or0000_map6 : STD_LOGIC; 
  signal my_cpu_iv_or0000_map10 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_5_11_map4 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_5_11_map7 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_5_map6 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_5_map9 : STD_LOGIC; 
  signal my_cpu_accb_ctrl_1_map15 : STD_LOGIC; 
  signal my_cpu_accb_ctrl_1_map36 : STD_LOGIC; 
  signal my_cpu_accb_ctrl_1_map38 : STD_LOGIC; 
  signal my_cpu_accb_ctrl_1_map39 : STD_LOGIC; 
  signal my_cpu_accb_ctrl_1_map45 : STD_LOGIC; 
  signal my_cpu_next_state_0_map2 : STD_LOGIC; 
  signal my_cpu_next_state_0_map7 : STD_LOGIC; 
  signal my_cpu_next_state_0_map9 : STD_LOGIC; 
  signal my_cpu_next_state_0_map14 : STD_LOGIC; 
  signal my_cpu_next_state_0_map22 : STD_LOGIC; 
  signal my_cpu_next_state_0_map26 : STD_LOGIC; 
  signal my_cpu_next_state_0_map29 : STD_LOGIC; 
  signal my_cpu_next_state_0_map32 : STD_LOGIC; 
  signal my_cpu_next_state_0_map34 : STD_LOGIC; 
  signal my_cpu_next_state_0_map35 : STD_LOGIC; 
  signal my_cpu_next_state_0_map41 : STD_LOGIC; 
  signal my_cpu_next_state_0_map44 : STD_LOGIC; 
  signal my_cpu_next_state_0_map61 : STD_LOGIC; 
  signal my_cpu_next_state_0_map64 : STD_LOGIC; 
  signal my_cpu_next_state_0_map68 : STD_LOGIC; 
  signal my_cpu_next_state_0_map75 : STD_LOGIC; 
  signal my_cpu_next_state_0_map82 : STD_LOGIC; 
  signal my_cpu_next_state_0_map90 : STD_LOGIC; 
  signal my_cpu_next_state_0_map91 : STD_LOGIC; 
  signal my_cpu_next_state_0_map92 : STD_LOGIC; 
  signal N9298 : STD_LOGIC; 
  signal N9300 : STD_LOGIC; 
  signal N9312 : STD_LOGIC; 
  signal N9314 : STD_LOGIC; 
  signal my_cpu_next_state_or0009_map5 : STD_LOGIC; 
  signal my_cpu_iy_ctrl_1_map5 : STD_LOGIC; 
  signal my_cpu_iy_ctrl_1_map10 : STD_LOGIC; 
  signal my_cpu_iy_ctrl_1_map11 : STD_LOGIC; 
  signal my_cpu_iy_ctrl_1_map19 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_2_map4 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_2_map9 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_2_map14 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_2_map16 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_2_map29 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map3 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map4 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map8 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map13 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map14 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map16 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map25 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map29 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map32 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map39 : STD_LOGIC; 
  signal my_cpu_st_ctrl_1_map41 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map2 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map7 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map11 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map15 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map17 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map34 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map36 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map40 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map44 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map46 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map50 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map52 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map65 : STD_LOGIC; 
  signal my_cpu_next_state_1_2_map67 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_3_map2 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_3_map5 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_3_map10 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_3_map11 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_4_map2 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_4_map15 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_4_map20 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_map2 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_map4 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_map7 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_map9 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_map12 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_1_map19 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_2_map2 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_2_map6 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_2_map14 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_2_map20 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_2_map23 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_2_map25 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_0_map4 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_0_map9 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_0_map14 : STD_LOGIC; 
  signal my_cpu_state_stack_0_mux0001_0_map23 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_14_map0 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_14_map4 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_14_map7 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_14_map10 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_14_map17 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_14_map23 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_14_map27 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_14_map30 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_14_map34 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_13_map5 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_12_map2 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_12_map8 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_12_map10 : STD_LOGIC; 
  signal N10129 : STD_LOGIC; 
  signal N10131 : STD_LOGIC; 
  signal N10134 : STD_LOGIC; 
  signal N10138 : STD_LOGIC; 
  signal N10146 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_8_map2 : STD_LOGIC; 
  signal my_cpu_dout_ctrl_9_map2 : STD_LOGIC; 
  signal N10216 : STD_LOGIC; 
  signal my_cpu_acca_or0000_map3 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_3_map3 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_3_map5 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_26_map5 : STD_LOGIC; 
  signal my_cpu_acca_ctrl_1_map3 : STD_LOGIC; 
  signal my_cpu_acca_ctrl_1_map7 : STD_LOGIC; 
  signal my_cpu_acca_ctrl_2_map13 : STD_LOGIC; 
  signal my_cpu_acca_ctrl_2_map14 : STD_LOGIC; 
  signal my_cpu_acca_ctrl_2_map15 : STD_LOGIC; 
  signal my_cpu_acca_ctrl_2_map21 : STD_LOGIC; 
  signal my_cpu_next_state_2_map2 : STD_LOGIC; 
  signal my_cpu_next_state_2_map4 : STD_LOGIC; 
  signal my_cpu_next_state_2_map7 : STD_LOGIC; 
  signal my_cpu_next_state_2_map12 : STD_LOGIC; 
  signal my_cpu_next_state_2_map20 : STD_LOGIC; 
  signal my_cpu_next_state_2_map24 : STD_LOGIC; 
  signal my_cpu_next_state_2_map28 : STD_LOGIC; 
  signal my_cpu_next_state_2_map32 : STD_LOGIC; 
  signal my_cpu_next_state_2_map35 : STD_LOGIC; 
  signal my_cpu_next_state_2_map43 : STD_LOGIC; 
  signal my_cpu_next_state_2_map44 : STD_LOGIC; 
  signal my_cpu_next_state_2_map46 : STD_LOGIC; 
  signal my_cpu_next_state_2_map52 : STD_LOGIC; 
  signal my_cpu_next_state_2_map54 : STD_LOGIC; 
  signal my_cpu_next_state_2_map58 : STD_LOGIC; 
  signal my_cpu_next_state_2_map62 : STD_LOGIC; 
  signal my_cpu_next_state_2_map68 : STD_LOGIC; 
  signal my_cpu_next_state_2_map73 : STD_LOGIC; 
  signal my_cpu_next_state_2_map74 : STD_LOGIC; 
  signal my_cpu_next_state_2_map77 : STD_LOGIC; 
  signal my_cpu_next_state_2_map82 : STD_LOGIC; 
  signal my_cpu_next_state_2_map84 : STD_LOGIC; 
  signal my_cpu_next_state_2_map87 : STD_LOGIC; 
  signal my_cpu_next_state_2_map93 : STD_LOGIC; 
  signal my_cpu_next_state_2_map97 : STD_LOGIC; 
  signal my_cpu_next_state_2_map100 : STD_LOGIC; 
  signal my_cpu_next_state_1_map7 : STD_LOGIC; 
  signal my_cpu_next_state_1_map17 : STD_LOGIC; 
  signal my_cpu_next_state_1_map21 : STD_LOGIC; 
  signal my_cpu_next_state_1_map24 : STD_LOGIC; 
  signal my_cpu_next_state_1_map26 : STD_LOGIC; 
  signal my_cpu_next_state_1_map29 : STD_LOGIC; 
  signal my_cpu_next_state_1_map46 : STD_LOGIC; 
  signal my_cpu_next_state_1_map48 : STD_LOGIC; 
  signal my_cpu_next_state_1_map49 : STD_LOGIC; 
  signal my_cpu_next_state_1_map54 : STD_LOGIC; 
  signal my_cpu_next_state_1_map62 : STD_LOGIC; 
  signal my_cpu_next_state_1_map63 : STD_LOGIC; 
  signal my_cpu_next_state_1_map67 : STD_LOGIC; 
  signal my_cpu_next_state_1_map69 : STD_LOGIC; 
  signal my_cpu_next_state_1_map74 : STD_LOGIC; 
  signal my_cpu_next_state_1_map76 : STD_LOGIC; 
  signal my_cpu_next_state_1_map81 : STD_LOGIC; 
  signal my_cpu_next_state_1_map84 : STD_LOGIC; 
  signal my_cpu_next_state_1_map86 : STD_LOGIC; 
  signal my_cpu_next_state_1_map88 : STD_LOGIC; 
  signal my_cpu_next_state_1_map93 : STD_LOGIC; 
  signal my_cpu_next_state_1_map96 : STD_LOGIC; 
  signal my_cpu_next_state_1_map100 : STD_LOGIC; 
  signal my_cpu_next_state_1_map113 : STD_LOGIC; 
  signal my_cpu_next_state_1_map118 : STD_LOGIC; 
  signal my_cpu_next_state_1_map123 : STD_LOGIC; 
  signal my_cpu_next_state_1_map125 : STD_LOGIC; 
  signal my_cpu_next_state_1_map128 : STD_LOGIC; 
  signal my_cpu_next_state_1_map129 : STD_LOGIC; 
  signal my_cpu_next_state_1_map137 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_4_map2 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_4_map4 : STD_LOGIC; 
  signal my_cpu_pc_0_or0000_map2 : STD_LOGIC; 
  signal my_cpu_pc_0_or0000_map5 : STD_LOGIC; 
  signal my_cpu_accb_ctrl_1_1_map2 : STD_LOGIC; 
  signal my_cpu_accb_ctrl_1_1_map5 : STD_LOGIC; 
  signal my_cpu_accb_ctrl_1_1_map11 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_5_map4 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_5_map7 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_5_map13 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_5_map20 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_5_map25 : STD_LOGIC; 
  signal my_cpu_cc_ctrl_1_map4 : STD_LOGIC; 
  signal my_cpu_cc_ctrl_1_map6 : STD_LOGIC; 
  signal my_cpu_cc_ctrl_1_map13 : STD_LOGIC; 
  signal my_cpu_cc_ctrl_1_map19 : STD_LOGIC; 
  signal my_cpu_cc_ctrl_1_map21 : STD_LOGIC; 
  signal my_cpu_cc_ctrl_1_map25 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map3 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map7 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map10 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map15 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map19 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map21 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map26 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map27 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map33 : STD_LOGIC; 
  signal my_cpu_up_ctrl_2_map35 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map7 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map8 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map9 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map18 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map31 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map35 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map39 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map41 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map43 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_2_map56 : STD_LOGIC; 
  signal my_cpu_next_state_3_map3 : STD_LOGIC; 
  signal my_cpu_next_state_3_map9 : STD_LOGIC; 
  signal my_cpu_next_state_3_map11 : STD_LOGIC; 
  signal my_cpu_next_state_3_map20 : STD_LOGIC; 
  signal my_cpu_next_state_3_map24 : STD_LOGIC; 
  signal my_cpu_next_state_3_map27 : STD_LOGIC; 
  signal my_cpu_next_state_3_map37 : STD_LOGIC; 
  signal my_cpu_next_state_3_map39 : STD_LOGIC; 
  signal my_cpu_next_state_3_map40 : STD_LOGIC; 
  signal my_cpu_next_state_3_map41 : STD_LOGIC; 
  signal my_cpu_next_state_3_map44 : STD_LOGIC; 
  signal my_cpu_next_state_3_map47 : STD_LOGIC; 
  signal my_cpu_next_state_3_map49 : STD_LOGIC; 
  signal my_cpu_next_state_3_map55 : STD_LOGIC; 
  signal my_cpu_next_state_3_map61 : STD_LOGIC; 
  signal my_cpu_next_state_3_map66 : STD_LOGIC; 
  signal my_cpu_next_state_3_map70 : STD_LOGIC; 
  signal my_cpu_ix_ctrl_1_map7 : STD_LOGIC; 
  signal my_cpu_ix_ctrl_1_map15 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map2 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map4 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map8 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map9 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map11 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map20 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map23 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map30 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map32 : STD_LOGIC; 
  signal my_cpu_sp_ctrl_2_map38 : STD_LOGIC; 
  signal my_cpu_next_state_4_map14 : STD_LOGIC; 
  signal my_cpu_next_state_4_map21 : STD_LOGIC; 
  signal my_cpu_next_state_4_map23 : STD_LOGIC; 
  signal my_cpu_next_state_4_map27 : STD_LOGIC; 
  signal my_cpu_next_state_4_map33 : STD_LOGIC; 
  signal my_cpu_next_state_4_map38 : STD_LOGIC; 
  signal my_cpu_next_state_4_map40 : STD_LOGIC; 
  signal my_cpu_next_state_4_map41 : STD_LOGIC; 
  signal my_cpu_next_state_4_map44 : STD_LOGIC; 
  signal my_cpu_next_state_4_map46 : STD_LOGIC; 
  signal my_cpu_next_state_4_map53 : STD_LOGIC; 
  signal my_cpu_next_state_4_map60 : STD_LOGIC; 
  signal N11926 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000_map2 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000_map5 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000_map10 : STD_LOGIC; 
  signal my_cpu_vma_map1 : STD_LOGIC; 
  signal my_cpu_vma_map3 : STD_LOGIC; 
  signal my_cpu_vma_map5 : STD_LOGIC; 
  signal N11982 : STD_LOGIC; 
  signal my_keyboard_kbd_read_and0000_map1 : STD_LOGIC; 
  signal my_keyboard_kbd_read_and0000_map7 : STD_LOGIC; 
  signal N12007 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_22_map8 : STD_LOGIC; 
  signal N12035 : STD_LOGIC; 
  signal N12039 : STD_LOGIC; 
  signal N12040 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_31_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_31_map8 : STD_LOGIC; 
  signal my_cpu_cc_out_2_or0000_map2 : STD_LOGIC; 
  signal my_cpu_cc_out_2_or0000_map8 : STD_LOGIC; 
  signal my_cpu_cc_out_2_or0000_map9 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_33_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_33_map12 : STD_LOGIC; 
  signal N12137 : STD_LOGIC; 
  signal N12139 : STD_LOGIC; 
  signal N12141 : STD_LOGIC; 
  signal N12143 : STD_LOGIC; 
  signal N12145 : STD_LOGIC; 
  signal N12147 : STD_LOGIC; 
  signal N12149 : STD_LOGIC; 
  signal N12151 : STD_LOGIC; 
  signal N12153 : STD_LOGIC; 
  signal N12155 : STD_LOGIC; 
  signal N12157 : STD_LOGIC; 
  signal N12159 : STD_LOGIC; 
  signal N12161 : STD_LOGIC; 
  signal N12163 : STD_LOGIC; 
  signal N12165 : STD_LOGIC; 
  signal N12167 : STD_LOGIC; 
  signal N12169 : STD_LOGIC; 
  signal N12171 : STD_LOGIC; 
  signal my_cpu_address_15_map6 : STD_LOGIC; 
  signal my_cpu_address_14_map6 : STD_LOGIC; 
  signal my_cpu_address_13_map6 : STD_LOGIC; 
  signal my_cpu_address_12_map6 : STD_LOGIC; 
  signal my_cpu_address_11_map6 : STD_LOGIC; 
  signal my_cpu_address_10_map6 : STD_LOGIC; 
  signal my_cpu_address_9_map2 : STD_LOGIC; 
  signal my_cpu_address_9_map6 : STD_LOGIC; 
  signal my_cpu_address_8_map2 : STD_LOGIC; 
  signal my_cpu_address_8_map6 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map1 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map8 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map10 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map14 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map17 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map31 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map36 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map39 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map42 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_0_map45 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map21 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map3 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map5 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map8 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map11 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map19 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map21 : STD_LOGIC; 
  signal N12898 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_12_map1 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_12_map10 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_12_map13 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_21_map8 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_24_map3 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_1_map1 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_1_map3 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_1_map6 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_1_map9 : STD_LOGIC; 
  signal Mmux_cpu_data_in_7_1_map5 : STD_LOGIC; 
  signal Mmux_cpu_data_in_7_1_map9 : STD_LOGIC; 
  signal Mmux_cpu_data_in_7_1_map14 : STD_LOGIC; 
  signal Mmux_cpu_data_in_7_1_map18 : STD_LOGIC; 
  signal Mmux_cpu_data_in_7_1_map31 : STD_LOGIC; 
  signal Mmux_cpu_data_in_7_1_map36 : STD_LOGIC; 
  signal my_cpu_address_5_map2 : STD_LOGIC; 
  signal my_cpu_address_5_map6 : STD_LOGIC; 
  signal Mmux_cpu_data_in_6_1_map5 : STD_LOGIC; 
  signal Mmux_cpu_data_in_6_1_map9 : STD_LOGIC; 
  signal Mmux_cpu_data_in_6_1_map14 : STD_LOGIC; 
  signal Mmux_cpu_data_in_6_1_map34 : STD_LOGIC; 
  signal Mmux_cpu_data_in_6_1_map40 : STD_LOGIC; 
  signal Mmux_cpu_data_in_5_1_map5 : STD_LOGIC; 
  signal Mmux_cpu_data_in_5_1_map9 : STD_LOGIC; 
  signal Mmux_cpu_data_in_5_1_map14 : STD_LOGIC; 
  signal Mmux_cpu_data_in_5_1_map34 : STD_LOGIC; 
  signal Mmux_cpu_data_in_5_1_map40 : STD_LOGIC; 
  signal N13351 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_7_map4 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_7_map14 : STD_LOGIC; 
  signal my_cpu_address_7_map2 : STD_LOGIC; 
  signal my_cpu_address_7_map6 : STD_LOGIC; 
  signal my_cpu_address_6_map2 : STD_LOGIC; 
  signal my_cpu_address_6_map6 : STD_LOGIC; 
  signal my_cpu_address_4_map2 : STD_LOGIC; 
  signal my_cpu_address_4_map6 : STD_LOGIC; 
  signal my_cpu_address_3_map3 : STD_LOGIC; 
  signal my_cpu_address_2_map6 : STD_LOGIC; 
  signal my_cpu_address_2_map7 : STD_LOGIC; 
  signal N13519 : STD_LOGIC; 
  signal N13521 : STD_LOGIC; 
  signal N13523 : STD_LOGIC; 
  signal my_cpu_md_0_mux0001_map0 : STD_LOGIC; 
  signal my_cpu_md_0_mux0001_map4 : STD_LOGIC; 
  signal my_cpu_yreg_0_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_yreg_0_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_0_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_xreg_0_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_0_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_up_0_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_0_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_sp_0_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_pc_0_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_2_map1 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_2_map8 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_2_map13 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_2_map19 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_2_map20 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_2_map32 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_2_map36 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_2_map37 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_2_map40 : STD_LOGIC; 
  signal my_cpu_address_0_map0 : STD_LOGIC; 
  signal my_cpu_address_0_map5 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_3_map1 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_3_map15 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_3_map18 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_3_map21 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_3_map24 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_3_map27 : STD_LOGIC; 
  signal Mmux_cpu_data_in_2_1_map5 : STD_LOGIC; 
  signal Mmux_cpu_data_in_2_1_map11 : STD_LOGIC; 
  signal Mmux_cpu_data_in_2_1_map13 : STD_LOGIC; 
  signal Mmux_cpu_data_in_2_1_map20 : STD_LOGIC; 
  signal Mmux_cpu_data_in_2_1_map26 : STD_LOGIC; 
  signal Mmux_cpu_data_in_2_1_map42 : STD_LOGIC; 
  signal Mmux_cpu_data_in_2_1_map47 : STD_LOGIC; 
  signal Mmux_cpu_data_in_1_1_map5 : STD_LOGIC; 
  signal Mmux_cpu_data_in_1_1_map11 : STD_LOGIC; 
  signal Mmux_cpu_data_in_1_1_map13 : STD_LOGIC; 
  signal Mmux_cpu_data_in_1_1_map20 : STD_LOGIC; 
  signal Mmux_cpu_data_in_1_1_map26 : STD_LOGIC; 
  signal Mmux_cpu_data_in_1_1_map36 : STD_LOGIC; 
  signal Mmux_cpu_data_in_1_1_map43 : STD_LOGIC; 
  signal Mmux_cpu_data_in_1_1_map45 : STD_LOGIC; 
  signal Mmux_cpu_data_in_1_1_map50 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map5 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map11 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map13 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map20 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map26 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map36 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map43 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map45 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map49 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map50 : STD_LOGIC; 
  signal Mmux_cpu_data_in_0_1_map52 : STD_LOGIC; 
  signal N14258 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_7_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_7_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_14_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_14_map6 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_5_1_map0 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_5_1_map3 : STD_LOGIC; 
  signal my_cpu_pc_ctrl_5_1_map8 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_map22 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_map32 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_map36 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_map41 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_0_map43 : STD_LOGIC; 
  signal N14436 : STD_LOGIC; 
  signal N14438 : STD_LOGIC; 
  signal N14440 : STD_LOGIC; 
  signal my_cpu_yreg_1_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_1_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_1_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_1_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_pc_1_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_1_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_1_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_25_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_25_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_12_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_12_map6 : STD_LOGIC; 
  signal my_cpu_addr_ctrl_4_map5 : STD_LOGIC; 
  signal my_cpu_address_1_map6 : STD_LOGIC; 
  signal my_cpu_address_1_map7 : STD_LOGIC; 
  signal Mmux_cpu_data_in_4_1_map5 : STD_LOGIC; 
  signal Mmux_cpu_data_in_4_1_map9 : STD_LOGIC; 
  signal Mmux_cpu_data_in_4_1_map15 : STD_LOGIC; 
  signal Mmux_cpu_data_in_4_1_map17 : STD_LOGIC; 
  signal Mmux_cpu_data_in_4_1_map23 : STD_LOGIC; 
  signal Mmux_cpu_data_in_4_1_map33 : STD_LOGIC; 
  signal Mmux_cpu_data_in_4_1_map40 : STD_LOGIC; 
  signal Mmux_cpu_data_in_4_1_map46 : STD_LOGIC; 
  signal Mmux_cpu_data_in_4_1_map48 : STD_LOGIC; 
  signal Mmux_cpu_data_in_3_1_map5 : STD_LOGIC; 
  signal Mmux_cpu_data_in_3_1_map9 : STD_LOGIC; 
  signal Mmux_cpu_data_in_3_1_map17 : STD_LOGIC; 
  signal Mmux_cpu_data_in_3_1_map23 : STD_LOGIC; 
  signal Mmux_cpu_data_in_3_1_map33 : STD_LOGIC; 
  signal Mmux_cpu_data_in_3_1_map40 : STD_LOGIC; 
  signal Mmux_cpu_data_in_3_1_map46 : STD_LOGIC; 
  signal Mmux_cpu_data_in_3_1_map48 : STD_LOGIC; 
  signal N14944 : STD_LOGIC; 
  signal N14955 : STD_LOGIC; 
  signal my_cpu_out_alu_or0000_map0 : STD_LOGIC; 
  signal my_cpu_out_alu_or0000_map3 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_8_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_8_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_6_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_6_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_36_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_36_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_23_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_23_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_20_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_20_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_19_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_19_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_18_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_18_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_17_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_17_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_16_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_16_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_15_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_15_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_13_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_13_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_11_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_11_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_34_map1 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_30_map1 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_32_map5 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_5_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_5_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_1_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_1_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_10_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_10_map6 : STD_LOGIC; 
  signal N15278 : STD_LOGIC; 
  signal N15280 : STD_LOGIC; 
  signal N15282 : STD_LOGIC; 
  signal my_cpu_yreg_2_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_2_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_2_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_2_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_pc_2_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_2_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_2_mux0001_map3 : STD_LOGIC; 
  signal N15426 : STD_LOGIC; 
  signal N15428 : STD_LOGIC; 
  signal N15430 : STD_LOGIC; 
  signal my_cpu_yreg_3_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_3_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_3_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_3_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_pc_3_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_3_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_3_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_4_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_4_map6 : STD_LOGIC; 
  signal N15590 : STD_LOGIC; 
  signal N15592 : STD_LOGIC; 
  signal N15594 : STD_LOGIC; 
  signal my_cpu_yreg_4_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_4_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_4_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_4_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_pc_4_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_4_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_4_mux0001_map3 : STD_LOGIC; 
  signal N15738 : STD_LOGIC; 
  signal N15740 : STD_LOGIC; 
  signal N15742 : STD_LOGIC; 
  signal my_cpu_yreg_5_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_5_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_5_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_5_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_pc_5_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_5_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_5_mux0001_map3 : STD_LOGIC; 
  signal N15888 : STD_LOGIC; 
  signal N15890 : STD_LOGIC; 
  signal N15892 : STD_LOGIC; 
  signal my_cpu_yreg_6_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_6_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_6_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_6_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_pc_6_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_6_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_6_mux0001_map3 : STD_LOGIC; 
  signal N16037 : STD_LOGIC; 
  signal N16039 : STD_LOGIC; 
  signal N16041 : STD_LOGIC; 
  signal my_cpu_yreg_7_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_7_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_7_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_7_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_pc_7_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_7_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_7_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_yreg_8_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_8_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_8_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_8_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_7_map3 : STD_LOGIC; 
  signal my_cpu_pc_8_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_8_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_8_mux0001_map2 : STD_LOGIC; 
  signal my_cpu_md_8_mux0001_map6 : STD_LOGIC; 
  signal my_cpu_ea_8_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_9_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_9_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_0_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_0_map6 : STD_LOGIC; 
  signal N16401 : STD_LOGIC; 
  signal my_cpu_yreg_9_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_9_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_9_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_9_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_6_map3 : STD_LOGIC; 
  signal my_cpu_pc_9_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_9_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_9_mux0001_map2 : STD_LOGIC; 
  signal my_cpu_md_9_mux0001_map6 : STD_LOGIC; 
  signal my_cpu_ea_9_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_yreg_10_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_yreg_10_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_10_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_xreg_10_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_10_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_up_10_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_10_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_sp_10_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_5_map3 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_5_map4 : STD_LOGIC; 
  signal my_cpu_pc_10_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_10_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_10_mux0001_map2 : STD_LOGIC; 
  signal my_cpu_md_10_mux0001_map6 : STD_LOGIC; 
  signal my_cpu_ea_10_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_yreg_11_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_11_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_11_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_11_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_4_map3 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_4_map4 : STD_LOGIC; 
  signal my_cpu_pc_11_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_11_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_11_mux0001_map2 : STD_LOGIC; 
  signal my_cpu_md_11_mux0001_map6 : STD_LOGIC; 
  signal my_cpu_ea_11_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_yreg_12_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_12_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_12_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_12_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_3_map3 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_3_map4 : STD_LOGIC; 
  signal my_cpu_pc_12_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_12_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_12_mux0001_map2 : STD_LOGIC; 
  signal my_cpu_md_12_mux0001_map6 : STD_LOGIC; 
  signal my_cpu_ea_12_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_yreg_13_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_13_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_13_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_13_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_2_map3 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_2_map4 : STD_LOGIC; 
  signal my_cpu_pc_13_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_13_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_13_mux0001_map2 : STD_LOGIC; 
  signal my_cpu_md_13_mux0001_map6 : STD_LOGIC; 
  signal my_cpu_ea_13_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_yreg_14_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_14_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_14_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_14_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_1_map3 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_1_map4 : STD_LOGIC; 
  signal my_cpu_pc_14_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_14_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_14_mux0001_map2 : STD_LOGIC; 
  signal my_cpu_md_14_mux0001_map6 : STD_LOGIC; 
  signal my_cpu_ea_14_mux0001_map3 : STD_LOGIC; 
  signal my_cpu_yreg_15_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_xreg_15_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_up_15_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_sp_15_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_0_map3 : STD_LOGIC; 
  signal my_cpu_acca_mux0001_0_map4 : STD_LOGIC; 
  signal my_cpu_pc_15_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_pc_15_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_md_15_mux0001_map2 : STD_LOGIC; 
  signal my_cpu_md_15_mux0001_map6 : STD_LOGIC; 
  signal my_cpu_ea_15_mux0001_map3 : STD_LOGIC; 
  signal N17652 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_3_map1 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_3_map5 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_3_map9 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_3_map10 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_3_map17 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_3_map23 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_3_map31 : STD_LOGIC; 
  signal N17733 : STD_LOGIC; 
  signal my_cpu_left_15_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_left_15_mux0000_map1 : STD_LOGIC; 
  signal my_cpu_left_15_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_left_15_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_15_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_left_15_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_15_mux0000_map11 : STD_LOGIC; 
  signal N17782 : STD_LOGIC; 
  signal my_cpu_op_code_5_3_map2 : STD_LOGIC; 
  signal my_cpu_op_code_5_3_map10 : STD_LOGIC; 
  signal N17818 : STD_LOGIC; 
  signal N17837 : STD_LOGIC; 
  signal N17839 : STD_LOGIC; 
  signal N17843 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_map2 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_map15 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_map17 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_map20 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_map22 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_map26 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_map27 : STD_LOGIC; 
  signal N17953 : STD_LOGIC; 
  signal N17956 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_4_map2 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_4_map3 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_4_map8 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_4_map11 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_4_map14 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_4_map15 : STD_LOGIC; 
  signal my_cpu_left_14_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_left_14_mux0000_map1 : STD_LOGIC; 
  signal my_cpu_left_14_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_left_14_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_14_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_left_14_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_14_mux0000_map11 : STD_LOGIC; 
  signal my_cpu_out_alu_0_map3 : STD_LOGIC; 
  signal my_cpu_out_alu_0_map5 : STD_LOGIC; 
  signal my_cpu_out_alu_0_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_0_map15 : STD_LOGIC; 
  signal my_cpu_out_alu_0_map16 : STD_LOGIC; 
  signal my_cpu_right_6_map2 : STD_LOGIC; 
  signal my_cpu_right_6_map5 : STD_LOGIC; 
  signal my_cpu_right_5_map2 : STD_LOGIC; 
  signal my_cpu_right_5_map5 : STD_LOGIC; 
  signal my_cpu_next_state_6_3_map2 : STD_LOGIC; 
  signal my_cpu_next_state_6_3_map5 : STD_LOGIC; 
  signal my_cpu_left_ctrl_0_map0 : STD_LOGIC; 
  signal my_cpu_left_ctrl_0_map7 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_2_map2 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_2_map8 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_2_map10 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_2_map17 : STD_LOGIC; 
  signal my_cpu_out_alu_mux0001_2_map2 : STD_LOGIC; 
  signal my_cpu_out_alu_mux0001_1_map2 : STD_LOGIC; 
  signal my_cpu_out_alu_mux0001_1_map6 : STD_LOGIC; 
  signal N18344 : STD_LOGIC; 
  signal N18346 : STD_LOGIC; 
  signal N18348 : STD_LOGIC; 
  signal N18350 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_4_map4 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_4_map6 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_4_map8 : STD_LOGIC; 
  signal my_cpu_out_alu_13_map3 : STD_LOGIC; 
  signal my_cpu_out_alu_13_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_13_map12 : STD_LOGIC; 
  signal my_cpu_out_alu_13_map16 : STD_LOGIC; 
  signal my_cpu_out_alu_13_map18 : STD_LOGIC; 
  signal my_cpu_out_alu_14_map3 : STD_LOGIC; 
  signal my_cpu_out_alu_14_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_14_map12 : STD_LOGIC; 
  signal my_cpu_out_alu_14_map16 : STD_LOGIC; 
  signal my_cpu_out_alu_14_map18 : STD_LOGIC; 
  signal my_cpu_out_alu_8_map3 : STD_LOGIC; 
  signal my_cpu_out_alu_8_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_8_map16 : STD_LOGIC; 
  signal my_cpu_out_alu_8_map18 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map2 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map9 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map14 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map22 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map23 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map26 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map33 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map36 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map39 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map43 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map46 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map51 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map67 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map69 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map75 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map78 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map80 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map86 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map94 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_6_map97 : STD_LOGIC; 
  signal N18802 : STD_LOGIC; 
  signal my_cpu_left_ctrl_3_map0 : STD_LOGIC; 
  signal my_cpu_left_ctrl_3_map2 : STD_LOGIC; 
  signal my_cpu_left_ctrl_3_map6 : STD_LOGIC; 
  signal my_cpu_left_ctrl_9_map1 : STD_LOGIC; 
  signal my_cpu_left_ctrl_9_map3 : STD_LOGIC; 
  signal my_cpu_left_ctrl_9_map9 : STD_LOGIC; 
  signal my_cpu_left_ctrl_2_map3 : STD_LOGIC; 
  signal my_cpu_left_ctrl_2_map5 : STD_LOGIC; 
  signal my_cpu_left_ctrl_2_map7 : STD_LOGIC; 
  signal my_cpu_left_ctrl_2_map15 : STD_LOGIC; 
  signal my_cpu_left_ctrl_5_map1 : STD_LOGIC; 
  signal my_cpu_left_ctrl_5_map7 : STD_LOGIC; 
  signal my_cpu_left_ctrl_5_map10 : STD_LOGIC; 
  signal my_cpu_left_ctrl_5_map13 : STD_LOGIC; 
  signal my_cpu_left_ctrl_4_map4 : STD_LOGIC; 
  signal my_cpu_left_ctrl_4_map7 : STD_LOGIC; 
  signal my_cpu_left_ctrl_4_map14 : STD_LOGIC; 
  signal my_cpu_left_ctrl_4_map18 : STD_LOGIC; 
  signal my_cpu_left_ctrl_6_map5 : STD_LOGIC; 
  signal my_cpu_left_ctrl_6_map12 : STD_LOGIC; 
  signal my_cpu_left_ctrl_6_map17 : STD_LOGIC; 
  signal my_cpu_left_ctrl_6_map19 : STD_LOGIC; 
  signal my_cpu_left_ctrl_6_map21 : STD_LOGIC; 
  signal my_cpu_left_ctrl_6_map27 : STD_LOGIC; 
  signal my_cpu_left_ctrl_6_map29 : STD_LOGIC; 
  signal N19081 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_2_map7 : STD_LOGIC; 
  signal my_cpu_alu_ctrl_2_2_map13 : STD_LOGIC; 
  signal my_cpu_left_ctrl_8_map3 : STD_LOGIC; 
  signal my_cpu_left_ctrl_8_map6 : STD_LOGIC; 
  signal my_cpu_left_ctrl_8_map8 : STD_LOGIC; 
  signal my_cpu_left_ctrl_8_map13 : STD_LOGIC; 
  signal my_cpu_left_ctrl_8_map21 : STD_LOGIC; 
  signal my_cpu_left_ctrl_8_map25 : STD_LOGIC; 
  signal my_cpu_right_4_map4 : STD_LOGIC; 
  signal my_cpu_left_13_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_left_13_mux0000_map1 : STD_LOGIC; 
  signal my_cpu_left_13_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_left_13_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_13_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_left_13_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_13_mux0000_map11 : STD_LOGIC; 
  signal my_cpu_out_alu_9_map3 : STD_LOGIC; 
  signal my_cpu_out_alu_9_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_9_map12 : STD_LOGIC; 
  signal my_cpu_out_alu_9_map16 : STD_LOGIC; 
  signal my_cpu_out_alu_9_map18 : STD_LOGIC; 
  signal my_cpu_right_3_map4 : STD_LOGIC; 
  signal my_cpu_left_12_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_left_12_mux0000_map1 : STD_LOGIC; 
  signal my_cpu_left_12_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_left_12_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_12_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_left_12_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_12_mux0000_map11 : STD_LOGIC; 
  signal my_cpu_out_alu_10_map3 : STD_LOGIC; 
  signal my_cpu_out_alu_10_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_10_map12 : STD_LOGIC; 
  signal my_cpu_out_alu_10_map16 : STD_LOGIC; 
  signal my_cpu_out_alu_10_map18 : STD_LOGIC; 
  signal my_cpu_out_alu_1_map5 : STD_LOGIC; 
  signal my_cpu_out_alu_1_map9 : STD_LOGIC; 
  signal my_cpu_out_alu_1_map15 : STD_LOGIC; 
  signal my_cpu_out_alu_1_map17 : STD_LOGIC; 
  signal N19414 : STD_LOGIC; 
  signal my_cpu_right_2_map4 : STD_LOGIC; 
  signal my_cpu_left_11_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_left_11_mux0000_map1 : STD_LOGIC; 
  signal my_cpu_left_11_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_left_11_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_11_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_left_11_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_11_mux0000_map11 : STD_LOGIC; 
  signal my_cpu_out_alu_11_map3 : STD_LOGIC; 
  signal my_cpu_out_alu_11_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_11_map12 : STD_LOGIC; 
  signal my_cpu_out_alu_11_map16 : STD_LOGIC; 
  signal my_cpu_out_alu_11_map18 : STD_LOGIC; 
  signal my_cpu_right_1_map5 : STD_LOGIC; 
  signal my_cpu_left_10_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_left_10_mux0000_map1 : STD_LOGIC; 
  signal my_cpu_left_10_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_left_10_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_10_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_left_10_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_10_mux0000_map11 : STD_LOGIC; 
  signal my_cpu_out_alu_12_map3 : STD_LOGIC; 
  signal my_cpu_out_alu_12_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_12_map12 : STD_LOGIC; 
  signal my_cpu_out_alu_12_map16 : STD_LOGIC; 
  signal my_cpu_out_alu_12_map18 : STD_LOGIC; 
  signal my_cpu_right_0_map2 : STD_LOGIC; 
  signal my_cpu_right_0_map5 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map5 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map7 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map8 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map11 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map15 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map22 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map28 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map43 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map45 : STD_LOGIC; 
  signal my_cpu_right_ctrl_2_map47 : STD_LOGIC; 
  signal my_cpu_right_or0000_map2 : STD_LOGIC; 
  signal my_cpu_right_or0000_map5 : STD_LOGIC; 
  signal my_cpu_right_or0000_map8 : STD_LOGIC; 
  signal my_cpu_right_or0000_map21 : STD_LOGIC; 
  signal my_cpu_right_or0000_map24 : STD_LOGIC; 
  signal my_cpu_right_or0000_map26 : STD_LOGIC; 
  signal my_cpu_right_or0000_map28 : STD_LOGIC; 
  signal my_cpu_right_or0000_map35 : STD_LOGIC; 
  signal my_cpu_right_or0000_map43 : STD_LOGIC; 
  signal my_cpu_right_or0000_map46 : STD_LOGIC; 
  signal my_cpu_right_or0000_map48 : STD_LOGIC; 
  signal my_cpu_right_or0000_map57 : STD_LOGIC; 
  signal my_cpu_right_or0000_map61 : STD_LOGIC; 
  signal my_cpu_right_or0000_map64 : STD_LOGIC; 
  signal my_cpu_right_or0000_map74 : STD_LOGIC; 
  signal my_cpu_right_or0000_map78 : STD_LOGIC; 
  signal my_cpu_right_or0000_map80 : STD_LOGIC; 
  signal my_cpu_right_or0000_map91 : STD_LOGIC; 
  signal my_cpu_right_or0000_map97 : STD_LOGIC; 
  signal my_cpu_right_or0000_map99 : STD_LOGIC; 
  signal my_cpu_right_or0000_map107 : STD_LOGIC; 
  signal my_cpu_right_or0000_map112 : STD_LOGIC; 
  signal my_cpu_right_or0000_map114 : STD_LOGIC; 
  signal my_cpu_right_or0000_map116 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map2 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map3 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map8 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map11 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map15 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map19 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map25 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map28 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map34 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map40 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map45 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_5_map47 : STD_LOGIC; 
  signal my_cpu_left_9_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_left_9_mux0000_map1 : STD_LOGIC; 
  signal my_cpu_left_9_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_left_9_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_9_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_left_9_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_9_mux0000_map11 : STD_LOGIC; 
  signal my_cpu_left_8_mux0000_map0 : STD_LOGIC; 
  signal my_cpu_left_8_mux0000_map1 : STD_LOGIC; 
  signal my_cpu_left_8_mux0000_map4 : STD_LOGIC; 
  signal my_cpu_left_8_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_8_mux0000_map7 : STD_LOGIC; 
  signal my_cpu_left_8_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_8_mux0000_map11 : STD_LOGIC; 
  signal my_cpu_left_7_mux0000_map2 : STD_LOGIC; 
  signal my_cpu_left_7_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_left_7_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_7_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_7_mux0000_map16 : STD_LOGIC; 
  signal my_cpu_left_7_mux0000_map17 : STD_LOGIC; 
  signal N20324 : STD_LOGIC; 
  signal N20326 : STD_LOGIC; 
  signal my_cpu_next_state_6_2_map0 : STD_LOGIC; 
  signal my_cpu_next_state_6_2_map4 : STD_LOGIC; 
  signal my_cpu_left_ctrl_7_map2 : STD_LOGIC; 
  signal my_cpu_left_ctrl_7_map4 : STD_LOGIC; 
  signal my_cpu_left_ctrl_7_map6 : STD_LOGIC; 
  signal my_cpu_left_ctrl_7_map11 : STD_LOGIC; 
  signal my_cpu_left_ctrl_7_map12 : STD_LOGIC; 
  signal my_cpu_left_ctrl_7_map17 : STD_LOGIC; 
  signal my_cpu_left_ctrl_7_map24 : STD_LOGIC; 
  signal my_cpu_left_ctrl_7_map26 : STD_LOGIC; 
  signal my_cpu_out_alu_2_map5 : STD_LOGIC; 
  signal my_cpu_out_alu_2_map9 : STD_LOGIC; 
  signal my_cpu_out_alu_2_map15 : STD_LOGIC; 
  signal my_cpu_out_alu_2_map17 : STD_LOGIC; 
  signal my_cpu_left_6_mux0000_map2 : STD_LOGIC; 
  signal my_cpu_left_6_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_left_6_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_6_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_6_mux0000_map16 : STD_LOGIC; 
  signal my_cpu_left_6_mux0000_map17 : STD_LOGIC; 
  signal my_cpu_out_alu_3_map5 : STD_LOGIC; 
  signal my_cpu_out_alu_3_map9 : STD_LOGIC; 
  signal my_cpu_out_alu_3_map15 : STD_LOGIC; 
  signal my_cpu_out_alu_3_map17 : STD_LOGIC; 
  signal my_cpu_left_5_mux0000_map2 : STD_LOGIC; 
  signal my_cpu_left_5_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_left_5_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_5_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_5_mux0000_map16 : STD_LOGIC; 
  signal my_cpu_left_5_mux0000_map17 : STD_LOGIC; 
  signal my_cpu_out_alu_4_map5 : STD_LOGIC; 
  signal my_cpu_out_alu_4_map9 : STD_LOGIC; 
  signal my_cpu_out_alu_4_map15 : STD_LOGIC; 
  signal my_cpu_out_alu_4_map17 : STD_LOGIC; 
  signal my_cpu_left_4_mux0000_map2 : STD_LOGIC; 
  signal my_cpu_left_4_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_left_4_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_4_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_4_mux0000_map16 : STD_LOGIC; 
  signal my_cpu_left_4_mux0000_map17 : STD_LOGIC; 
  signal my_cpu_out_alu_5_map9 : STD_LOGIC; 
  signal my_cpu_out_alu_5_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_5_map16 : STD_LOGIC; 
  signal my_cpu_cc_out_0_or0009_map1 : STD_LOGIC; 
  signal my_cpu_cc_out_0_or0009_map3 : STD_LOGIC; 
  signal my_cpu_cc_out_0_or0009_map4 : STD_LOGIC; 
  signal my_cpu_out_alu_6_map9 : STD_LOGIC; 
  signal my_cpu_out_alu_6_map10 : STD_LOGIC; 
  signal my_cpu_out_alu_6_map16 : STD_LOGIC; 
  signal my_cpu_out_alu_7_map2 : STD_LOGIC; 
  signal my_cpu_out_alu_7_map12 : STD_LOGIC; 
  signal my_cpu_out_alu_7_map17 : STD_LOGIC; 
  signal my_cpu_out_alu_7_map18 : STD_LOGIC; 
  signal N20848 : STD_LOGIC; 
  signal my_cpu_left_3_mux0000_map2 : STD_LOGIC; 
  signal my_cpu_left_3_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_left_3_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_3_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_3_mux0000_map16 : STD_LOGIC; 
  signal my_cpu_left_3_mux0000_map17 : STD_LOGIC; 
  signal my_cpu_left_2_mux0000_map2 : STD_LOGIC; 
  signal my_cpu_left_2_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_left_2_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_2_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_2_mux0000_map16 : STD_LOGIC; 
  signal my_cpu_left_2_mux0000_map17 : STD_LOGIC; 
  signal my_cpu_left_1_mux0000_map2 : STD_LOGIC; 
  signal my_cpu_left_1_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_left_1_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_1_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_1_mux0000_map16 : STD_LOGIC; 
  signal my_cpu_left_1_mux0000_map17 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map2 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map5 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map8 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map17 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map19 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map23 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map27 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map33 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map35 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map36 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map44 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map46 : STD_LOGIC; 
  signal my_cpu_cc_mux0001_7_map51 : STD_LOGIC; 
  signal my_cpu_left_10_or0000_map1 : STD_LOGIC; 
  signal my_cpu_left_10_or0000_map5 : STD_LOGIC; 
  signal my_cpu_left_10_or0000_map7 : STD_LOGIC; 
  signal my_cpu_left_0_mux0000_map2 : STD_LOGIC; 
  signal my_cpu_left_0_mux0000_map3 : STD_LOGIC; 
  signal my_cpu_left_0_mux0000_map6 : STD_LOGIC; 
  signal my_cpu_left_0_mux0000_map8 : STD_LOGIC; 
  signal my_cpu_left_0_mux0000_map16 : STD_LOGIC; 
  signal my_cpu_left_0_mux0000_map17 : STD_LOGIC; 
  signal my_cpu_left_ctrl_1_map2 : STD_LOGIC; 
  signal my_cpu_left_ctrl_1_map3 : STD_LOGIC; 
  signal my_cpu_left_ctrl_1_map20 : STD_LOGIC; 
  signal my_cpu_left_ctrl_1_map26 : STD_LOGIC; 
  signal my_cpu_left_ctrl_1_map29 : STD_LOGIC; 
  signal my_cpu_left_ctrl_1_map30 : STD_LOGIC; 
  signal my_cpu_left_ctrl_1_map35 : STD_LOGIC; 
  signal my_cpu_left_ctrl_1_map45 : STD_LOGIC; 
  signal my_cpu_left_ctrl_1_map51 : STD_LOGIC; 
  signal my_cpu_out_alu_15_map1 : STD_LOGIC; 
  signal my_cpu_out_alu_15_map4 : STD_LOGIC; 
  signal my_cpu_out_alu_15_map13 : STD_LOGIC; 
  signal my_cpu_out_alu_15_map16 : STD_LOGIC; 
  signal my_cpu_out_alu_15_map20 : STD_LOGIC; 
  signal vdu_clk1 : STD_LOGIC; 
  signal cpu_clk1 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_clock_gen_phi_next_336 : STD_LOGIC; 
  signal N21411 : STD_LOGIC; 
  signal N21412 : STD_LOGIC; 
  signal N21413 : STD_LOGIC; 
  signal N21414 : STD_LOGIC; 
  signal N21415 : STD_LOGIC; 
  signal N21416 : STD_LOGIC; 
  signal N21417 : STD_LOGIC; 
  signal N21418 : STD_LOGIC; 
  signal N21419 : STD_LOGIC; 
  signal N21420 : STD_LOGIC; 
  signal N21421 : STD_LOGIC; 
  signal N21422 : STD_LOGIC; 
  signal N21423 : STD_LOGIC; 
  signal N21424 : STD_LOGIC; 
  signal N21425 : STD_LOGIC; 
  signal N21426 : STD_LOGIC; 
  signal N21427 : STD_LOGIC; 
  signal N21428 : STD_LOGIC; 
  signal N21429 : STD_LOGIC; 
  signal N21430 : STD_LOGIC; 
  signal N21432 : STD_LOGIC; 
  signal Mcount_blink_count_cy_1_rt_337 : STD_LOGIC; 
  signal Mcount_blink_count_cy_2_rt_338 : STD_LOGIC; 
  signal Mcount_blink_count_cy_3_rt_339 : STD_LOGIC; 
  signal Mcount_blink_count_cy_4_rt_340 : STD_LOGIC; 
  signal Mcount_blink_count_cy_5_rt_341 : STD_LOGIC; 
  signal Mcount_blink_count_cy_6_rt_342 : STD_LOGIC; 
  signal Mcount_blink_count_cy_7_rt_343 : STD_LOGIC; 
  signal Mcount_blink_count_cy_8_rt_344 : STD_LOGIC; 
  signal Mcount_blink_count_cy_9_rt_345 : STD_LOGIC; 
  signal Mcount_blink_count_cy_10_rt_346 : STD_LOGIC; 
  signal Mcount_blink_count_cy_11_rt_347 : STD_LOGIC; 
  signal Mcount_blink_count_cy_12_rt_348 : STD_LOGIC; 
  signal Mcount_blink_count_cy_13_rt_349 : STD_LOGIC; 
  signal Mcount_blink_count_cy_14_rt_350 : STD_LOGIC; 
  signal Mcount_blink_count_cy_15_rt_351 : STD_LOGIC; 
  signal Mcount_blink_count_cy_16_rt_352 : STD_LOGIC; 
  signal Mcount_blink_count_cy_17_rt_353 : STD_LOGIC; 
  signal Mcount_blink_count_cy_18_rt_354 : STD_LOGIC; 
  signal Mcount_blink_count_cy_19_rt_355 : STD_LOGIC; 
  signal Mcount_blink_count_cy_20_rt_356 : STD_LOGIC; 
  signal Mcount_blink_count_cy_21_rt_357 : STD_LOGIC; 
  signal Mcount_blink_count_cy_22_rt_358 : STD_LOGIC; 
  signal Mcount_blink_count_cy_23_rt_359 : STD_LOGIC; 
  signal Mcount_blink_count_cy_24_rt_360 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_1_rt_361 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_2_rt_362 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_3_rt_363 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_4_rt_364 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_5_rt_365 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_6_rt_366 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_7_rt_367 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_8_rt_368 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_14_rt_369 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_13_rt_370 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_12_rt_371 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_11_rt_372 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_10_rt_373 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_9_rt_374 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_8_rt_375 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_7_rt_376 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_6_rt_377 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_5_rt_378 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_4_rt_379 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_3_rt_380 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_2_rt_381 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_cy_1_rt_382 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_0_rt_383 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_7_rt_384 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_6_rt_385 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_5_rt_386 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_4_rt_387 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_3_rt_388 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_2_rt_389 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_1_rt_390 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_21_rt_391 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_20_rt_392 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_19_rt_393 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_18_rt_394 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_17_rt_395 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_16_rt_396 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_15_rt_397 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_14_rt_398 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_13_rt_399 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_12_rt_400 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_11_rt_401 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_10_rt_402 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_9_rt_403 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_8_rt_404 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_7_rt_405 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_6_rt_406 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_5_rt_407 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_4_rt_408 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_3_rt_409 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_2_rt_410 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_cy_1_rt_411 : STD_LOGIC; 
  signal my_vdu_Mcount_v_count_cy_7_rt_412 : STD_LOGIC; 
  signal my_vdu_Mcount_v_count_cy_6_rt_413 : STD_LOGIC; 
  signal my_vdu_Mcount_v_count_cy_5_rt_414 : STD_LOGIC; 
  signal my_vdu_Mcount_v_count_cy_4_rt_415 : STD_LOGIC; 
  signal my_vdu_Mcount_v_count_cy_3_rt_416 : STD_LOGIC; 
  signal my_vdu_Mcount_v_count_cy_2_rt_417 : STD_LOGIC; 
  signal my_vdu_Mcount_v_count_cy_1_rt_418 : STD_LOGIC; 
  signal my_vdu_Mcount_h_count_cy_8_rt_419 : STD_LOGIC; 
  signal my_vdu_Mcount_h_count_cy_7_rt_420 : STD_LOGIC; 
  signal my_vdu_Mcount_h_count_cy_6_rt_421 : STD_LOGIC; 
  signal my_vdu_Mcount_h_count_cy_5_rt_422 : STD_LOGIC; 
  signal my_vdu_Mcount_h_count_cy_4_rt_423 : STD_LOGIC; 
  signal my_vdu_Mcount_h_count_cy_3_rt_424 : STD_LOGIC; 
  signal my_vdu_Mcount_h_count_cy_2_rt_425 : STD_LOGIC; 
  signal my_vdu_Mcount_h_count_cy_1_rt_426 : STD_LOGIC; 
  signal my_vdu_Madd_vga_addr_add0000_cy_9_rt_427 : STD_LOGIC; 
  signal my_vdu_Madd_vga_addr_add0000_cy_8_rt_428 : STD_LOGIC; 
  signal my_vdu_Madd_vga_addr_add0000_cy_7_rt_429 : STD_LOGIC; 
  signal Mcount_blink_count_xor_25_rt_430 : STD_LOGIC; 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_9_rt_431 : STD_LOGIC; 
  signal my_cpu_Madd_pc_add0000_xor_15_rt_432 : STD_LOGIC; 
  signal N21434 : STD_LOGIC; 
  signal make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_8_rt_433 : STD_LOGIC; 
  signal my_vdu_Mcount_blink_count_xor_22_rt_434 : STD_LOGIC; 
  signal my_vdu_Mcount_v_count_xor_8_rt_435 : STD_LOGIC; 
  signal my_vdu_Mcount_h_count_xor_9_rt_436 : STD_LOGIC; 
  signal N21457 : STD_LOGIC; 
  signal N21459 : STD_LOGIC; 
  signal N21463 : STD_LOGIC; 
  signal N21465 : STD_LOGIC; 
  signal N21467 : STD_LOGIC; 
  signal N21469 : STD_LOGIC; 
  signal N21491 : STD_LOGIC; 
  signal N21497 : STD_LOGIC; 
  signal N21499 : STD_LOGIC; 
  signal N21501 : STD_LOGIC; 
  signal N21587 : STD_LOGIC; 
  signal N21588 : STD_LOGIC; 
  signal N21590 : STD_LOGIC; 
  signal N21591 : STD_LOGIC; 
  signal N21597 : STD_LOGIC; 
  signal N21599 : STD_LOGIC; 
  signal N21601 : STD_LOGIC; 
  signal N21603 : STD_LOGIC; 
  signal N21605 : STD_LOGIC; 
  signal N21606 : STD_LOGIC; 
  signal N21608 : STD_LOGIC; 
  signal N21610 : STD_LOGIC; 
  signal N21612 : STD_LOGIC; 
  signal N21614 : STD_LOGIC; 
  signal N21618 : STD_LOGIC; 
  signal N21620 : STD_LOGIC; 
  signal N21624 : STD_LOGIC; 
  signal N21626 : STD_LOGIC; 
  signal N21628 : STD_LOGIC; 
  signal N21630 : STD_LOGIC; 
  signal N21632 : STD_LOGIC; 
  signal N21636 : STD_LOGIC; 
  signal N21638 : STD_LOGIC; 
  signal N21640 : STD_LOGIC; 
  signal N21642 : STD_LOGIC; 
  signal N21644 : STD_LOGIC; 
  signal N21646 : STD_LOGIC; 
  signal N21648 : STD_LOGIC; 
  signal N21650 : STD_LOGIC; 
  signal N21652 : STD_LOGIC; 
  signal N21654 : STD_LOGIC; 
  signal N21656 : STD_LOGIC; 
  signal N21658 : STD_LOGIC; 
  signal N21660 : STD_LOGIC; 
  signal N21662 : STD_LOGIC; 
  signal N21664 : STD_LOGIC; 
  signal N21666 : STD_LOGIC; 
  signal N21668 : STD_LOGIC; 
  signal N21670 : STD_LOGIC; 
  signal N21672 : STD_LOGIC; 
  signal N21674 : STD_LOGIC; 
  signal N21676 : STD_LOGIC; 
  signal N21678 : STD_LOGIC; 
  signal N21680 : STD_LOGIC; 
  signal N21682 : STD_LOGIC; 
  signal N21684 : STD_LOGIC; 
  signal N21686 : STD_LOGIC; 
  signal N21688 : STD_LOGIC; 
  signal N21690 : STD_LOGIC; 
  signal N21692 : STD_LOGIC; 
  signal N21694 : STD_LOGIC; 
  signal N21696 : STD_LOGIC; 
  signal N21698 : STD_LOGIC; 
  signal N21700 : STD_LOGIC; 
  signal N21702 : STD_LOGIC; 
  signal N21704 : STD_LOGIC; 
  signal N21706 : STD_LOGIC; 
  signal N21708 : STD_LOGIC; 
  signal N21710 : STD_LOGIC; 
  signal N21712 : STD_LOGIC; 
  signal N21714 : STD_LOGIC; 
  signal N21716 : STD_LOGIC; 
  signal N21718 : STD_LOGIC; 
  signal N21720 : STD_LOGIC; 
  signal N21722 : STD_LOGIC; 
  signal N21724 : STD_LOGIC; 
  signal N21726 : STD_LOGIC; 
  signal N21728 : STD_LOGIC; 
  signal N21730 : STD_LOGIC; 
  signal N21732 : STD_LOGIC; 
  signal N21734 : STD_LOGIC; 
  signal N21736 : STD_LOGIC; 
  signal N21738 : STD_LOGIC; 
  signal N21740 : STD_LOGIC; 
  signal N21742 : STD_LOGIC; 
  signal N21744 : STD_LOGIC; 
  signal N21746 : STD_LOGIC; 
  signal N21748 : STD_LOGIC; 
  signal N21750 : STD_LOGIC; 
  signal N21752 : STD_LOGIC; 
  signal N21754 : STD_LOGIC; 
  signal N21756 : STD_LOGIC; 
  signal N21758 : STD_LOGIC; 
  signal N21760 : STD_LOGIC; 
  signal N21766 : STD_LOGIC; 
  signal N21770 : STD_LOGIC; 
  signal N21772 : STD_LOGIC; 
  signal N21774 : STD_LOGIC; 
  signal N21776 : STD_LOGIC; 
  signal N21778 : STD_LOGIC; 
  signal N21780 : STD_LOGIC; 
  signal N21784 : STD_LOGIC; 
  signal N21786 : STD_LOGIC; 
  signal N21788 : STD_LOGIC; 
  signal N21790 : STD_LOGIC; 
  signal N21794 : STD_LOGIC; 
  signal N21796 : STD_LOGIC; 
  signal N21798 : STD_LOGIC; 
  signal N21800 : STD_LOGIC; 
  signal N21802 : STD_LOGIC; 
  signal N21804 : STD_LOGIC; 
  signal N21806 : STD_LOGIC; 
  signal N21808 : STD_LOGIC; 
  signal N21810 : STD_LOGIC; 
  signal N21812 : STD_LOGIC; 
  signal N21814 : STD_LOGIC; 
  signal N21816 : STD_LOGIC; 
  signal N21818 : STD_LOGIC; 
  signal N21820 : STD_LOGIC; 
  signal N21822 : STD_LOGIC; 
  signal N21824 : STD_LOGIC; 
  signal N21826 : STD_LOGIC; 
  signal N21828 : STD_LOGIC; 
  signal N21830 : STD_LOGIC; 
  signal N21832 : STD_LOGIC; 
  signal N21834 : STD_LOGIC; 
  signal N21836 : STD_LOGIC; 
  signal N21838 : STD_LOGIC; 
  signal N21840 : STD_LOGIC; 
  signal N21842 : STD_LOGIC; 
  signal N21844 : STD_LOGIC; 
  signal N21846 : STD_LOGIC; 
  signal N21848 : STD_LOGIC; 
  signal N21852 : STD_LOGIC; 
  signal N21854 : STD_LOGIC; 
  signal N21856 : STD_LOGIC; 
  signal N21858 : STD_LOGIC; 
  signal N21860 : STD_LOGIC; 
  signal N21862 : STD_LOGIC; 
  signal N21864 : STD_LOGIC; 
  signal N21866 : STD_LOGIC; 
  signal N21868 : STD_LOGIC; 
  signal N21870 : STD_LOGIC; 
  signal N21872 : STD_LOGIC; 
  signal N21874 : STD_LOGIC; 
  signal N21876 : STD_LOGIC; 
  signal N21878 : STD_LOGIC; 
  signal N21880 : STD_LOGIC; 
  signal N21884 : STD_LOGIC; 
  signal N21886 : STD_LOGIC; 
  signal N21888 : STD_LOGIC; 
  signal N21890 : STD_LOGIC; 
  signal N21894 : STD_LOGIC; 
  signal N21896 : STD_LOGIC; 
  signal N21898 : STD_LOGIC; 
  signal N21905 : STD_LOGIC; 
  signal N21908 : STD_LOGIC; 
  signal N21911 : STD_LOGIC; 
  signal N21915 : STD_LOGIC; 
  signal N21925 : STD_LOGIC; 
  signal N21927 : STD_LOGIC; 
  signal N21939 : STD_LOGIC; 
  signal N21941 : STD_LOGIC; 
  signal N21943 : STD_LOGIC; 
  signal N21945 : STD_LOGIC; 
  signal N21947 : STD_LOGIC; 
  signal N21949 : STD_LOGIC; 
  signal N21953 : STD_LOGIC; 
  signal N21957 : STD_LOGIC; 
  signal N21961 : STD_LOGIC; 
  signal N21963 : STD_LOGIC; 
  signal N21965 : STD_LOGIC; 
  signal N21967 : STD_LOGIC; 
  signal N21971 : STD_LOGIC; 
  signal N21973 : STD_LOGIC; 
  signal N21978 : STD_LOGIC; 
  signal N21981 : STD_LOGIC; 
  signal N21983 : STD_LOGIC; 
  signal N21985 : STD_LOGIC; 
  signal N21990 : STD_LOGIC; 
  signal N21992 : STD_LOGIC; 
  signal N21994 : STD_LOGIC; 
  signal N21996 : STD_LOGIC; 
  signal N21998 : STD_LOGIC; 
  signal N22000 : STD_LOGIC; 
  signal N22002 : STD_LOGIC; 
  signal N22004 : STD_LOGIC; 
  signal N22008 : STD_LOGIC; 
  signal N22010 : STD_LOGIC; 
  signal N22014 : STD_LOGIC; 
  signal N22016 : STD_LOGIC; 
  signal N22018 : STD_LOGIC; 
  signal N22020 : STD_LOGIC; 
  signal N22022 : STD_LOGIC; 
  signal N22024 : STD_LOGIC; 
  signal N22026 : STD_LOGIC; 
  signal N22028 : STD_LOGIC; 
  signal N22030 : STD_LOGIC; 
  signal N22032 : STD_LOGIC; 
  signal N22037 : STD_LOGIC; 
  signal N22039 : STD_LOGIC; 
  signal N22041 : STD_LOGIC; 
  signal N22043 : STD_LOGIC; 
  signal N22045 : STD_LOGIC; 
  signal N22047 : STD_LOGIC; 
  signal N22049 : STD_LOGIC; 
  signal N22051 : STD_LOGIC; 
  signal N22053 : STD_LOGIC; 
  signal N22055 : STD_LOGIC; 
  signal N22057 : STD_LOGIC; 
  signal N22059 : STD_LOGIC; 
  signal N22061 : STD_LOGIC; 
  signal N22063 : STD_LOGIC; 
  signal N22065 : STD_LOGIC; 
  signal N22069 : STD_LOGIC; 
  signal N22071 : STD_LOGIC; 
  signal N22073 : STD_LOGIC; 
  signal N22075 : STD_LOGIC; 
  signal N22077 : STD_LOGIC; 
  signal N22081 : STD_LOGIC; 
  signal N22083 : STD_LOGIC; 
  signal N22087 : STD_LOGIC; 
  signal N22091 : STD_LOGIC; 
  signal N22095 : STD_LOGIC; 
  signal N22099 : STD_LOGIC; 
  signal N22101 : STD_LOGIC; 
  signal N22103 : STD_LOGIC; 
  signal N22107 : STD_LOGIC; 
  signal N22109 : STD_LOGIC; 
  signal N22111 : STD_LOGIC; 
  signal N22115 : STD_LOGIC; 
  signal N22117 : STD_LOGIC; 
  signal N22119 : STD_LOGIC; 
  signal N22121 : STD_LOGIC; 
  signal N22123 : STD_LOGIC; 
  signal N22125 : STD_LOGIC; 
  signal N22127 : STD_LOGIC; 
  signal N22129 : STD_LOGIC; 
  signal N22131 : STD_LOGIC; 
  signal N22133 : STD_LOGIC; 
  signal N22135 : STD_LOGIC; 
  signal N22137 : STD_LOGIC; 
  signal N22139 : STD_LOGIC; 
  signal N22141 : STD_LOGIC; 
  signal N22143 : STD_LOGIC; 
  signal N22145 : STD_LOGIC; 
  signal N22147 : STD_LOGIC; 
  signal N22149 : STD_LOGIC; 
  signal N22151 : STD_LOGIC; 
  signal N22153 : STD_LOGIC; 
  signal N22155 : STD_LOGIC; 
  signal N22157 : STD_LOGIC; 
  signal N22159 : STD_LOGIC; 
  signal N22161 : STD_LOGIC; 
  signal N22163 : STD_LOGIC; 
  signal N22165 : STD_LOGIC; 
  signal N22167 : STD_LOGIC; 
  signal N22169 : STD_LOGIC; 
  signal N22171 : STD_LOGIC; 
  signal N22173 : STD_LOGIC; 
  signal N22175 : STD_LOGIC; 
  signal N22177 : STD_LOGIC; 
  signal N22179 : STD_LOGIC; 
  signal N22181 : STD_LOGIC; 
  signal N22183 : STD_LOGIC; 
  signal N22185 : STD_LOGIC; 
  signal N22187 : STD_LOGIC; 
  signal N22189 : STD_LOGIC; 
  signal N22191 : STD_LOGIC; 
  signal N22193 : STD_LOGIC; 
  signal N22195 : STD_LOGIC; 
  signal N22197 : STD_LOGIC; 
  signal N22199 : STD_LOGIC; 
  signal N22201 : STD_LOGIC; 
  signal N22203 : STD_LOGIC; 
  signal N22205 : STD_LOGIC; 
  signal N22207 : STD_LOGIC; 
  signal N22209 : STD_LOGIC; 
  signal N22211 : STD_LOGIC; 
  signal N22213 : STD_LOGIC; 
  signal N22215 : STD_LOGIC; 
  signal N22217 : STD_LOGIC; 
  signal N22219 : STD_LOGIC; 
  signal N22221 : STD_LOGIC; 
  signal N22223 : STD_LOGIC; 
  signal N22225 : STD_LOGIC; 
  signal N22227 : STD_LOGIC; 
  signal N22229 : STD_LOGIC; 
  signal N22231 : STD_LOGIC; 
  signal N22233 : STD_LOGIC; 
  signal N22235 : STD_LOGIC; 
  signal N22237 : STD_LOGIC; 
  signal N22239 : STD_LOGIC; 
  signal N22241 : STD_LOGIC; 
  signal N22243 : STD_LOGIC; 
  signal N22245 : STD_LOGIC; 
  signal N22247 : STD_LOGIC; 
  signal N22249 : STD_LOGIC; 
  signal N22251 : STD_LOGIC; 
  signal N22253 : STD_LOGIC; 
  signal N22257 : STD_LOGIC; 
  signal N22259 : STD_LOGIC; 
  signal N22261 : STD_LOGIC; 
  signal N22263 : STD_LOGIC; 
  signal N22265 : STD_LOGIC; 
  signal N22267 : STD_LOGIC; 
  signal N22269 : STD_LOGIC; 
  signal N22271 : STD_LOGIC; 
  signal N22273 : STD_LOGIC; 
  signal N22275 : STD_LOGIC; 
  signal N22277 : STD_LOGIC; 
  signal N22279 : STD_LOGIC; 
  signal N22281 : STD_LOGIC; 
  signal N22283 : STD_LOGIC; 
  signal N22285 : STD_LOGIC; 
  signal N22288 : STD_LOGIC; 
  signal N22290 : STD_LOGIC; 
  signal N22294 : STD_LOGIC; 
  signal N22296 : STD_LOGIC; 
  signal N22298 : STD_LOGIC; 
  signal N22300 : STD_LOGIC; 
  signal N22302 : STD_LOGIC; 
  signal N22304 : STD_LOGIC; 
  signal N22306 : STD_LOGIC; 
  signal N22308 : STD_LOGIC; 
  signal N22324 : STD_LOGIC; 
  signal N22326 : STD_LOGIC; 
  signal N22331 : STD_LOGIC; 
  signal N22333 : STD_LOGIC; 
  signal N22337 : STD_LOGIC; 
  signal N22339 : STD_LOGIC; 
  signal N22343 : STD_LOGIC; 
  signal N22345 : STD_LOGIC; 
  signal N22347 : STD_LOGIC; 
  signal N22349 : STD_LOGIC; 
  signal N22351 : STD_LOGIC; 
  signal N22353 : STD_LOGIC; 
  signal N22355 : STD_LOGIC; 
  signal N22357 : STD_LOGIC; 
  signal N22359 : STD_LOGIC; 
  signal N22361 : STD_LOGIC; 
  signal N22363 : STD_LOGIC; 
  signal N22365 : STD_LOGIC; 
  signal N22367 : STD_LOGIC; 
  signal N22371 : STD_LOGIC; 
  signal N22373 : STD_LOGIC; 
  signal N22375 : STD_LOGIC; 
  signal N22377 : STD_LOGIC; 
  signal N22383 : STD_LOGIC; 
  signal N22385 : STD_LOGIC; 
  signal N22389 : STD_LOGIC; 
  signal N22391 : STD_LOGIC; 
  signal N22395 : STD_LOGIC; 
  signal N22399 : STD_LOGIC; 
  signal N22401 : STD_LOGIC; 
  signal N22403 : STD_LOGIC; 
  signal N22405 : STD_LOGIC; 
  signal N22407 : STD_LOGIC; 
  signal N22409 : STD_LOGIC; 
  signal N22411 : STD_LOGIC; 
  signal N22413 : STD_LOGIC; 
  signal N22415 : STD_LOGIC; 
  signal N22417 : STD_LOGIC; 
  signal N22419 : STD_LOGIC; 
  signal N22421 : STD_LOGIC; 
  signal N22423 : STD_LOGIC; 
  signal N22425 : STD_LOGIC; 
  signal N22427 : STD_LOGIC; 
  signal N22429 : STD_LOGIC; 
  signal N22431 : STD_LOGIC; 
  signal N22433 : STD_LOGIC; 
  signal N22435 : STD_LOGIC; 
  signal N22437 : STD_LOGIC; 
  signal N22439 : STD_LOGIC; 
  signal N22441 : STD_LOGIC; 
  signal N22443 : STD_LOGIC; 
  signal N22445 : STD_LOGIC; 
  signal N22447 : STD_LOGIC; 
  signal N22449 : STD_LOGIC; 
  signal N22451 : STD_LOGIC; 
  signal N22453 : STD_LOGIC; 
  signal N22455 : STD_LOGIC; 
  signal N22457 : STD_LOGIC; 
  signal N22459 : STD_LOGIC; 
  signal N22461 : STD_LOGIC; 
  signal N22463 : STD_LOGIC; 
  signal N22465 : STD_LOGIC; 
  signal N22467 : STD_LOGIC; 
  signal N22469 : STD_LOGIC; 
  signal N22471 : STD_LOGIC; 
  signal N22473 : STD_LOGIC; 
  signal N22475 : STD_LOGIC; 
  signal N22477 : STD_LOGIC; 
  signal N22479 : STD_LOGIC; 
  signal N22481 : STD_LOGIC; 
  signal N22483 : STD_LOGIC; 
  signal N22487 : STD_LOGIC; 
  signal N22491 : STD_LOGIC; 
  signal N22495 : STD_LOGIC; 
  signal N22497 : STD_LOGIC; 
  signal N22499 : STD_LOGIC; 
  signal N22501 : STD_LOGIC; 
  signal N22503 : STD_LOGIC; 
  signal N22505 : STD_LOGIC; 
  signal N22507 : STD_LOGIC; 
  signal N22509 : STD_LOGIC; 
  signal N22511 : STD_LOGIC; 
  signal N22513 : STD_LOGIC; 
  signal N22515 : STD_LOGIC; 
  signal N22517 : STD_LOGIC; 
  signal N22519 : STD_LOGIC; 
  signal N22521 : STD_LOGIC; 
  signal N22523 : STD_LOGIC; 
  signal N22525 : STD_LOGIC; 
  signal N22527 : STD_LOGIC; 
  signal N22529 : STD_LOGIC; 
  signal N22531 : STD_LOGIC; 
  signal N22533 : STD_LOGIC; 
  signal N22535 : STD_LOGIC; 
  signal N22537 : STD_LOGIC; 
  signal N22539 : STD_LOGIC; 
  signal N22541 : STD_LOGIC; 
  signal N22543 : STD_LOGIC; 
  signal N22550 : STD_LOGIC; 
  signal N22552 : STD_LOGIC; 
  signal N22554 : STD_LOGIC; 
  signal N22556 : STD_LOGIC; 
  signal N22557 : STD_LOGIC; 
  signal N22559 : STD_LOGIC; 
  signal N22561 : STD_LOGIC; 
  signal N22563 : STD_LOGIC; 
  signal N22569 : STD_LOGIC; 
  signal N22571 : STD_LOGIC; 
  signal N22577 : STD_LOGIC; 
  signal N22579 : STD_LOGIC; 
  signal N22581 : STD_LOGIC; 
  signal N22583 : STD_LOGIC; 
  signal N22589 : STD_LOGIC; 
  signal N22591 : STD_LOGIC; 
  signal N22593 : STD_LOGIC; 
  signal N22595 : STD_LOGIC; 
  signal N22597 : STD_LOGIC; 
  signal N22599 : STD_LOGIC; 
  signal N22601 : STD_LOGIC; 
  signal N22605 : STD_LOGIC; 
  signal N22607 : STD_LOGIC; 
  signal N22612 : STD_LOGIC; 
  signal N22613 : STD_LOGIC; 
  signal N22615 : STD_LOGIC; 
  signal N22620 : STD_LOGIC; 
  signal N22622 : STD_LOGIC; 
  signal N22623 : STD_LOGIC; 
  signal N22625 : STD_LOGIC; 
  signal N22627 : STD_LOGIC; 
  signal N22629 : STD_LOGIC; 
  signal N22631 : STD_LOGIC; 
  signal N22636 : STD_LOGIC; 
  signal N22644 : STD_LOGIC; 
  signal N22645 : STD_LOGIC; 
  signal N22646 : STD_LOGIC; 
  signal N22647 : STD_LOGIC; 
  signal N22648 : STD_LOGIC; 
  signal N22649 : STD_LOGIC; 
  signal N22650 : STD_LOGIC; 
  signal N22651 : STD_LOGIC; 
  signal N22652 : STD_LOGIC; 
  signal N22653 : STD_LOGIC; 
  signal N22654 : STD_LOGIC; 
  signal N22655 : STD_LOGIC; 
  signal N22656 : STD_LOGIC; 
  signal N22657 : STD_LOGIC; 
  signal N22658 : STD_LOGIC; 
  signal N22659 : STD_LOGIC; 
  signal N22660 : STD_LOGIC; 
  signal N22661 : STD_LOGIC; 
  signal N22662 : STD_LOGIC; 
  signal N22663 : STD_LOGIC; 
  signal N22664 : STD_LOGIC; 
  signal N22665 : STD_LOGIC; 
  signal N22666 : STD_LOGIC; 
  signal N22667 : STD_LOGIC; 
  signal N22668 : STD_LOGIC; 
  signal N22669 : STD_LOGIC; 
  signal N22670 : STD_LOGIC; 
  signal N22671 : STD_LOGIC; 
  signal N22672 : STD_LOGIC; 
  signal N22673 : STD_LOGIC; 
  signal N22674 : STD_LOGIC; 
  signal N22675 : STD_LOGIC; 
  signal N22676 : STD_LOGIC; 
  signal N22677 : STD_LOGIC; 
  signal N22678 : STD_LOGIC; 
  signal N22679 : STD_LOGIC; 
  signal N22680 : STD_LOGIC; 
  signal N22681 : STD_LOGIC; 
  signal N22682 : STD_LOGIC; 
  signal N22683 : STD_LOGIC; 
  signal N22684 : STD_LOGIC; 
  signal N22685 : STD_LOGIC; 
  signal N22686 : STD_LOGIC; 
  signal N22687 : STD_LOGIC; 
  signal N22688 : STD_LOGIC; 
  signal N22689 : STD_LOGIC; 
  signal N22690 : STD_LOGIC; 
  signal N22691 : STD_LOGIC; 
  signal N22692 : STD_LOGIC; 
  signal N22693 : STD_LOGIC; 
  signal N22694 : STD_LOGIC; 
  signal N22695 : STD_LOGIC; 
  signal N22696 : STD_LOGIC; 
  signal N22697 : STD_LOGIC; 
  signal N22698 : STD_LOGIC; 
  signal N22699 : STD_LOGIC; 
  signal N22700 : STD_LOGIC; 
  signal N22701 : STD_LOGIC; 
  signal N22702 : STD_LOGIC; 
  signal N22703 : STD_LOGIC; 
  signal N22704 : STD_LOGIC; 
  signal N22705 : STD_LOGIC; 
  signal N22706 : STD_LOGIC; 
  signal N22707 : STD_LOGIC; 
  signal N22708 : STD_LOGIC; 
  signal N22709 : STD_LOGIC; 
  signal N22710 : STD_LOGIC; 
  signal N22711 : STD_LOGIC; 
  signal N22712 : STD_LOGIC; 
  signal N22713 : STD_LOGIC; 
  signal N22714 : STD_LOGIC; 
  signal N22715 : STD_LOGIC; 
  signal N22716 : STD_LOGIC; 
  signal N22717 : STD_LOGIC; 
  signal N22718 : STD_LOGIC; 
  signal N22719 : STD_LOGIC; 
  signal N22720 : STD_LOGIC; 
  signal N22721 : STD_LOGIC; 
  signal N22722 : STD_LOGIC; 
  signal N22723 : STD_LOGIC; 
  signal N22724 : STD_LOGIC; 
  signal N22725 : STD_LOGIC; 
  signal N22726 : STD_LOGIC; 
  signal N22727 : STD_LOGIC; 
  signal N22728 : STD_LOGIC; 
  signal N22729 : STD_LOGIC; 
  signal N22730 : STD_LOGIC; 
  signal N22731 : STD_LOGIC; 
  signal N22732 : STD_LOGIC; 
  signal N22733 : STD_LOGIC; 
  signal N22734 : STD_LOGIC; 
  signal N22735 : STD_LOGIC; 
  signal N22736 : STD_LOGIC; 
  signal N22737 : STD_LOGIC; 
  signal N22738 : STD_LOGIC; 
  signal N22739 : STD_LOGIC; 
  signal N22740 : STD_LOGIC; 
  signal N22741 : STD_LOGIC; 
  signal N22742 : STD_LOGIC; 
  signal N22743 : STD_LOGIC; 
  signal N22744 : STD_LOGIC; 
  signal N22745 : STD_LOGIC; 
  signal N22746 : STD_LOGIC; 
  signal N22747 : STD_LOGIC; 
  signal N22748 : STD_LOGIC; 
  signal N22749 : STD_LOGIC; 
  signal N22750 : STD_LOGIC; 
  signal N22751 : STD_LOGIC; 
  signal N22752 : STD_LOGIC; 
  signal N22753 : STD_LOGIC; 
  signal N22754 : STD_LOGIC; 
  signal N22755 : STD_LOGIC; 
  signal N22756 : STD_LOGIC; 
  signal N22757 : STD_LOGIC; 
  signal N22758 : STD_LOGIC; 
  signal N22759 : STD_LOGIC; 
  signal N22760 : STD_LOGIC; 
  signal N22761 : STD_LOGIC; 
  signal N22762 : STD_LOGIC; 
  signal N22763 : STD_LOGIC; 
  signal N22764 : STD_LOGIC; 
  signal N22765 : STD_LOGIC; 
  signal N22766 : STD_LOGIC; 
  signal N22767 : STD_LOGIC; 
  signal N22768 : STD_LOGIC; 
  signal N22769 : STD_LOGIC; 
  signal N22770 : STD_LOGIC; 
  signal N22771 : STD_LOGIC; 
  signal N22772 : STD_LOGIC; 
  signal N22773 : STD_LOGIC; 
  signal N22774 : STD_LOGIC; 
  signal N22775 : STD_LOGIC; 
  signal N22776 : STD_LOGIC; 
  signal N22777 : STD_LOGIC; 
  signal N22778 : STD_LOGIC; 
  signal N22779 : STD_LOGIC; 
  signal N22780 : STD_LOGIC; 
  signal N22781 : STD_LOGIC; 
  signal N22782 : STD_LOGIC; 
  signal N22783 : STD_LOGIC; 
  signal N22784 : STD_LOGIC; 
  signal N22785 : STD_LOGIC; 
  signal N22786 : STD_LOGIC; 
  signal N22787 : STD_LOGIC; 
  signal my_vdu_char_buff_ram_dp : STD_LOGIC; 
  signal my_vdu_attr_buff_ram_dp : STD_LOGIC; 
  signal my_vdu_vdu_char_rom_dp : STD_LOGIC; 
  signal N22788 : STD_LOGIC; 
  signal N22789 : STD_LOGIC; 
  signal N22790 : STD_LOGIC; 
  signal N22791 : STD_LOGIC; 
  signal N22792 : STD_LOGIC; 
  signal N22793 : STD_LOGIC; 
  signal N22794 : STD_LOGIC; 
  signal N22797 : STD_LOGIC; 
  signal N22798 : STD_LOGIC; 
  signal N22799 : STD_LOGIC; 
  signal N22800 : STD_LOGIC; 
  signal N22801 : STD_LOGIC; 
  signal N22802 : STD_LOGIC; 
  signal N22803 : STD_LOGIC; 
  signal N22804 : STD_LOGIC; 
  signal N22805 : STD_LOGIC; 
  signal N22806 : STD_LOGIC; 
  signal N22807 : STD_LOGIC; 
  signal N22808 : STD_LOGIC; 
  signal N22809 : STD_LOGIC; 
  signal N22810 : STD_LOGIC; 
  signal N22811 : STD_LOGIC; 
  signal N22812 : STD_LOGIC; 
  signal N22813 : STD_LOGIC; 
  signal N22814 : STD_LOGIC; 
  signal N22815 : STD_LOGIC; 
  signal N22816 : STD_LOGIC; 
  signal N22817 : STD_LOGIC; 
  signal N22821 : STD_LOGIC; 
  signal N22822 : STD_LOGIC; 
  signal N22823 : STD_LOGIC; 
  signal N22824 : STD_LOGIC; 
  signal N22825 : STD_LOGIC; 
  signal N22826 : STD_LOGIC; 
  signal N22827 : STD_LOGIC; 
  signal N22828 : STD_LOGIC; 
  signal N22829 : STD_LOGIC; 
  signal N22830 : STD_LOGIC; 
  signal N22831 : STD_LOGIC; 
  signal N22832 : STD_LOGIC; 
  signal N22833 : STD_LOGIC; 
  signal N22834 : STD_LOGIC; 
  signal N22835 : STD_LOGIC; 
  signal N22836 : STD_LOGIC; 
  signal N22837 : STD_LOGIC; 
  signal N22838 : STD_LOGIC; 
  signal N22839 : STD_LOGIC; 
  signal N22840 : STD_LOGIC; 
  signal N22842 : STD_LOGIC; 
  signal N22843 : STD_LOGIC; 
  signal N22848 : STD_LOGIC; 
  signal N22849 : STD_LOGIC; 
  signal N22850 : STD_LOGIC; 
  signal N22856 : STD_LOGIC; 
  signal N22857 : STD_LOGIC; 
  signal N22865 : STD_LOGIC; 
  signal N22866 : STD_LOGIC; 
  signal N22867 : STD_LOGIC; 
  signal N22868 : STD_LOGIC; 
  signal N22869 : STD_LOGIC; 
  signal N22870 : STD_LOGIC; 
  signal N22871 : STD_LOGIC; 
  signal N22872 : STD_LOGIC; 
  signal N22873 : STD_LOGIC; 
  signal N22874 : STD_LOGIC; 
  signal N22875 : STD_LOGIC; 
  signal N22876 : STD_LOGIC; 
  signal N22877 : STD_LOGIC; 
  signal N22878 : STD_LOGIC; 
  signal N22879 : STD_LOGIC; 
  signal N22880 : STD_LOGIC; 
  signal N22881 : STD_LOGIC; 
  signal N22882 : STD_LOGIC; 
  signal N22883 : STD_LOGIC; 
  signal N22885 : STD_LOGIC; 
  signal N22886 : STD_LOGIC; 
  signal N22888 : STD_LOGIC; 
  signal N22889 : STD_LOGIC; 
  signal N22890 : STD_LOGIC; 
  signal N22891 : STD_LOGIC; 
  signal N22894 : STD_LOGIC; 
  signal N22895 : STD_LOGIC; 
  signal N22896 : STD_LOGIC; 
  signal N22900 : STD_LOGIC; 
  signal N22901 : STD_LOGIC; 
  signal N22902 : STD_LOGIC; 
  signal N22903 : STD_LOGIC; 
  signal N22904 : STD_LOGIC; 
  signal N22905 : STD_LOGIC; 
  signal N22908 : STD_LOGIC; 
  signal N22909 : STD_LOGIC; 
  signal N22910 : STD_LOGIC; 
  signal N22911 : STD_LOGIC; 
  signal N22912 : STD_LOGIC; 
  signal N22913 : STD_LOGIC; 
  signal N22914 : STD_LOGIC; 
  signal N22915 : STD_LOGIC; 
  signal N22916 : STD_LOGIC; 
  signal N22917 : STD_LOGIC; 
  signal N22920 : STD_LOGIC; 
  signal N22921 : STD_LOGIC; 
  signal N22922 : STD_LOGIC; 
  signal N22923 : STD_LOGIC; 
  signal N22924 : STD_LOGIC; 
  signal N22925 : STD_LOGIC; 
  signal N22926 : STD_LOGIC; 
  signal N22927 : STD_LOGIC; 
  signal N22928 : STD_LOGIC; 
  signal N22929 : STD_LOGIC; 
  signal N22932 : STD_LOGIC; 
  signal N22933 : STD_LOGIC; 
  signal N22934 : STD_LOGIC; 
  signal N22935 : STD_LOGIC; 
  signal N22943 : STD_LOGIC; 
  signal N22944 : STD_LOGIC; 
  signal N22946 : STD_LOGIC; 
  signal N22947 : STD_LOGIC; 
  signal N22949 : STD_LOGIC; 
  signal N22950 : STD_LOGIC; 
  signal N22952 : STD_LOGIC; 
  signal N22953 : STD_LOGIC; 
  signal N22955 : STD_LOGIC; 
  signal N22956 : STD_LOGIC; 
  signal N22957 : STD_LOGIC; 
  signal N22958 : STD_LOGIC; 
  signal N22959 : STD_LOGIC; 
  signal N22960 : STD_LOGIC; 
  signal N22967 : STD_LOGIC; 
  signal N22968 : STD_LOGIC; 
  signal N22972 : STD_LOGIC; 
  signal N22977 : STD_LOGIC; 
  signal N22978 : STD_LOGIC; 
  signal N22979 : STD_LOGIC; 
  signal N22980 : STD_LOGIC; 
  signal N22981 : STD_LOGIC; 
  signal N22982 : STD_LOGIC; 
  signal N22983 : STD_LOGIC; 
  signal N22984 : STD_LOGIC; 
  signal N22985 : STD_LOGIC; 
  signal N22986 : STD_LOGIC; 
  signal N22987 : STD_LOGIC; 
  signal N22988 : STD_LOGIC; 
  signal N22989 : STD_LOGIC; 
  signal N22990 : STD_LOGIC; 
  signal N22991 : STD_LOGIC; 
  signal N22992 : STD_LOGIC; 
  signal N22993 : STD_LOGIC; 
  signal N22994 : STD_LOGIC; 
  signal N22995 : STD_LOGIC; 
  signal N22996 : STD_LOGIC; 
  signal N22997 : STD_LOGIC; 
  signal N22998 : STD_LOGIC; 
  signal N22999 : STD_LOGIC; 
  signal N23000 : STD_LOGIC; 
  signal N23001 : STD_LOGIC; 
  signal N23002 : STD_LOGIC; 
  signal N23003 : STD_LOGIC; 
  signal N23004 : STD_LOGIC; 
  signal N23005 : STD_LOGIC; 
  signal N23006 : STD_LOGIC; 
  signal N23007 : STD_LOGIC; 
  signal N23008 : STD_LOGIC; 
  signal N23009 : STD_LOGIC; 
  signal N23011 : STD_LOGIC; 
  signal N23012 : STD_LOGIC; 
  signal N23013 : STD_LOGIC; 
  signal N23014 : STD_LOGIC; 
  signal N23015 : STD_LOGIC; 
  signal N23016 : STD_LOGIC; 
  signal N23018 : STD_LOGIC; 
  signal N23019 : STD_LOGIC; 
  signal N23020 : STD_LOGIC; 
  signal N23021 : STD_LOGIC; 
  signal N23022 : STD_LOGIC; 
  signal N23023 : STD_LOGIC; 
  signal N23024 : STD_LOGIC; 
  signal N23025 : STD_LOGIC; 
  signal N23026 : STD_LOGIC; 
  signal N23027 : STD_LOGIC; 
  signal N23028 : STD_LOGIC; 
  signal N23029 : STD_LOGIC; 
  signal N23030 : STD_LOGIC; 
  signal N23031 : STD_LOGIC; 
  signal N23032 : STD_LOGIC; 
  signal N23033 : STD_LOGIC; 
  signal N23034 : STD_LOGIC; 
  signal N23035 : STD_LOGIC; 
  signal N23036 : STD_LOGIC; 
  signal N23037 : STD_LOGIC; 
  signal N23038 : STD_LOGIC; 
  signal N23039 : STD_LOGIC; 
  signal N23040 : STD_LOGIC; 
  signal N23041 : STD_LOGIC; 
  signal N23042 : STD_LOGIC; 
  signal N23043 : STD_LOGIC; 
  signal N23044 : STD_LOGIC; 
  signal N23045 : STD_LOGIC; 
  signal N23046 : STD_LOGIC; 
  signal N23047 : STD_LOGIC; 
  signal N23048 : STD_LOGIC; 
  signal N23049 : STD_LOGIC; 
  signal N23050 : STD_LOGIC; 
  signal N23051 : STD_LOGIC; 
  signal N23052 : STD_LOGIC; 
  signal N23053 : STD_LOGIC; 
  signal N23054 : STD_LOGIC; 
  signal N23055 : STD_LOGIC; 
  signal N23056 : STD_LOGIC; 
  signal N23057 : STD_LOGIC; 
  signal N23058 : STD_LOGIC; 
  signal N23059 : STD_LOGIC; 
  signal N23060 : STD_LOGIC; 
  signal N23061 : STD_LOGIC; 
  signal N23062 : STD_LOGIC; 
  signal N23063 : STD_LOGIC; 
  signal N23064 : STD_LOGIC; 
  signal N23065 : STD_LOGIC; 
  signal N23066 : STD_LOGIC; 
  signal N23067 : STD_LOGIC; 
  signal N23068 : STD_LOGIC; 
  signal N23069 : STD_LOGIC; 
  signal N23070 : STD_LOGIC; 
  signal N23071 : STD_LOGIC; 
  signal N23072 : STD_LOGIC; 
  signal N23073 : STD_LOGIC; 
  signal N23074 : STD_LOGIC; 
  signal N23075 : STD_LOGIC; 
  signal N23076 : STD_LOGIC; 
  signal N23077 : STD_LOGIC; 
  signal N23078 : STD_LOGIC; 
  signal N23079 : STD_LOGIC; 
  signal N23080 : STD_LOGIC; 
  signal N23081 : STD_LOGIC; 
  signal N23082 : STD_LOGIC; 
  signal N23083 : STD_LOGIC; 
  signal N23084 : STD_LOGIC; 
  signal N23085 : STD_LOGIC; 
  signal N23086 : STD_LOGIC; 
  signal N23087 : STD_LOGIC; 
  signal N23088 : STD_LOGIC; 
  signal N23089 : STD_LOGIC; 
  signal N23090 : STD_LOGIC; 
  signal N23091 : STD_LOGIC; 
  signal N23092 : STD_LOGIC; 
  signal N23093 : STD_LOGIC; 
  signal N23094 : STD_LOGIC; 
  signal N23095 : STD_LOGIC; 
  signal N23096 : STD_LOGIC; 
  signal N23097 : STD_LOGIC; 
  signal N23098 : STD_LOGIC; 
  signal N23099 : STD_LOGIC; 
  signal N23100 : STD_LOGIC; 
  signal N23101 : STD_LOGIC; 
  signal N23102 : STD_LOGIC; 
  signal N23104 : STD_LOGIC; 
  signal N23105 : STD_LOGIC; 
  signal N23107 : STD_LOGIC; 
  signal N23108 : STD_LOGIC; 
  signal N23109 : STD_LOGIC; 
  signal N23110 : STD_LOGIC; 
  signal N23111 : STD_LOGIC; 
  signal N23112 : STD_LOGIC; 
  signal N23113 : STD_LOGIC; 
  signal N23116 : STD_LOGIC; 
  signal N23117 : STD_LOGIC; 
  signal N23120 : STD_LOGIC; 
  signal N23121 : STD_LOGIC; 
  signal N23122 : STD_LOGIC; 
  signal N23123 : STD_LOGIC; 
  signal N23127 : STD_LOGIC; 
  signal N23128 : STD_LOGIC; 
  signal N23129 : STD_LOGIC; 
  signal N23130 : STD_LOGIC; 
  signal N23131 : STD_LOGIC; 
  signal N23132 : STD_LOGIC; 
  signal N23133 : STD_LOGIC; 
  signal N23134 : STD_LOGIC; 
  signal N23135 : STD_LOGIC; 
  signal N23136 : STD_LOGIC; 
  signal N23159 : STD_LOGIC; 
  signal N23165 : STD_LOGIC; 
  signal N23166 : STD_LOGIC; 
  signal N23170 : STD_LOGIC; 
  signal N23171 : STD_LOGIC; 
  signal N23177 : STD_LOGIC; 
  signal N23178 : STD_LOGIC; 
  signal N23179 : STD_LOGIC; 
  signal N23197 : STD_LOGIC; 
  signal N23202 : STD_LOGIC; 
  signal N23203 : STD_LOGIC; 
  signal N23206 : STD_LOGIC; 
  signal N23208 : STD_LOGIC; 
  signal N23209 : STD_LOGIC; 
  signal N23211 : STD_LOGIC; 
  signal N23212 : STD_LOGIC; 
  signal N23213 : STD_LOGIC; 
  signal N23214 : STD_LOGIC; 
  signal N23219 : STD_LOGIC; 
  signal N23220 : STD_LOGIC; 
  signal N23222 : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_CLK90_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_CLK180_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_CLK270_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_CLK2X_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_CLK2X180_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_CLKDV_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_CLKFX_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_CLKFX180_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_PSDONE_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_CLK90_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_CLK180_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_CLK270_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_CLK2X_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_CLK2X180_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_CLKDV_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_CLKFX180_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_PSDONE_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem5_DOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem7_DO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem3_DOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem2_DO_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem2_DO_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem2_DOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem4_DOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem_DO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem1_DO_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem1_DO_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem1_DO_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_my_cpu_inst_Mram_mem1_DO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DO_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DO_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DO_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DO_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DOP_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DOP_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DOP_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DOP_0_UNCONNECTED : STD_LOGIC; 
  signal led_reg : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal joystick : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal blink_count : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal cpu_addr : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal cpu_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal cpu_data_in : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal secd_ram_addr_hi : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_state_reg : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal my_secd_ram_dout8 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal rom_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal user_ram_dout : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_secd_ram_read32_buf : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_ram_out : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_mar : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_data_bus : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal make_secd_my_secd_system_flags : STD_LOGIC_VECTOR ( 6 downto 3 ); 
  signal make_secd_my_secd_system_my_datapath_arg : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal make_secd_my_secd_system_write_sel : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal make_secd_my_secd_system_alu_sel : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal make_secd_my_secd_system_read_sel : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Result : STD_LOGIC_VECTOR ( 25 downto 0 ); 
  signal baud_count : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal Mcount_blink_count_cy : STD_LOGIC_VECTOR ( 24 downto 0 ); 
  signal my_secd_ram_state : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_secd_ram_next_state_mux0003 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_secd_ram_next_state : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_keyboard_my_ps2_keyboard_interface_ascii : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001 : STD_LOGIC_VECTOR ( 7 downto 5 ); 
  signal my_keyboard_my_ps2_keyboard_interface_q_mux0000 : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal my_keyboard_my_ps2_keyboard_interface_q : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal my_keyboard_my_ps2_keyboard_interface_timer_60usec_count : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal my_keyboard_my_ps2_keyboard_interface_Result : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal my_keyboard_my_ps2_keyboard_interface_timer_5usec_count : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal my_keyboard_my_ps2_keyboard_interface_bit_count : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal my_keyboard_kbd_tx_data : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_keyboard_my_ps2_keyboard_interface_rx_ascii : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_keyboard_kbd_ctrl : STD_LOGIC_VECTOR ( 7 downto 6 ); 
  signal my_keyboard_my_ps2_keyboard_interface_Mxor_tx_parity_bit_xor0000_xo : STD_LOGIC_VECTOR ( 5 downto 4 ); 
  signal my_secd_ram_ram_out_mux : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal my_cpu_Maddsub_out_alu_addsub0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal my_cpu_Madd_pc_add0000_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal my_cpu_Maddsub_out_alu_addsub0001_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal my_cpu_op_code : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_pc_add0000 : STD_LOGIC_VECTOR ( 15 downto 1 ); 
  signal my_cpu_state : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_yreg : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_xreg : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_acca_ctrl_mux0005 : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal my_cpu_next_state_mux0049 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal my_cpu_next_state_mux0046 : STD_LOGIC_VECTOR ( 7 downto 7 ); 
  signal my_cpu_left_ctrl_mux0017 : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal my_cpu_out_alu_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_out_alu_mux0000 : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal my_cpu_out_alu_addsub0001 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_accb_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_acca_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_pre_code_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_pre_code : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_iv_mux0001 : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal my_cpu_iv : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal my_cpu_state_stack_2_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_state_stack_1_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_state_stack_0_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_dp_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_op_code_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_cc_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_out_alu : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_out_alu_addsub0000 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_ix_ctrl : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal my_cpu_md_ctrl : STD_LOGIC_VECTOR ( 5 downto 2 ); 
  signal my_cpu_accb_ctrl : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal my_cpu_up_ctrl : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal my_cpu_right : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_md : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_st_ctrl : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal my_cpu_acca_ctrl : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal my_cpu_pre_ctrl : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal my_cpu_ea_ctrl : STD_LOGIC_VECTOR ( 3 downto 2 ); 
  signal my_cpu_pc_ctrl : STD_LOGIC_VECTOR ( 5 downto 2 ); 
  signal my_cpu_dp_ctrl : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal my_cpu_next_state : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_next_state_mux0038 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_next_state_mux0051 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal my_cpu_up : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_sp : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_ea : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_pc : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_left_ctrl : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal my_cpu_left_ctrl_mux0014 : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal my_cpu_left : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_daa_reg_mux0007 : STD_LOGIC_VECTOR ( 5 downto 5 ); 
  signal my_cpu_cc_ctrl : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal my_cpu_op_ctrl : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal my_cpu_dp : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_cc : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_accb : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_acca : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_cpu_iy_ctrl : STD_LOGIC_VECTOR ( 3 downto 1 ); 
  signal my_cpu_dout_ctrl : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal my_cpu_sp_ctrl : STD_LOGIC_VECTOR ( 4 downto 2 ); 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy : STD_LOGIC_VECTOR ( 26 downto 17 ); 
  signal make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy : STD_LOGIC_VECTOR ( 26 downto 17 ); 
  signal make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001 : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000 : STD_LOGIC_VECTOR ( 27 downto 1 ); 
  signal make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000 : STD_LOGIC_VECTOR ( 27 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_car : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_buf1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_y1 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_free : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_x2 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_x1 : STD_LOGIC_VECTOR ( 27 downto 14 ); 
  signal make_secd_my_secd_system_my_datapath_d : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_c : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_e : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_s : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_buf2 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_alu_out : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_parent_mux0000 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_parent : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_root_mux0000 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_root : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_y2 : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal make_secd_my_secd_system_my_datapath_state_reg_mux0000 : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal my_uart_TxDev_TBuff : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_uart_TxDev_TReg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_uart_TxDev_TReg_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_uart_TxDev_DataCnt_mux0001 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal my_uart_TxDev_DataCnt : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal my_uart_TxDev_Result : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal my_uart_TxDev_TxClkCnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal my_uart_RxDev_ShtReg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_uart_RxDev_ShtReg_mux0001 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_uart_RxDev_RxState_mux0003 : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal my_uart_RxDev_RxClkCnt : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal my_uart_RxDev_RxState : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal my_uart_RxDev_Mcount_RxClkCnt_cy : STD_LOGIC_VECTOR ( 3 downto 3 ); 
  signal my_uart_TxData : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_uart_CtrlReg : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_uart_RxDev_DataOut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_sp : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_Result : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_mpc : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_mi_test : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_stack_0_mux0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_stack_1_mux0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_stack_2_mux0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_stack_3_mux0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_stack_4_mux0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_stack_5_mux0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_stack_6_mux0000 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_mpc_mux0015 : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_next_mpc : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal make_secd_my_secd_system_my_control_unit_mi_a : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal my_vdu_Msub_row1_addr_addsub0000_cy : STD_LOGIC_VECTOR ( 2 downto 1 ); 
  signal my_vdu_Mcount_blink_count_cy : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal my_vdu_Mcount_v_count_cy : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_vdu_Mcount_h_count_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal my_vdu_row_addr : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal my_vdu_row1_addr : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal my_vdu_Madd_vga_addr_add0000_cy : STD_LOGIC_VECTOR ( 9 downto 4 ); 
  signal my_vdu_Madd_row_addr_mux0001_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal my_vdu_blink_count : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal my_vdu_Result : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal my_vdu_ver_addr_add0000 : STD_LOGIC_VECTOR ( 6 downto 3 ); 
  signal my_vdu_vga_addr_add0000 : STD_LOGIC_VECTOR ( 10 downto 5 ); 
  signal my_vdu_col1_addr : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_vdu_row_addr_mux0001 : STD_LOGIC_VECTOR ( 4 downto 1 ); 
  signal my_vdu_col_addr : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_vdu_vga_addr : STD_LOGIC_VECTOR ( 10 downto 0 ); 
  signal my_vdu_vga_bg_colour : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal my_vdu_vga_fg_colour : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal my_vdu_char_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_vdu_reg_vcursor : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal my_vdu_h_count : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal my_vdu_ver_addr : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_vdu_hor_addr : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_vdu_vga_shift : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_vdu_attr_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_vdu_row1_addr_mux0001 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal my_vdu_reg_voffset_mux0000 : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal my_vdu_reg_voffset : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal my_vdu_col_addr_mux0001 : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_vdu_reg_hcursor : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_vdu_reg_colour : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_vdu_reg_character : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_vdu_vga_data_out : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal my_vdu_v_count : STD_LOGIC_VECTOR ( 8 downto 0 ); 
  signal my_cpu_left_ctrl_10_wg_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_cpu_addr_ctrl_6_wg_cy : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal my_cpu_data_out_0_wg_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_cpu_data_out_1_wg_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_cpu_data_out_2_wg_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_cpu_data_out_3_wg_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_cpu_data_out_4_wg_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_cpu_data_out_5_wg_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_cpu_data_out_6_wg_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
  signal my_cpu_data_out_7_wg_cy : STD_LOGIC_VECTOR ( 6 downto 0 ); 
begin
  XST_GND : GND
    port map (
      G => cf_cs1_OBUF_9
    );
  XST_VCC : VCC
    port map (
      P => utmi_databus16_8_OBUF_5
    );
  joystick_0 : FD
    port map (
      C => cpu_clk,
      D => joy_up_IBUF_20,
      Q => joystick(0)
    );
  joystick_1 : FD
    port map (
      C => cpu_clk,
      D => joy_right_IBUF_21,
      Q => joystick(1)
    );
  joystick_2 : FD
    port map (
      C => cpu_clk,
      D => joy_down_IBUF_3,
      Q => joystick(2)
    );
  joystick_3 : FD
    port map (
      C => cpu_clk,
      D => joy_left_IBUF_18,
      Q => joystick(3)
    );
  joystick_4 : FD
    port map (
      C => cpu_clk,
      D => joy_fire_IBUF_14,
      Q => joystick(4)
    );
  secd_stop : FDE_1
    generic map(
      INIT => '1'
    )
    port map (
      C => cpu_clk,
      CE => secd_button_and0000_24,
      D => cpu_data_out(0),
      Q => secd_stop_31
    );
  secd_button : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => secd_button_and0000_24,
      D => cpu_data_out(1),
      Q => secd_button_27
    );
  secd_ram_addr_hi_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => secd_ram_addr_hi_and0001_33,
      D => cpu_data_out(0),
      Q => secd_ram_addr_hi(0)
    );
  secd_ram_addr_hi_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => secd_ram_addr_hi_and0001_33,
      D => cpu_data_out(1),
      Q => secd_ram_addr_hi(1)
    );
  secd_ram_addr_hi_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => secd_ram_addr_hi_and0001_33,
      D => cpu_data_out(2),
      Q => secd_ram_addr_hi(2)
    );
  secd_ram_addr_hi_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => secd_ram_addr_hi_and0001_33,
      D => cpu_data_out(3),
      Q => secd_ram_addr_hi(3)
    );
  secd_ram_addr_hi_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => secd_ram_addr_hi_and0001_33,
      D => cpu_data_out(4),
      Q => secd_ram_addr_hi(4)
    );
  secd_ram_addr_hi_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => secd_ram_addr_hi_and0001_33,
      D => cpu_data_out(5),
      Q => secd_ram_addr_hi(5)
    );
  secd_ram_addr_hi_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => secd_ram_addr_hi_and0001_33,
      D => cpu_data_out(6),
      Q => secd_ram_addr_hi(6)
    );
  secd_ram_addr_hi_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => secd_ram_addr_hi_and0001_33,
      D => cpu_data_out(7),
      Q => secd_ram_addr_hi(7)
    );
  led_reg_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => led_reg_0_and0000,
      D => cpu_data_out(0),
      Q => led_reg(0)
    );
  led_reg_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => led_reg_0_and0000,
      D => cpu_data_out(1),
      Q => led_reg(1)
    );
  led_reg_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => led_reg_0_and0000,
      D => cpu_data_out(2),
      Q => led_reg(2)
    );
  led_reg_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => led_reg_0_and0000,
      D => cpu_data_out(3),
      Q => led_reg(3)
    );
  lcd_d_0 : FDE_1
    port map (
      C => cpu_clk,
      CE => lcd_d_and0000,
      D => cpu_data_out(0),
      Q => lcd_d_0_37
    );
  lcd_d_1 : FDE_1
    port map (
      C => cpu_clk,
      CE => lcd_d_and0000,
      D => cpu_data_out(1),
      Q => lcd_d_1_36
    );
  lcd_d_2 : FDE_1
    port map (
      C => cpu_clk,
      CE => lcd_d_and0000,
      D => cpu_data_out(2),
      Q => lcd_d_2_35
    );
  lcd_d_3 : FDE_1
    port map (
      C => cpu_clk,
      CE => lcd_d_and0000,
      D => cpu_data_out(3),
      Q => lcd_d_3_34
    );
  lcd_e_0 : FDE_1
    port map (
      C => cpu_clk,
      CE => lcd_d_and0000,
      D => cpu_data_out(4),
      Q => lcd_e_OBUF_8
    );
  lcd_rs_1 : FDE_1
    port map (
      C => cpu_clk,
      CE => lcd_d_and0000,
      D => cpu_data_out(6),
      Q => lcd_rs_OBUF_16
    );
  lcd_rw_2 : FDE_1
    port map (
      C => cpu_clk,
      CE => lcd_d_and0000,
      D => cpu_data_out(5),
      Q => lcd_rw_OBUF_17
    );
  make_secd_my_secd_system_my_clock_gen_stopped : FDE
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_clock_gen_reset_inv,
      D => make_secd_my_secd_system_stop_clock_gen,
      Q => make_secd_my_secd_system_my_clock_gen_stopped_30
    );
  make_secd_my_secd_system_my_clock_gen_phi_read : FDCE
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv,
      CLR => reset,
      D => make_secd_my_secd_system_my_clock_gen_state_cmp_eq0001,
      Q => make_secd_my_secd_system_my_clock_gen_phi_read_57
    );
  make_secd_my_secd_system_my_clock_gen_phi_alu : FDCE
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv,
      CLR => reset,
      D => make_secd_my_secd_system_my_clock_gen_state_cmp_eq0002,
      Q => make_secd_my_secd_system_my_clock_gen_phi_alu_54
    );
  make_secd_my_secd_system_my_clock_gen_phi_next : FDCE
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv,
      CLR => reset,
      D => make_secd_my_secd_system_my_clock_gen_state_cmp_eq0004,
      Q => make_secd_my_secd_system_my_clock_gen_phi_next_336
    );
  make_secd_my_secd_system_my_clock_gen_phi_write : FDCE
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv,
      CLR => reset,
      D => make_secd_my_secd_system_my_clock_gen_state_cmp_eq0003,
      Q => make_secd_my_secd_system_my_clock_gen_phi_write_56
    );
  make_secd_my_secd_system_stop_instruction_latched : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_stop_instruction_53,
      CLR => secd_stop_31,
      D => utmi_databus16_8_OBUF_5,
      Q => make_secd_my_secd_system_stop_instruction_latched_55
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv,
      CLR => reset,
      D => make_secd_my_secd_system_my_clock_gen_state_FFd2_In,
      Q => make_secd_my_secd_system_my_clock_gen_state_FFd2_59
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv,
      CLR => reset,
      D => make_secd_my_secd_system_my_clock_gen_state_FFd1_In,
      Q => make_secd_my_secd_system_my_clock_gen_state_FFd1_60
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd3 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv,
      CLR => reset,
      D => make_secd_my_secd_system_my_clock_gen_state_FFd3_In,
      Q => make_secd_my_secd_system_my_clock_gen_state_FFd3_58
    );
  baud_count_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => Result(0),
      R => baud_count_cmp_eq0000,
      Q => baud_count(0)
    );
  baud_count_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => Result(1),
      R => baud_count_cmp_eq0000,
      Q => baud_count(1)
    );
  baud_count_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => Result(2),
      R => baud_count_cmp_eq0000,
      Q => baud_count(2)
    );
  baud_count_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => Result(3),
      R => baud_count_cmp_eq0000,
      Q => baud_count(3)
    );
  baud_count_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => Result(4),
      R => baud_count_cmp_eq0000,
      Q => baud_count(4)
    );
  baud_count_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => Result(5),
      R => baud_count_cmp_eq0000,
      Q => baud_count(5)
    );
  blink_count_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result_0_1,
      Q => blink_count(0)
    );
  blink_count_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result_1_1,
      Q => blink_count(1)
    );
  blink_count_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result_2_1,
      Q => blink_count(2)
    );
  blink_count_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result_3_1,
      Q => blink_count(3)
    );
  blink_count_4 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result_4_1,
      Q => blink_count(4)
    );
  blink_count_5 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result_5_1_61,
      Q => blink_count(5)
    );
  blink_count_6 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(6),
      Q => blink_count(6)
    );
  blink_count_7 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(7),
      Q => blink_count(7)
    );
  blink_count_8 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(8),
      Q => blink_count(8)
    );
  blink_count_9 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(9),
      Q => blink_count(9)
    );
  blink_count_10 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(10),
      Q => blink_count(10)
    );
  blink_count_11 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(11),
      Q => blink_count(11)
    );
  blink_count_12 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(12),
      Q => blink_count(12)
    );
  blink_count_13 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(13),
      Q => blink_count(13)
    );
  blink_count_14 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(14),
      Q => blink_count(14)
    );
  blink_count_15 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(15),
      Q => blink_count(15)
    );
  blink_count_16 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(16),
      Q => blink_count(16)
    );
  blink_count_17 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(17),
      Q => blink_count(17)
    );
  blink_count_18 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(18),
      Q => blink_count(18)
    );
  blink_count_19 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(19),
      Q => blink_count(19)
    );
  blink_count_20 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(20),
      Q => blink_count(20)
    );
  blink_count_21 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(21),
      Q => blink_count(21)
    );
  blink_count_22 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(22),
      Q => blink_count(22)
    );
  blink_count_23 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(23),
      Q => blink_count(23)
    );
  blink_count_24 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(24),
      Q => blink_count(24)
    );
  blink_count_25 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => Result(25),
      Q => blink_count(25)
    );
  Mcount_blink_count_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => Result_0_1,
      O => Mcount_blink_count_cy(0)
    );
  Mcount_blink_count_cy_1_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(0),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_1_rt_337,
      O => Mcount_blink_count_cy(1)
    );
  Mcount_blink_count_xor_1_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(0),
      LI => Mcount_blink_count_cy_1_rt_337,
      O => Result_1_1
    );
  Mcount_blink_count_cy_2_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(1),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_2_rt_338,
      O => Mcount_blink_count_cy(2)
    );
  Mcount_blink_count_xor_2_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(1),
      LI => Mcount_blink_count_cy_2_rt_338,
      O => Result_2_1
    );
  Mcount_blink_count_cy_3_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(2),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_3_rt_339,
      O => Mcount_blink_count_cy(3)
    );
  Mcount_blink_count_xor_3_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(2),
      LI => Mcount_blink_count_cy_3_rt_339,
      O => Result_3_1
    );
  Mcount_blink_count_cy_4_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(3),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_4_rt_340,
      O => Mcount_blink_count_cy(4)
    );
  Mcount_blink_count_xor_4_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(3),
      LI => Mcount_blink_count_cy_4_rt_340,
      O => Result_4_1
    );
  Mcount_blink_count_cy_5_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(4),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_5_rt_341,
      O => Mcount_blink_count_cy(5)
    );
  Mcount_blink_count_xor_5_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(4),
      LI => Mcount_blink_count_cy_5_rt_341,
      O => Result_5_1_61
    );
  Mcount_blink_count_cy_6_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(5),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_6_rt_342,
      O => Mcount_blink_count_cy(6)
    );
  Mcount_blink_count_xor_6_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(5),
      LI => Mcount_blink_count_cy_6_rt_342,
      O => Result(6)
    );
  Mcount_blink_count_cy_7_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(6),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_7_rt_343,
      O => Mcount_blink_count_cy(7)
    );
  Mcount_blink_count_xor_7_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(6),
      LI => Mcount_blink_count_cy_7_rt_343,
      O => Result(7)
    );
  Mcount_blink_count_cy_8_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(7),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_8_rt_344,
      O => Mcount_blink_count_cy(8)
    );
  Mcount_blink_count_xor_8_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(7),
      LI => Mcount_blink_count_cy_8_rt_344,
      O => Result(8)
    );
  Mcount_blink_count_cy_9_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(8),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_9_rt_345,
      O => Mcount_blink_count_cy(9)
    );
  Mcount_blink_count_xor_9_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(8),
      LI => Mcount_blink_count_cy_9_rt_345,
      O => Result(9)
    );
  Mcount_blink_count_cy_10_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(9),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_10_rt_346,
      O => Mcount_blink_count_cy(10)
    );
  Mcount_blink_count_xor_10_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(9),
      LI => Mcount_blink_count_cy_10_rt_346,
      O => Result(10)
    );
  Mcount_blink_count_cy_11_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(10),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_11_rt_347,
      O => Mcount_blink_count_cy(11)
    );
  Mcount_blink_count_xor_11_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(10),
      LI => Mcount_blink_count_cy_11_rt_347,
      O => Result(11)
    );
  Mcount_blink_count_cy_12_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(11),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_12_rt_348,
      O => Mcount_blink_count_cy(12)
    );
  Mcount_blink_count_xor_12_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(11),
      LI => Mcount_blink_count_cy_12_rt_348,
      O => Result(12)
    );
  Mcount_blink_count_cy_13_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(12),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_13_rt_349,
      O => Mcount_blink_count_cy(13)
    );
  Mcount_blink_count_xor_13_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(12),
      LI => Mcount_blink_count_cy_13_rt_349,
      O => Result(13)
    );
  Mcount_blink_count_cy_14_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(13),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_14_rt_350,
      O => Mcount_blink_count_cy(14)
    );
  Mcount_blink_count_xor_14_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(13),
      LI => Mcount_blink_count_cy_14_rt_350,
      O => Result(14)
    );
  Mcount_blink_count_cy_15_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(14),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_15_rt_351,
      O => Mcount_blink_count_cy(15)
    );
  Mcount_blink_count_xor_15_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(14),
      LI => Mcount_blink_count_cy_15_rt_351,
      O => Result(15)
    );
  Mcount_blink_count_cy_16_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(15),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_16_rt_352,
      O => Mcount_blink_count_cy(16)
    );
  Mcount_blink_count_xor_16_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(15),
      LI => Mcount_blink_count_cy_16_rt_352,
      O => Result(16)
    );
  Mcount_blink_count_cy_17_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(16),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_17_rt_353,
      O => Mcount_blink_count_cy(17)
    );
  Mcount_blink_count_xor_17_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(16),
      LI => Mcount_blink_count_cy_17_rt_353,
      O => Result(17)
    );
  Mcount_blink_count_cy_18_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(17),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_18_rt_354,
      O => Mcount_blink_count_cy(18)
    );
  Mcount_blink_count_xor_18_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(17),
      LI => Mcount_blink_count_cy_18_rt_354,
      O => Result(18)
    );
  Mcount_blink_count_cy_19_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(18),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_19_rt_355,
      O => Mcount_blink_count_cy(19)
    );
  Mcount_blink_count_xor_19_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(18),
      LI => Mcount_blink_count_cy_19_rt_355,
      O => Result(19)
    );
  Mcount_blink_count_cy_20_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(19),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_20_rt_356,
      O => Mcount_blink_count_cy(20)
    );
  Mcount_blink_count_xor_20_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(19),
      LI => Mcount_blink_count_cy_20_rt_356,
      O => Result(20)
    );
  Mcount_blink_count_cy_21_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(20),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_21_rt_357,
      O => Mcount_blink_count_cy(21)
    );
  Mcount_blink_count_xor_21_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(20),
      LI => Mcount_blink_count_cy_21_rt_357,
      O => Result(21)
    );
  Mcount_blink_count_cy_22_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(21),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_22_rt_358,
      O => Mcount_blink_count_cy(22)
    );
  Mcount_blink_count_xor_22_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(21),
      LI => Mcount_blink_count_cy_22_rt_358,
      O => Result(22)
    );
  Mcount_blink_count_cy_23_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(22),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_23_rt_359,
      O => Mcount_blink_count_cy(23)
    );
  Mcount_blink_count_xor_23_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(22),
      LI => Mcount_blink_count_cy_23_rt_359,
      O => Result(23)
    );
  Mcount_blink_count_cy_24_Q : MUXCY
    port map (
      CI => Mcount_blink_count_cy(23),
      DI => cf_cs1_OBUF_9,
      S => Mcount_blink_count_cy_24_rt_360,
      O => Mcount_blink_count_cy(24)
    );
  Mcount_blink_count_xor_24_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(23),
      LI => Mcount_blink_count_cy_24_rt_360,
      O => Result(24)
    );
  Mcount_blink_count_xor_25_Q : XORCY
    port map (
      CI => Mcount_blink_count_cy(24),
      LI => Mcount_blink_count_xor_25_rt_430,
      O => Result(25)
    );
  my_clock_synthesis_cpu_clk_dcm : DCM
    generic map(
      CLK_FEEDBACK => "1X",
      CLKDV_DIVIDE => 2.0000,
      CLKFX_DIVIDE => 1,
      CLKFX_MULTIPLY => 4,
      CLKIN_DIVIDE_BY_2 => TRUE,
      CLKIN_PERIOD => 40.0000,
      CLKOUT_PHASE_SHIFT => "NONE",
      DESKEW_ADJUST => "SYSTEM_SYNCHRONOUS",
      DFS_FREQUENCY_MODE => "LOW",
      DLL_FREQUENCY_MODE => "LOW",
      DSS_MODE => "NONE",
      DUTY_CYCLE_CORRECTION => TRUE,
      PHASE_SHIFT => 0,
      STARTUP_WAIT => FALSE,
      FACTORY_JF => X"C080"
    )
    port map (
      RST => cf_cs1_OBUF_9,
      CLKIN => vdu_clk1,
      CLKFB => cpu_clk1,
      PSINCDEC => cf_cs1_OBUF_9,
      PSEN => cf_cs1_OBUF_9,
      PSCLK => cf_cs1_OBUF_9,
      DSSEN => cf_cs1_OBUF_9,
      CLK0 => my_clock_synthesis_cpu_clk_buf,
      CLK90 => NLW_my_clock_synthesis_cpu_clk_dcm_CLK90_UNCONNECTED,
      CLK180 => NLW_my_clock_synthesis_cpu_clk_dcm_CLK180_UNCONNECTED,
      CLK270 => NLW_my_clock_synthesis_cpu_clk_dcm_CLK270_UNCONNECTED,
      CLK2X => NLW_my_clock_synthesis_cpu_clk_dcm_CLK2X_UNCONNECTED,
      CLK2X180 => NLW_my_clock_synthesis_cpu_clk_dcm_CLK2X180_UNCONNECTED,
      CLKDV => NLW_my_clock_synthesis_cpu_clk_dcm_CLKDV_UNCONNECTED,
      CLKFX => NLW_my_clock_synthesis_cpu_clk_dcm_CLKFX_UNCONNECTED,
      CLKFX180 => NLW_my_clock_synthesis_cpu_clk_dcm_CLKFX180_UNCONNECTED,
      LOCKED => my_clock_synthesis_cpu_clk_locked,
      PSDONE => NLW_my_clock_synthesis_cpu_clk_dcm_PSDONE_UNCONNECTED,
      STATUS(7) => NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_7_UNCONNECTED,
      STATUS(6) => NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_6_UNCONNECTED,
      STATUS(5) => NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_5_UNCONNECTED,
      STATUS(4) => NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_4_UNCONNECTED,
      STATUS(3) => NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_3_UNCONNECTED,
      STATUS(2) => NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_2_UNCONNECTED,
      STATUS(1) => NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_1_UNCONNECTED,
      STATUS(0) => NLW_my_clock_synthesis_cpu_clk_dcm_STATUS_0_UNCONNECTED
    );
  my_clock_synthesis_vdu_clk_dcm : DCM
    generic map(
      CLK_FEEDBACK => "1X",
      CLKDV_DIVIDE => 2.0000,
      CLKFX_DIVIDE => 12,
      CLKFX_MULTIPLY => 10,
      CLKIN_DIVIDE_BY_2 => FALSE,
      CLKIN_PERIOD => 33.3333,
      CLKOUT_PHASE_SHIFT => "NONE",
      DESKEW_ADJUST => "SYSTEM_SYNCHRONOUS",
      DFS_FREQUENCY_MODE => "LOW",
      DLL_FREQUENCY_MODE => "LOW",
      DSS_MODE => "NONE",
      DUTY_CYCLE_CORRECTION => TRUE,
      PHASE_SHIFT => 0,
      STARTUP_WAIT => FALSE,
      FACTORY_JF => X"C080"
    )
    port map (
      RST => cf_cs1_OBUF_9,
      CLKIN => my_clock_synthesis_vdu_clkin_ibufg,
      CLKFB => my_clock_synthesis_clkfb_in,
      PSINCDEC => cf_cs1_OBUF_9,
      PSEN => cf_cs1_OBUF_9,
      PSCLK => cf_cs1_OBUF_9,
      DSSEN => cf_cs1_OBUF_9,
      CLK0 => my_clock_synthesis_feedback_buf,
      CLK90 => NLW_my_clock_synthesis_vdu_clk_dcm_CLK90_UNCONNECTED,
      CLK180 => NLW_my_clock_synthesis_vdu_clk_dcm_CLK180_UNCONNECTED,
      CLK270 => NLW_my_clock_synthesis_vdu_clk_dcm_CLK270_UNCONNECTED,
      CLK2X => NLW_my_clock_synthesis_vdu_clk_dcm_CLK2X_UNCONNECTED,
      CLK2X180 => NLW_my_clock_synthesis_vdu_clk_dcm_CLK2X180_UNCONNECTED,
      CLKDV => NLW_my_clock_synthesis_vdu_clk_dcm_CLKDV_UNCONNECTED,
      CLKFX => my_clock_synthesis_vdu_clk_buf,
      CLKFX180 => NLW_my_clock_synthesis_vdu_clk_dcm_CLKFX180_UNCONNECTED,
      LOCKED => my_clock_synthesis_vdu_clk_locked,
      PSDONE => NLW_my_clock_synthesis_vdu_clk_dcm_PSDONE_UNCONNECTED,
      STATUS(7) => NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_7_UNCONNECTED,
      STATUS(6) => NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_6_UNCONNECTED,
      STATUS(5) => NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_5_UNCONNECTED,
      STATUS(4) => NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_4_UNCONNECTED,
      STATUS(3) => NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_3_UNCONNECTED,
      STATUS(2) => NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_2_UNCONNECTED,
      STATUS(1) => NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_1_UNCONNECTED,
      STATUS(0) => NLW_my_clock_synthesis_vdu_clk_dcm_STATUS_0_UNCONNECTED
    );
  my_clock_synthesis_feedback_bufg_inst : BUFG
    port map (
      I => my_clock_synthesis_feedback_buf,
      O => my_clock_synthesis_clkfb_in
    );
  my_clock_synthesis_cpu_clk_bufg_inst : BUFG
    port map (
      I => my_clock_synthesis_cpu_clk_buf,
      O => cpu_clk1
    );
  my_clock_synthesis_vdu_clk_bufg_inst : BUFG
    port map (
      I => my_clock_synthesis_vdu_clk_buf,
      O => vdu_clk1
    );
  my_clock_synthesis_vdu_clkin_ibufg_inst : IBUFG
    port map (
      I => utmi_clkout,
      O => my_clock_synthesis_vdu_clkin_ibufg
    );
  my_secd_ram_next_state_7 : LD_1
    generic map(
      INIT => '0'
    )
    port map (
      D => my_secd_ram_next_state_mux0003(0),
      G => make_secd_my_secd_system_my_clock_gen_stopped_30,
      Q => my_secd_ram_next_state(7)
    );
  my_secd_ram_next_state_6 : LD_1
    generic map(
      INIT => '0'
    )
    port map (
      D => my_secd_ram_next_state_mux0003(1),
      G => make_secd_my_secd_system_my_clock_gen_stopped_30,
      Q => my_secd_ram_next_state(6)
    );
  my_secd_ram_next_state_5 : LD_1
    generic map(
      INIT => '0'
    )
    port map (
      D => my_secd_ram_next_state_mux0003(2),
      G => make_secd_my_secd_system_my_clock_gen_stopped_30,
      Q => my_secd_ram_next_state(5)
    );
  my_secd_ram_next_state_4 : LD_1
    generic map(
      INIT => '0'
    )
    port map (
      D => my_secd_ram_next_state_mux0003(3),
      G => make_secd_my_secd_system_my_clock_gen_stopped_30,
      Q => my_secd_ram_next_state(4)
    );
  my_secd_ram_next_state_3 : LD_1
    generic map(
      INIT => '0'
    )
    port map (
      D => my_secd_ram_next_state_mux0003(4),
      G => make_secd_my_secd_system_my_clock_gen_stopped_30,
      Q => my_secd_ram_next_state(3)
    );
  my_secd_ram_next_state_2 : LD_1
    generic map(
      INIT => '0'
    )
    port map (
      D => my_secd_ram_next_state_mux0003(5),
      G => make_secd_my_secd_system_my_clock_gen_stopped_30,
      Q => my_secd_ram_next_state(2)
    );
  my_secd_ram_next_state_1 : LD_1
    generic map(
      INIT => '0'
    )
    port map (
      D => my_secd_ram_next_state_mux0003(6),
      G => make_secd_my_secd_system_my_clock_gen_stopped_30,
      Q => my_secd_ram_next_state(1)
    );
  my_secd_ram_next_state_0 : LD_1
    generic map(
      INIT => '1'
    )
    port map (
      D => my_secd_ram_next_state_mux0003(7),
      G => make_secd_my_secd_system_my_clock_gen_stopped_30,
      Q => my_secd_ram_next_state(0)
    );
  my_secd_ram_state_0 : FDP
    generic map(
      INIT => '1'
    )
    port map (
      C => vdu_clk,
      D => my_secd_ram_next_state(0),
      PRE => reset,
      Q => my_secd_ram_state(0)
    );
  my_secd_ram_state_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_secd_ram_next_state(1),
      Q => my_secd_ram_state(1)
    );
  my_secd_ram_state_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_secd_ram_next_state(2),
      Q => my_secd_ram_state(2)
    );
  my_secd_ram_state_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_secd_ram_next_state(3),
      Q => my_secd_ram_state(3)
    );
  my_secd_ram_state_4 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_secd_ram_next_state(4),
      Q => my_secd_ram_state(4)
    );
  my_secd_ram_state_5 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_secd_ram_next_state(5),
      Q => my_secd_ram_state(5)
    );
  my_secd_ram_state_6 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_secd_ram_next_state(6),
      Q => my_secd_ram_state(6)
    );
  my_secd_ram_state_7 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_secd_ram_next_state(7),
      Q => my_secd_ram_state(7)
    );
  my_secd_ram_oe32 : LD_1
    generic map(
      INIT => '0'
    )
    port map (
      D => my_secd_ram_oe32_mux0002,
      G => make_secd_my_secd_system_my_clock_gen_stopped_30,
      Q => my_secd_ram_oe32_68
    );
  my_secd_ram_read32_buf_12 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21416,
      Q => my_secd_ram_read32_buf(12)
    );
  my_secd_ram_read32_buf_6 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21422,
      Q => my_secd_ram_read32_buf(6)
    );
  my_secd_ram_read32_buf_11 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21417,
      Q => my_secd_ram_read32_buf(11)
    );
  my_secd_ram_read32_buf_5 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21423,
      Q => my_secd_ram_read32_buf(5)
    );
  my_secd_ram_read32_buf_10 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21418,
      Q => my_secd_ram_read32_buf(10)
    );
  my_secd_ram_read32_buf_4 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21424,
      Q => my_secd_ram_read32_buf(4)
    );
  my_secd_ram_read32_buf_2 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21426,
      Q => my_secd_ram_read32_buf(2)
    );
  my_secd_ram_read32_buf_1 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21427,
      Q => my_secd_ram_read32_buf(1)
    );
  my_secd_ram_read32_buf_3 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21425,
      Q => my_secd_ram_read32_buf(3)
    );
  my_secd_ram_read32_buf_0 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21428,
      Q => my_secd_ram_read32_buf(0)
    );
  my_secd_ram_read32_buf_29 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21415,
      Q => my_secd_ram_read32_buf(29)
    );
  my_secd_ram_read32_buf_28 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21416,
      Q => my_secd_ram_read32_buf(28)
    );
  my_secd_ram_read32_buf_27 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21417,
      Q => my_secd_ram_read32_buf(27)
    );
  my_secd_ram_read32_buf_31 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21413,
      Q => my_secd_ram_read32_buf(31)
    );
  my_secd_ram_read32_buf_26 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21418,
      Q => my_secd_ram_read32_buf(26)
    );
  my_secd_ram_read32_buf_30 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21414,
      Q => my_secd_ram_read32_buf(30)
    );
  my_secd_ram_read32_buf_25 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21419,
      Q => my_secd_ram_read32_buf(25)
    );
  my_secd_ram_clear_write_pulse : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      D => utmi_databus16_8_OBUF_5,
      R => ram_wen_OBUF_15,
      Q => my_secd_ram_clear_write_pulse_75
    );
  my_secd_ram_read32_buf_24 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21420,
      Q => my_secd_ram_read32_buf(24)
    );
  my_secd_ram_read32_buf_19 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21425,
      Q => my_secd_ram_read32_buf(19)
    );
  my_secd_ram_read32_buf_23 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21421,
      Q => my_secd_ram_read32_buf(23)
    );
  my_secd_ram_read32_buf_18 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21426,
      Q => my_secd_ram_read32_buf(18)
    );
  my_secd_ram_read32_buf_22 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21422,
      Q => my_secd_ram_read32_buf(22)
    );
  my_secd_ram_read32_buf_17 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21427,
      Q => my_secd_ram_read32_buf(17)
    );
  my_secd_ram_read32_buf_21 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21423,
      Q => my_secd_ram_read32_buf(21)
    );
  my_secd_ram_read32_buf_16 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21428,
      Q => my_secd_ram_read32_buf(16)
    );
  my_secd_ram_read32_buf_15 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21413,
      Q => my_secd_ram_read32_buf(15)
    );
  my_secd_ram_read32_buf_20 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_20_and0000,
      D => N21424,
      Q => my_secd_ram_read32_buf(20)
    );
  my_secd_ram_read32_buf_9 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21419,
      Q => my_secd_ram_read32_buf(9)
    );
  my_secd_ram_read32_buf_14 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21414,
      Q => my_secd_ram_read32_buf(14)
    );
  my_secd_ram_read32_buf_8 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21420,
      Q => my_secd_ram_read32_buf(8)
    );
  my_secd_ram_read32_buf_13 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21415,
      Q => my_secd_ram_read32_buf(13)
    );
  my_secd_ram_read32_buf_7 : FDE_1
    port map (
      C => vdu_clk,
      CE => my_secd_ram_read32_buf_7_and0000,
      D => N21421,
      Q => my_secd_ram_read32_buf(7)
    );
  my_secd_ram_dout8_0 : FDCP_1
    port map (
      C => vdu_clk,
      CLR => my_secd_ram_dout8_0_and0000,
      D => utmi_databus16_8_OBUF_5,
      PRE => my_secd_ram_dout8_0_and0001,
      Q => my_secd_ram_dout8(0)
    );
  my_secd_ram_dout8_1 : FDCP_1
    port map (
      C => vdu_clk,
      CLR => my_secd_ram_dout8_1_and0000,
      D => utmi_databus16_8_OBUF_5,
      PRE => my_secd_ram_dout8_1_and0001,
      Q => my_secd_ram_dout8(1)
    );
  my_secd_ram_dout8_2 : FDCP_1
    port map (
      C => vdu_clk,
      CLR => my_secd_ram_dout8_2_and0000,
      D => utmi_databus16_8_OBUF_5,
      PRE => my_secd_ram_dout8_2_and0001,
      Q => my_secd_ram_dout8(2)
    );
  my_secd_ram_dout8_3 : FDCP_1
    port map (
      C => vdu_clk,
      CLR => my_secd_ram_dout8_3_and0000,
      D => utmi_databus16_8_OBUF_5,
      PRE => my_secd_ram_dout8_3_and0001,
      Q => my_secd_ram_dout8(3)
    );
  my_secd_ram_dout8_4 : FDCP_1
    port map (
      C => vdu_clk,
      CLR => my_secd_ram_dout8_4_and0000,
      D => utmi_databus16_8_OBUF_5,
      PRE => my_secd_ram_dout8_4_and0001,
      Q => my_secd_ram_dout8(4)
    );
  my_secd_ram_dout8_5 : FDCP_1
    port map (
      C => vdu_clk,
      CLR => my_secd_ram_dout8_5_and0000,
      D => utmi_databus16_8_OBUF_5,
      PRE => my_secd_ram_dout8_5_and0001,
      Q => my_secd_ram_dout8(5)
    );
  my_secd_ram_dout8_6 : FDCP_1
    port map (
      C => vdu_clk,
      CLR => my_secd_ram_dout8_6_and0000,
      D => utmi_databus16_8_OBUF_5,
      PRE => my_secd_ram_dout8_6_and0001,
      Q => my_secd_ram_dout8(6)
    );
  my_secd_ram_dout8_7 : FDCP_1
    port map (
      C => vdu_clk,
      CLR => my_secd_ram_dout8_7_and0000,
      D => utmi_databus16_8_OBUF_5,
      PRE => my_secd_ram_dout8_7_and0001,
      Q => my_secd_ram_dout8(7)
    );
  my_secd_ram_write_pulse : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CLR => my_secd_ram_clear_write_pulse_75,
      D => my_secd_ram_write_pulse_mux0003,
      Q => my_secd_ram_write_pulse_74
    );
  my_keyboard_my_ps2_keyboard_interface_rx_output_strobe : FDRSE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_read_110,
      D => cf_cs1_OBUF_9,
      R => reset,
      S => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105
    );
  my_keyboard_my_ps2_keyboard_interface_ctrl_key_on : FDR_1
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_mux0000_82,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_100
    );
  my_keyboard_my_ps2_keyboard_interface_q_0 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(0),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(0)
    );
  my_keyboard_my_ps2_keyboard_interface_q_1 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(1),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(1)
    );
  my_keyboard_my_ps2_keyboard_interface_q_2 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(2),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(2)
    );
  my_keyboard_my_ps2_keyboard_interface_q_3 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(3),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(3)
    );
  my_keyboard_my_ps2_keyboard_interface_q_4 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(4),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(4)
    );
  my_keyboard_my_ps2_keyboard_interface_q_5 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(5),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(5)
    );
  my_keyboard_my_ps2_keyboard_interface_q_6 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(6),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(6)
    );
  my_keyboard_my_ps2_keyboard_interface_q_7 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(7),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(7)
    );
  my_keyboard_my_ps2_keyboard_interface_q_8 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(8),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(8)
    );
  my_keyboard_my_ps2_keyboard_interface_q_9 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(9),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(9)
    );
  my_keyboard_my_ps2_keyboard_interface_q_10 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_q_not0002,
      D => my_keyboard_my_ps2_keyboard_interface_q_mux0000(10),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_q(10)
    );
  my_keyboard_my_ps2_keyboard_interface_caps_key_on : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_caps_key_on_and0000,
      D => my_keyboard_my_ps2_keyboard_interface_caps_key_on_not0001,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_caps_key_on_101
    );
  my_keyboard_my_ps2_keyboard_interface_hold_extended : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_hold_extended_and0000,
      D => utmi_databus16_8_OBUF_5,
      R => my_keyboard_my_ps2_keyboard_interface_hold_extended_or0000,
      Q => my_keyboard_my_ps2_keyboard_interface_hold_extended_83
    );
  my_keyboard_my_ps2_keyboard_interface_hold_released : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_hold_released_and0000,
      D => utmi_databus16_8_OBUF_5,
      R => my_keyboard_my_ps2_keyboard_interface_hold_extended_or0000,
      Q => my_keyboard_my_ps2_keyboard_interface_hold_released_84
    );
  my_keyboard_my_ps2_keyboard_interface_left_shift_key : FDR_1
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_left_shift_key_mux0000_102,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_left_shift_key_99
    );
  my_keyboard_my_ps2_keyboard_interface_right_shift_key : FDR_1
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_right_shift_key_mux0000,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_right_shift_key_81
    );
  my_keyboard_my_ps2_keyboard_interface_rx_extended : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105,
      D => my_keyboard_my_ps2_keyboard_interface_hold_extended_83,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_extended_106
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_data_s : FD_1
    port map (
      C => cpu_clk,
      D => N21411,
      Q => my_keyboard_my_ps2_keyboard_interface_ps2_data_s_89
    );
  my_keyboard_my_ps2_keyboard_interface_rx_released : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105,
      D => my_keyboard_my_ps2_keyboard_interface_hold_released_84,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_released_107
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_0 : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv,
      D => my_keyboard_my_ps2_keyboard_interface_ascii(0),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_ascii(0)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_1 : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv,
      D => my_keyboard_my_ps2_keyboard_interface_ascii(1),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_ascii(1)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_2 : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv,
      D => my_keyboard_my_ps2_keyboard_interface_ascii(2),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_ascii(2)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_3 : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv,
      D => my_keyboard_my_ps2_keyboard_interface_ascii(3),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_ascii(3)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_4 : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv,
      D => my_keyboard_my_ps2_keyboard_interface_ascii(4),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_ascii(4)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_5 : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv,
      D => my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001(5),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_ascii(5)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_6 : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv,
      D => my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001(6),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_ascii(6)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_7 : FDRE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv,
      D => my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001(7),
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_rx_ascii(7)
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_clk_s : FD_1
    port map (
      C => cpu_clk,
      D => N21412,
      Q => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(0),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(0)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(1),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(1)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(2),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(2)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(3),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(3)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(4),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(4)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(5),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(5)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(6),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(6)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(7),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(7)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(8),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(8)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_count_9 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result(9),
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(9)
    );
  my_keyboard_my_ps2_keyboard_interface_bit_count_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_bit_count_or0001,
      D => my_keyboard_my_ps2_keyboard_interface_Result_0_1,
      R => my_keyboard_my_ps2_keyboard_interface_bit_count_or0000_103,
      Q => my_keyboard_my_ps2_keyboard_interface_bit_count(0)
    );
  my_keyboard_my_ps2_keyboard_interface_bit_count_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_bit_count_or0001,
      D => my_keyboard_my_ps2_keyboard_interface_Result_1_1,
      R => my_keyboard_my_ps2_keyboard_interface_bit_count_or0000_103,
      Q => my_keyboard_my_ps2_keyboard_interface_bit_count(1)
    );
  my_keyboard_my_ps2_keyboard_interface_bit_count_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_bit_count_or0001,
      D => my_keyboard_my_ps2_keyboard_interface_Result_2_1,
      R => my_keyboard_my_ps2_keyboard_interface_bit_count_or0000_103,
      Q => my_keyboard_my_ps2_keyboard_interface_bit_count(2)
    );
  my_keyboard_my_ps2_keyboard_interface_bit_count_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_bit_count_or0001,
      D => my_keyboard_my_ps2_keyboard_interface_Result_3_1,
      R => my_keyboard_my_ps2_keyboard_interface_bit_count_or0000_103,
      Q => my_keyboard_my_ps2_keyboard_interface_bit_count(3)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_5usec_count_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result_0_2,
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_5usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(0)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_5usec_count_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result_1_2,
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_5usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(1)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_5usec_count_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result_2_2,
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_5usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(2)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_5usec_count_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result_3_2,
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_5usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(3)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_5usec_count_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result_4_1,
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_5usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(4)
    );
  my_keyboard_my_ps2_keyboard_interface_timer_5usec_count_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_inv,
      D => my_keyboard_my_ps2_keyboard_interface_Result_5_1,
      R => my_keyboard_my_ps2_keyboard_interface_enable_timer_5usec_inv,
      Q => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(5)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => my_keyboard_my_ps2_keyboard_interface_Result(0),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(0)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_1_Q : MUXCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(0),
      DI => cf_cs1_OBUF_9,
      S => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_1_rt_361,
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(1)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_1_Q : XORCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(0),
      LI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_1_rt_361,
      O => my_keyboard_my_ps2_keyboard_interface_Result(1)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_2_Q : MUXCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(1),
      DI => cf_cs1_OBUF_9,
      S => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_2_rt_362,
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(2)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_2_Q : XORCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(1),
      LI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_2_rt_362,
      O => my_keyboard_my_ps2_keyboard_interface_Result(2)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_3_Q : MUXCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(2),
      DI => cf_cs1_OBUF_9,
      S => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_3_rt_363,
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(3)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_3_Q : XORCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(2),
      LI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_3_rt_363,
      O => my_keyboard_my_ps2_keyboard_interface_Result(3)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_4_Q : MUXCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(3),
      DI => cf_cs1_OBUF_9,
      S => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_4_rt_364,
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(4)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_4_Q : XORCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(3),
      LI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_4_rt_364,
      O => my_keyboard_my_ps2_keyboard_interface_Result(4)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_5_Q : MUXCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(4),
      DI => cf_cs1_OBUF_9,
      S => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_5_rt_365,
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(5)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_5_Q : XORCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(4),
      LI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_5_rt_365,
      O => my_keyboard_my_ps2_keyboard_interface_Result(5)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_6_Q : MUXCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(5),
      DI => cf_cs1_OBUF_9,
      S => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_6_rt_366,
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(6)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_6_Q : XORCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(5),
      LI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_6_rt_366,
      O => my_keyboard_my_ps2_keyboard_interface_Result(6)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_7_Q : MUXCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(6),
      DI => cf_cs1_OBUF_9,
      S => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_7_rt_367,
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(7)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_7_Q : XORCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(6),
      LI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_7_rt_367,
      O => my_keyboard_my_ps2_keyboard_interface_Result(7)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_8_Q : MUXCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(7),
      DI => cf_cs1_OBUF_9,
      S => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_8_rt_368,
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(8)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_8_Q : XORCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(7),
      LI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_8_rt_368,
      O => my_keyboard_my_ps2_keyboard_interface_Result(8)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_9_Q : XORCY
    port map (
      CI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy(8),
      LI => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_9_rt_431,
      O => my_keyboard_my_ps2_keyboard_interface_Result(9)
    );
  my_keyboard_kbd_tx_data_7 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_tx_data_not0002,
      CLR => reset,
      D => cpu_data_out(7),
      Q => my_keyboard_kbd_tx_data(7)
    );
  my_keyboard_kbd_tx_data_6 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_tx_data_not0002,
      CLR => reset,
      D => cpu_data_out(6),
      Q => my_keyboard_kbd_tx_data(6)
    );
  my_keyboard_kbd_tx_data_5 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_tx_data_not0002,
      CLR => reset,
      D => cpu_data_out(5),
      Q => my_keyboard_kbd_tx_data(5)
    );
  my_keyboard_kbd_tx_data_4 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_tx_data_not0002,
      CLR => reset,
      D => cpu_data_out(4),
      Q => my_keyboard_kbd_tx_data(4)
    );
  my_keyboard_kbd_tx_data_3 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_tx_data_not0002,
      CLR => reset,
      D => cpu_data_out(3),
      Q => my_keyboard_kbd_tx_data(3)
    );
  my_keyboard_kbd_tx_data_2 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_tx_data_not0002,
      CLR => reset,
      D => cpu_data_out(2),
      Q => my_keyboard_kbd_tx_data(2)
    );
  my_keyboard_kbd_tx_data_1 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_tx_data_not0002,
      CLR => reset,
      D => cpu_data_out(1),
      Q => my_keyboard_kbd_tx_data(1)
    );
  my_keyboard_kbd_tx_data_0 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_tx_data_not0002,
      CLR => reset,
      D => cpu_data_out(0),
      Q => my_keyboard_kbd_tx_data(0)
    );
  my_keyboard_kbd_read : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_read_not0001,
      CLR => reset,
      D => my_keyboard_kbd_read_and0000,
      Q => my_keyboard_kbd_read_110
    );
  my_keyboard_kbd_stat_1 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_clock_gen_reset_inv,
      D => my_keyboard_kbd_stat_1_not0001,
      Q => my_keyboard_kbd_stat_1_Q
    );
  my_keyboard_kbd_write : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_write_not0001,
      CLR => reset,
      D => my_keyboard_kbd_write_and0002,
      Q => my_keyboard_kbd_write_109
    );
  my_keyboard_kbd_ctrl_7 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_ctrl_not0002,
      CLR => reset,
      D => cpu_data_out(7),
      Q => my_keyboard_kbd_ctrl(7)
    );
  my_keyboard_kbd_ctrl_6 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_keyboard_kbd_ctrl_not0002,
      CLR => reset,
      D => cpu_data_out(6),
      Q => my_keyboard_kbd_ctrl(6)
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd13 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_kbd_write_ack,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd13_94
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_In,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_87
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14 : FDS_1
    generic map(
      INIT => '1'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In,
      S => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd10 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd10_In,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd10_92
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_In,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_98
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_In,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_88
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_In,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_91
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_In_111,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_95
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_In,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_85
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_In,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_108
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1 : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_In,
      R => reset,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_97
    );
  my_cpu_Mmux_acca_ctrl_mux0004_6 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code_3_0_rom0000_46_Q,
      I2 => my_cpu_op_code(5),
      O => my_cpu_N016
    );
  my_cpu_Mmux_acca_ctrl_mux0004_5_f5 : MUXF5
    port map (
      I0 => my_cpu_N117,
      I1 => my_cpu_N016,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_acca_ctrl_mux0004_5_f5_112
    );
  my_cpu_Mmux_acca_ctrl_mux0004_61 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code_3_0_rom0000_47_Q,
      I2 => my_cpu_op_code(5),
      O => my_cpu_N215
    );
  my_cpu_Mmux_acca_ctrl_mux0004_5_f5_0 : MUXF5
    port map (
      I0 => my_cpu_N315,
      I1 => my_cpu_N215,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_acca_ctrl_mux0004_5_f51
    );
  my_cpu_Mmux_next_state_mux0045_7 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => my_cpu_next_state_mux0046(7),
      I1 => my_cpu_op_code(4),
      I2 => utmi_databus16_8_OBUF_5,
      I3 => my_cpu_op_code(5),
      O => my_cpu_N214
    );
  my_cpu_Mmux_next_state_mux0045_8 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => my_cpu_next_state_mux0046(7),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code_5_3,
      I3 => my_cpu_op_code(5),
      O => my_cpu_N314
    );
  my_cpu_Mmux_next_state_mux0045_6_f5 : MUXF5
    port map (
      I0 => my_cpu_N314,
      I1 => my_cpu_N214,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_next_state_mux0045_6_f5_113
    );
  my_cpu_Mmux_next_state_mux0045_91 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_69_Q,
      I1 => my_cpu_op_code(4),
      O => my_cpu_N613
    );
  my_cpu_Mmux_next_state_mux0045_4 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_N613,
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_N513,
      I3 => my_cpu_op_code(6),
      O => my_cpu_N78
    );
  my_cpu_Mmux_next_state_mux0045_2_f5 : MUXF5
    port map (
      I0 => my_cpu_N78,
      I1 => my_cpu_N414,
      S => my_cpu_op_code(7),
      O => my_cpu_next_state_mux0045_5_1
    );
  my_cpu_Mmux_left_ctrl_mux0014_2_f5 : MUXF5
    port map (
      I0 => my_cpu_N313,
      I1 => my_cpu_N213,
      S => my_cpu_op_code(7),
      O => my_cpu_left_ctrl_mux0014(10)
    );
  my_cpu_Mmux_left_ctrl_mux0014_5 : LUT4
    generic map(
      INIT => X"15BF"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_cond_true_cmp_eq0003,
      I3 => my_cpu_left_ctrl_2_map15,
      O => my_cpu_N413
    );
  my_cpu_Mmux_left_ctrl_mux0014_3_f5 : MUXF5
    port map (
      I0 => my_cpu_N413,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_left_ctrl_mux0014_3_f5_114
    );
  my_cpu_Mmux_left_ctrl_mux0014_51 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(4),
      O => my_cpu_op_code_5_11_120
    );
  my_cpu_Mmux_left_ctrl_mux0014_6 : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_left_ctrl_mux0017(10),
      I3 => my_cpu_op_code_3_0_rom0000_81_Q,
      O => my_cpu_N612
    );
  my_cpu_Mmux_left_ctrl_mux0014_4_f5 : MUXF5
    port map (
      I0 => my_cpu_N612,
      I1 => my_cpu_op_code_5_11_120,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_left_ctrl_mux0014_4_f5_115
    );
  my_cpu_Mmux_left_ctrl_mux0014_2_f6 : MUXF6
    port map (
      I0 => my_cpu_Mmux_left_ctrl_mux0014_4_f5_115,
      I1 => my_cpu_Mmux_left_ctrl_mux0014_3_f5_114,
      S => my_cpu_op_code(7),
      O => my_cpu_left_ctrl_mux0014_1_1
    );
  my_cpu_Mmux_left_ctrl_mux0014_61 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      O => my_cpu_N77
    );
  my_cpu_Mmux_left_ctrl_mux0014_71 : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_alu_ctrl_3_map23,
      I3 => my_cpu_op_code_3_0_rom0000_82_Q,
      O => my_cpu_N83
    );
  my_cpu_Mmux_left_ctrl_mux0014_5_f5 : MUXF5
    port map (
      I0 => my_cpu_N83,
      I1 => my_cpu_N77,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_left_ctrl_mux0014_5_f5_116
    );
  my_cpu_Mmux_left_ctrl_mux0014_31 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code_5_2,
      O => my_cpu_N93
    );
  my_cpu_Mmux_left_ctrl_mux0014_41 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_84_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      I3 => my_cpu_op_code(6),
      O => my_cpu_N103
    );
  my_cpu_Mmux_left_ctrl_mux0014_2_f5_0 : MUXF5
    port map (
      I0 => my_cpu_N103,
      I1 => my_cpu_N93,
      S => my_cpu_op_code(7),
      O => my_cpu_left_ctrl_mux0014_4_1
    );
  my_cpu_Mmux_next_state_mux0051_3 : LUT4
    generic map(
      INIT => X"F88B"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(0),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(2),
      I3 => my_cpu_md(0),
      O => my_cpu_N013
    );
  my_cpu_Mmux_next_state_mux0051_2_f5 : MUXF5
    port map (
      I0 => my_cpu_N114,
      I1 => my_cpu_N013,
      S => my_cpu_md(3),
      O => my_cpu_next_state_mux0051(0)
    );
  my_cpu_Mmux_next_state_mux0051_31 : LUT4
    generic map(
      INIT => X"C8B8"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(1),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(2),
      O => my_cpu_N212
    );
  my_cpu_Mmux_next_state_mux0051_2_f5_0 : MUXF5
    port map (
      I0 => my_cpu_N312,
      I1 => my_cpu_N212,
      S => my_cpu_md(3),
      O => my_cpu_next_state_mux0051(1)
    );
  my_cpu_Mmux_next_state_mux0051_32 : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(2),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(2),
      I3 => my_cpu_md(0),
      O => my_cpu_N412
    );
  my_cpu_Mmux_next_state_mux0051_2_f5_1 : MUXF5
    port map (
      I0 => my_cpu_N510,
      I1 => my_cpu_N412,
      S => my_cpu_md(3),
      O => my_cpu_next_state_mux0051(2)
    );
  my_cpu_Mmux_next_state_mux0051_33 : LUT4
    generic map(
      INIT => X"FBBB"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(3),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(2),
      O => my_cpu_N610
    );
  my_cpu_Mmux_next_state_mux0051_2_f5_2 : MUXF5
    port map (
      I0 => my_cpu_N76,
      I1 => my_cpu_N610,
      S => my_cpu_md(3),
      O => my_cpu_next_state_mux0051(3)
    );
  my_cpu_Mmux_next_state_mux0051_34 : LUT4
    generic map(
      INIT => X"F777"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(4),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(2),
      O => my_cpu_N82
    );
  my_cpu_Mmux_next_state_mux0051_2_f5_3 : MUXF5
    port map (
      I0 => my_cpu_N92,
      I1 => my_cpu_N82,
      S => my_cpu_md(3),
      O => my_cpu_next_state_mux0051_4_1
    );
  my_cpu_Mmux_next_state_mux0051_35 : LUT4
    generic map(
      INIT => X"F777"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(5),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(2),
      O => my_cpu_N102
    );
  my_cpu_Mmux_next_state_mux0051_2_f5_4 : MUXF5
    port map (
      I0 => my_cpu_N1112,
      I1 => my_cpu_N102,
      S => my_cpu_md(3),
      O => my_cpu_next_state_mux0051_5_1
    );
  my_cpu_Mmux_next_state_mux0051_36 : LUT4
    generic map(
      INIT => X"F777"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(6),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(2),
      O => my_cpu_N122
    );
  my_cpu_Mmux_next_state_mux0051_2_f5_5 : MUXF5
    port map (
      I0 => my_cpu_N132,
      I1 => my_cpu_N122,
      S => my_cpu_md(3),
      O => my_cpu_next_state_mux0051_6_1
    );
  my_cpu_Mmux_next_state_mux0051_37 : LUT4
    generic map(
      INIT => X"F777"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(7),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(2),
      O => my_cpu_N142
    );
  my_cpu_Mmux_next_state_mux0051_2_f5_6 : MUXF5
    port map (
      I0 => my_cpu_N152,
      I1 => my_cpu_N142,
      S => my_cpu_md(3),
      O => my_cpu_next_state_mux0051_7_1
    );
  my_cpu_Mmux_cc_ctrl_mux0002_6 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_1_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N012
    );
  my_cpu_Mmux_cc_ctrl_mux0002_5_f5 : MUXF5
    port map (
      I0 => my_cpu_N113,
      I1 => my_cpu_N012,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_cc_ctrl_mux0002_5_f5_117
    );
  my_cpu_Mmux_alu_ctrl_mux0008_6 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_4_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N011
    );
  my_cpu_Mmux_alu_ctrl_mux0008_7 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_143_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N112
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5 : MUXF5
    port map (
      I0 => my_cpu_N112,
      I1 => my_cpu_N011,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f5_118
    );
  my_cpu_Mmux_alu_ctrl_mux0008_61 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_14_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N210
    );
  my_cpu_Mmux_alu_ctrl_mux0008_71 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_153_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N310
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_0 : MUXF5
    port map (
      I0 => my_cpu_N310,
      I1 => my_cpu_N210,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f51
    );
  my_cpu_Mmux_alu_ctrl_mux0008_62 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_15_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N410
    );
  my_cpu_Mmux_alu_ctrl_mux0008_72 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_154_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N56
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_1 : MUXF5
    port map (
      I0 => my_cpu_N56,
      I1 => my_cpu_N410,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f52
    );
  my_cpu_Mmux_alu_ctrl_mux0008_63 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_16_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N61
    );
  my_cpu_Mmux_alu_ctrl_mux0008_73 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_155_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N71
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_2 : MUXF5
    port map (
      I0 => my_cpu_N71,
      I1 => my_cpu_N61,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f53
    );
  my_cpu_Mmux_alu_ctrl_mux0008_64 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_17_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N81
    );
  my_cpu_Mmux_alu_ctrl_mux0008_74 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_156_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N91
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_3 : MUXF5
    port map (
      I0 => my_cpu_N91,
      I1 => my_cpu_N81,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f54
    );
  my_cpu_Mmux_alu_ctrl_mux0008_65 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_18_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N101
    );
  my_cpu_Mmux_alu_ctrl_mux0008_75 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_157_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N1111
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_4 : MUXF5
    port map (
      I0 => my_cpu_N1111,
      I1 => my_cpu_N101,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f55
    );
  my_cpu_Mmux_alu_ctrl_mux0008_66 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_19_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N121
    );
  my_cpu_Mmux_alu_ctrl_mux0008_76 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_158_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N131
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_5 : MUXF5
    port map (
      I0 => my_cpu_N131,
      I1 => my_cpu_N121,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f56
    );
  my_cpu_Mmux_alu_ctrl_mux0008_67 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_20_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N141
    );
  my_cpu_Mmux_alu_ctrl_mux0008_77 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_159_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N151
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_6 : MUXF5
    port map (
      I0 => my_cpu_N151,
      I1 => my_cpu_N141,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f57
    );
  my_cpu_Mmux_alu_ctrl_mux0008_68 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_21_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N161
    );
  my_cpu_Mmux_alu_ctrl_mux0008_78 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_160_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N171
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_7 : MUXF5
    port map (
      I0 => my_cpu_N171,
      I1 => my_cpu_N161,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f58
    );
  my_cpu_Mmux_alu_ctrl_mux0008_69 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_22_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N181
    );
  my_cpu_Mmux_alu_ctrl_mux0008_79 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_161_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N191
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_8 : MUXF5
    port map (
      I0 => my_cpu_N191,
      I1 => my_cpu_N181,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f59
    );
  my_cpu_Mmux_alu_ctrl_mux0008_610 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_23_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N201
    );
  my_cpu_Mmux_alu_ctrl_mux0008_710 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_162_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N211
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_9 : MUXF5
    port map (
      I0 => my_cpu_N211,
      I1 => my_cpu_N201,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f510
    );
  my_cpu_Mmux_alu_ctrl_mux0008_611 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_5_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N221
    );
  my_cpu_Mmux_alu_ctrl_mux0008_711 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_144_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N231
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_10 : MUXF5
    port map (
      I0 => my_cpu_N231,
      I1 => my_cpu_N221,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f511
    );
  my_cpu_Mmux_alu_ctrl_mux0008_612 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_24_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N241
    );
  my_cpu_Mmux_alu_ctrl_mux0008_712 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_163_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N251
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_11 : MUXF5
    port map (
      I0 => my_cpu_N251,
      I1 => my_cpu_N241,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f512
    );
  my_cpu_Mmux_alu_ctrl_mux0008_613 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_25_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N261
    );
  my_cpu_Mmux_alu_ctrl_mux0008_713 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_164_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N271
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_12 : MUXF5
    port map (
      I0 => my_cpu_N271,
      I1 => my_cpu_N261,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f513
    );
  my_cpu_Mmux_alu_ctrl_mux0008_614 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_26_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N281
    );
  my_cpu_Mmux_alu_ctrl_mux0008_714 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_165_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N291
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_13 : MUXF5
    port map (
      I0 => my_cpu_N291,
      I1 => my_cpu_N281,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f514
    );
  my_cpu_Mmux_alu_ctrl_mux0008_615 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_27_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N301
    );
  my_cpu_Mmux_alu_ctrl_mux0008_715 : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_alu_ctrl_3_map23,
      I3 => my_cpu_op_code_3_0_rom0000_166_Q,
      O => my_cpu_N311
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_14 : MUXF5
    port map (
      I0 => my_cpu_N311,
      I1 => my_cpu_N301,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f515
    );
  my_cpu_Mmux_alu_ctrl_mux0008_616 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_28_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N321
    );
  my_cpu_Mmux_alu_ctrl_mux0008_716 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_167_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N331
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_15 : MUXF5
    port map (
      I0 => my_cpu_N331,
      I1 => my_cpu_N321,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f516
    );
  my_cpu_Mmux_alu_ctrl_mux0008_617 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_29_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N341
    );
  my_cpu_Mmux_alu_ctrl_mux0008_717 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_168_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N351
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_16 : MUXF5
    port map (
      I0 => my_cpu_N351,
      I1 => my_cpu_N341,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f517
    );
  my_cpu_Mmux_alu_ctrl_mux0008_618 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_30_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N361
    );
  my_cpu_Mmux_alu_ctrl_mux0008_718 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_169_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N371
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_17 : MUXF5
    port map (
      I0 => my_cpu_N371,
      I1 => my_cpu_N361,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f518
    );
  my_cpu_Mmux_alu_ctrl_mux0008_619 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_31_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N381
    );
  my_cpu_Mmux_alu_ctrl_mux0008_719 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_170_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N391
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_18 : MUXF5
    port map (
      I0 => my_cpu_N391,
      I1 => my_cpu_N381,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f519
    );
  my_cpu_Mmux_alu_ctrl_mux0008_620 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_32_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N401
    );
  my_cpu_Mmux_alu_ctrl_mux0008_720 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_171_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N411
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_19 : MUXF5
    port map (
      I0 => my_cpu_N411,
      I1 => my_cpu_N401,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f520
    );
  my_cpu_Mmux_alu_ctrl_mux0008_621 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_33_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N421
    );
  my_cpu_Mmux_alu_ctrl_mux0008_721 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_172_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N431
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_20 : MUXF5
    port map (
      I0 => my_cpu_N431,
      I1 => my_cpu_N421,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f521
    );
  my_cpu_Mmux_alu_ctrl_mux0008_622 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_6_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N441
    );
  my_cpu_Mmux_alu_ctrl_mux0008_722 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code_3_0_rom0000_145_Q,
      I2 => my_cpu_op_code(5),
      O => my_cpu_N451
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_21 : MUXF5
    port map (
      I0 => my_cpu_N451,
      I1 => my_cpu_N441,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f522
    );
  my_cpu_Mmux_alu_ctrl_mux0008_9_f5 : MUXF5
    port map (
      I0 => my_cpu_N471,
      I1 => my_cpu_N461,
      S => my_cpu_op_code(5),
      O => my_cpu_Mmux_alu_ctrl_mux0008_9_f5_119
    );
  my_cpu_Mmux_alu_ctrl_mux0008_623 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_34_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N481
    );
  my_cpu_Mmux_alu_ctrl_mux0008_723 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_173_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N491
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_22 : MUXF5
    port map (
      I0 => my_cpu_N491,
      I1 => my_cpu_N481,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f523
    );
  my_cpu_Mmux_alu_ctrl_mux0008_624 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_35_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N501
    );
  my_cpu_Mmux_alu_ctrl_mux0008_724 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_174_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N511
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_23 : MUXF5
    port map (
      I0 => my_cpu_N511,
      I1 => my_cpu_N501,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f524
    );
  my_cpu_Mmux_alu_ctrl_mux0008_625 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_36_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N521
    );
  my_cpu_Mmux_alu_ctrl_mux0008_725 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_175_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N531
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_24 : MUXF5
    port map (
      I0 => my_cpu_N531,
      I1 => my_cpu_N521,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f525
    );
  my_cpu_Mmux_alu_ctrl_mux0008_626 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_37_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N541
    );
  my_cpu_Mmux_alu_ctrl_mux0008_726 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_176_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N551
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_25 : MUXF5
    port map (
      I0 => my_cpu_N551,
      I1 => my_cpu_N541,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f526
    );
  my_cpu_Mmux_alu_ctrl_mux0008_627 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_38_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N561
    );
  my_cpu_Mmux_alu_ctrl_mux0008_727 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_177_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N57
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_26 : MUXF5
    port map (
      I0 => my_cpu_N57,
      I1 => my_cpu_N561,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f527
    );
  my_cpu_Mmux_alu_ctrl_mux0008_628 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_40_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N58
    );
  my_cpu_Mmux_alu_ctrl_mux0008_728 : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_acca_ctrl_mux0005(3),
      I3 => my_cpu_op_code_3_0_rom0000_179_Q,
      O => my_cpu_N59
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_27 : MUXF5
    port map (
      I0 => my_cpu_N59,
      I1 => my_cpu_N58,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f528
    );
  my_cpu_Mmux_alu_ctrl_mux0008_629 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_7_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N60
    );
  my_cpu_Mmux_alu_ctrl_mux0008_729 : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_cond_true_cmp_eq0003,
      I3 => my_cpu_op_code_3_0_rom0000_146_Q,
      O => my_cpu_N611
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_28 : MUXF5
    port map (
      I0 => my_cpu_N611,
      I1 => my_cpu_N60,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f529
    );
  my_cpu_Mmux_alu_ctrl_mux0008_630 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_8_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N64
    );
  my_cpu_Mmux_alu_ctrl_mux0008_730 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_147_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N65
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_29 : MUXF5
    port map (
      I0 => my_cpu_N65,
      I1 => my_cpu_N64,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f530
    );
  my_cpu_Mmux_alu_ctrl_mux0008_631 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_9_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N66
    );
  my_cpu_Mmux_alu_ctrl_mux0008_731 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_148_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N67
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_30 : MUXF5
    port map (
      I0 => my_cpu_N67,
      I1 => my_cpu_N66,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f531
    );
  my_cpu_Mmux_alu_ctrl_mux0008_632 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_10_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N68
    );
  my_cpu_Mmux_alu_ctrl_mux0008_732 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_149_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N69
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_31 : MUXF5
    port map (
      I0 => my_cpu_N69,
      I1 => my_cpu_N68,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f532
    );
  my_cpu_Mmux_alu_ctrl_mux0008_633 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_11_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N70
    );
  my_cpu_Mmux_alu_ctrl_mux0008_733 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_150_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N711
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_32 : MUXF5
    port map (
      I0 => my_cpu_N711,
      I1 => my_cpu_N70,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f533
    );
  my_cpu_Mmux_alu_ctrl_mux0008_634 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_12_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N72
    );
  my_cpu_Mmux_alu_ctrl_mux0008_734 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_151_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N73
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_33 : MUXF5
    port map (
      I0 => my_cpu_N73,
      I1 => my_cpu_N72,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f534
    );
  my_cpu_Mmux_alu_ctrl_mux0008_635 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_13_Q,
      I1 => my_cpu_op_code(5),
      O => my_cpu_N74
    );
  my_cpu_Mmux_alu_ctrl_mux0008_735 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_152_Q,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_N75
    );
  my_cpu_Mmux_alu_ctrl_mux0008_5_f5_34 : MUXF5
    port map (
      I0 => my_cpu_N75,
      I1 => my_cpu_N74,
      S => my_cpu_op_code(6),
      O => my_cpu_Mmux_alu_ctrl_mux0008_5_f535
    );
  my_cpu_Mmux_sp_ctrl_mux0006_2_f5 : MUXF5
    port map (
      I0 => my_cpu_N111,
      I1 => my_cpu_N01,
      S => my_cpu_op_code(7),
      O => my_cpu_sp_ctrl_mux0006_2_1
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_15_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(14),
      LI => my_cpu_N55,
      O => my_cpu_out_alu_addsub0000(15)
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_14_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(13),
      LI => my_cpu_N54,
      O => my_cpu_out_alu_addsub0000(14)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(13),
      DI => my_cpu_out_alu_mux0000(14),
      S => my_cpu_N54,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(14)
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_13_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(12),
      LI => my_cpu_N53,
      O => my_cpu_out_alu_addsub0000(13)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(12),
      DI => my_cpu_out_alu_mux0000(13),
      S => my_cpu_N53,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(13)
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_12_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(11),
      LI => my_cpu_N52,
      O => my_cpu_out_alu_addsub0000(12)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(11),
      DI => my_cpu_out_alu_mux0000(12),
      S => my_cpu_N52,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(12)
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_11_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(10),
      LI => my_cpu_N51,
      O => my_cpu_out_alu_addsub0000(11)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(10),
      DI => my_cpu_out_alu_mux0000(11),
      S => my_cpu_N51,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(11)
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_10_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(9),
      LI => my_cpu_N50,
      O => my_cpu_out_alu_addsub0000(10)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(9),
      DI => my_cpu_out_alu_mux0000(10),
      S => my_cpu_N50,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(10)
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_9_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(8),
      LI => my_cpu_N49,
      O => my_cpu_out_alu_addsub0000(9)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(8),
      DI => my_cpu_out_alu_mux0000(9),
      S => my_cpu_N49,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(9)
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_8_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(7),
      LI => my_cpu_N48,
      O => my_cpu_out_alu_addsub0000(8)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(7),
      DI => my_cpu_out_alu_mux0000(8),
      S => my_cpu_N48,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(8)
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_7_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(6),
      LI => my_cpu_N47,
      O => my_cpu_out_alu_addsub0000(7)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(6),
      DI => my_cpu_out_alu_mux0000(7),
      S => my_cpu_N47,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(7)
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_7_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_out_alu_mux0000(7),
      I1 => my_cpu_out_alu_mux0001(7),
      I2 => my_cpu_out_alu_or0006,
      O => my_cpu_N47
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_6_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(5),
      LI => my_cpu_N46,
      O => my_cpu_out_alu_addsub0000(6)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(5),
      DI => my_cpu_out_alu_mux0000(6),
      S => my_cpu_N46,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(6)
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_6_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_out_alu_mux0000(6),
      I1 => my_cpu_out_alu_mux0001(6),
      I2 => my_cpu_out_alu_or0006,
      O => my_cpu_N46
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_5_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(4),
      LI => my_cpu_N45,
      O => my_cpu_out_alu_addsub0000(5)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(4),
      DI => my_cpu_out_alu_mux0000(5),
      S => my_cpu_N45,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(5)
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_5_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_out_alu_mux0000(5),
      I1 => my_cpu_out_alu_mux0001(5),
      I2 => my_cpu_out_alu_or0006,
      O => my_cpu_N45
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_4_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(3),
      LI => my_cpu_N44,
      O => my_cpu_out_alu_addsub0000(4)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(3),
      DI => my_cpu_out_alu_mux0000(4),
      S => my_cpu_N44,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(4)
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_4_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_out_alu_mux0000(4),
      I1 => my_cpu_out_alu_mux0001(4),
      I2 => my_cpu_out_alu_or0006,
      O => my_cpu_N44
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_3_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(2),
      LI => my_cpu_N43,
      O => my_cpu_out_alu_addsub0000(3)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(2),
      DI => my_cpu_out_alu_mux0000(3),
      S => my_cpu_N43,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(3)
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_3_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_out_alu_mux0000(3),
      I1 => my_cpu_out_alu_mux0001(3),
      I2 => my_cpu_out_alu_or0006,
      O => my_cpu_N43
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_2_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(1),
      LI => my_cpu_N42,
      O => my_cpu_out_alu_addsub0000(2)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(1),
      DI => my_cpu_out_alu_mux0000(2),
      S => my_cpu_N42,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(2)
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_2_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_out_alu_mux0000(2),
      I1 => my_cpu_out_alu_mux0001(2),
      I2 => my_cpu_out_alu_or0006,
      O => my_cpu_N42
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_1_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(0),
      LI => my_cpu_N41,
      O => my_cpu_out_alu_addsub0000(1)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0000_cy(0),
      DI => my_cpu_out_alu_mux0000(1),
      S => my_cpu_N41,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(1)
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_1_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_out_alu_mux0000(1),
      I1 => my_cpu_out_alu_mux0001(1),
      I2 => my_cpu_out_alu_or0006,
      O => my_cpu_N41
    );
  my_cpu_Maddsub_out_alu_addsub0000_xor_0_Q : XORCY
    port map (
      CI => my_cpu_out_alu_or0006,
      LI => my_cpu_N40,
      O => my_cpu_out_alu_addsub0000(0)
    );
  my_cpu_Maddsub_out_alu_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => my_cpu_out_alu_or0006,
      DI => my_cpu_out_alu_mux0000(0),
      S => my_cpu_N40,
      O => my_cpu_Maddsub_out_alu_addsub0000_cy(0)
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_0_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_out_alu_mux0000(0),
      I1 => my_cpu_out_alu_mux0001(0),
      I2 => my_cpu_out_alu_or0006,
      O => my_cpu_N40
    );
  my_cpu_Madd_pc_add0000_xor_15_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(14),
      LI => my_cpu_Madd_pc_add0000_xor_15_rt_432,
      O => my_cpu_pc_add0000(15)
    );
  my_cpu_Madd_pc_add0000_xor_14_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(13),
      LI => my_cpu_Madd_pc_add0000_cy_14_rt_369,
      O => my_cpu_pc_add0000(14)
    );
  my_cpu_Madd_pc_add0000_cy_14_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(13),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_14_rt_369,
      O => my_cpu_Madd_pc_add0000_cy(14)
    );
  my_cpu_Madd_pc_add0000_xor_13_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(12),
      LI => my_cpu_Madd_pc_add0000_cy_13_rt_370,
      O => my_cpu_pc_add0000(13)
    );
  my_cpu_Madd_pc_add0000_cy_13_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(12),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_13_rt_370,
      O => my_cpu_Madd_pc_add0000_cy(13)
    );
  my_cpu_Madd_pc_add0000_xor_12_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(11),
      LI => my_cpu_Madd_pc_add0000_cy_12_rt_371,
      O => my_cpu_pc_add0000(12)
    );
  my_cpu_Madd_pc_add0000_cy_12_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(11),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_12_rt_371,
      O => my_cpu_Madd_pc_add0000_cy(12)
    );
  my_cpu_Madd_pc_add0000_xor_11_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(10),
      LI => my_cpu_Madd_pc_add0000_cy_11_rt_372,
      O => my_cpu_pc_add0000(11)
    );
  my_cpu_Madd_pc_add0000_cy_11_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(10),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_11_rt_372,
      O => my_cpu_Madd_pc_add0000_cy(11)
    );
  my_cpu_Madd_pc_add0000_xor_10_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(9),
      LI => my_cpu_Madd_pc_add0000_cy_10_rt_373,
      O => my_cpu_pc_add0000(10)
    );
  my_cpu_Madd_pc_add0000_cy_10_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(9),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_10_rt_373,
      O => my_cpu_Madd_pc_add0000_cy(10)
    );
  my_cpu_Madd_pc_add0000_xor_9_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(8),
      LI => my_cpu_Madd_pc_add0000_cy_9_rt_374,
      O => my_cpu_pc_add0000(9)
    );
  my_cpu_Madd_pc_add0000_cy_9_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(8),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_9_rt_374,
      O => my_cpu_Madd_pc_add0000_cy(9)
    );
  my_cpu_Madd_pc_add0000_xor_8_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(7),
      LI => my_cpu_Madd_pc_add0000_cy_8_rt_375,
      O => my_cpu_pc_add0000(8)
    );
  my_cpu_Madd_pc_add0000_cy_8_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(7),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_8_rt_375,
      O => my_cpu_Madd_pc_add0000_cy(8)
    );
  my_cpu_Madd_pc_add0000_xor_7_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(6),
      LI => my_cpu_Madd_pc_add0000_cy_7_rt_376,
      O => my_cpu_pc_add0000(7)
    );
  my_cpu_Madd_pc_add0000_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(6),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_7_rt_376,
      O => my_cpu_Madd_pc_add0000_cy(7)
    );
  my_cpu_Madd_pc_add0000_xor_6_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(5),
      LI => my_cpu_Madd_pc_add0000_cy_6_rt_377,
      O => my_cpu_pc_add0000(6)
    );
  my_cpu_Madd_pc_add0000_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(5),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_6_rt_377,
      O => my_cpu_Madd_pc_add0000_cy(6)
    );
  my_cpu_Madd_pc_add0000_xor_5_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(4),
      LI => my_cpu_Madd_pc_add0000_cy_5_rt_378,
      O => my_cpu_pc_add0000(5)
    );
  my_cpu_Madd_pc_add0000_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(4),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_5_rt_378,
      O => my_cpu_Madd_pc_add0000_cy(5)
    );
  my_cpu_Madd_pc_add0000_xor_4_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(3),
      LI => my_cpu_Madd_pc_add0000_cy_4_rt_379,
      O => my_cpu_pc_add0000(4)
    );
  my_cpu_Madd_pc_add0000_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(3),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_4_rt_379,
      O => my_cpu_Madd_pc_add0000_cy(4)
    );
  my_cpu_Madd_pc_add0000_xor_3_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(2),
      LI => my_cpu_Madd_pc_add0000_cy_3_rt_380,
      O => my_cpu_pc_add0000(3)
    );
  my_cpu_Madd_pc_add0000_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(2),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_3_rt_380,
      O => my_cpu_Madd_pc_add0000_cy(3)
    );
  my_cpu_Madd_pc_add0000_xor_2_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(1),
      LI => my_cpu_Madd_pc_add0000_cy_2_rt_381,
      O => my_cpu_pc_add0000(2)
    );
  my_cpu_Madd_pc_add0000_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(1),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_2_rt_381,
      O => my_cpu_Madd_pc_add0000_cy(2)
    );
  my_cpu_Madd_pc_add0000_xor_1_Q : XORCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(0),
      LI => my_cpu_Madd_pc_add0000_cy_1_rt_382,
      O => my_cpu_pc_add0000(1)
    );
  my_cpu_Madd_pc_add0000_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_Madd_pc_add0000_cy(0),
      DI => cf_cs1_OBUF_9,
      S => my_cpu_Madd_pc_add0000_cy_1_rt_382,
      O => my_cpu_Madd_pc_add0000_cy(1)
    );
  my_cpu_Madd_pc_add0000_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => my_cpu_N38,
      O => my_cpu_Madd_pc_add0000_cy(0)
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_15_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(14),
      LI => my_cpu_N37,
      O => my_cpu_out_alu_addsub0001(15)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_15_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(15),
      I1 => my_cpu_right(15),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N37
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_14_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(13),
      LI => my_cpu_N36,
      O => my_cpu_out_alu_addsub0001(14)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_14_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(13),
      DI => my_cpu_left(14),
      S => my_cpu_N36,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(14)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_14_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(14),
      I1 => my_cpu_right(14),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N36
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_13_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(12),
      LI => my_cpu_N35,
      O => my_cpu_out_alu_addsub0001(13)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_13_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(12),
      DI => my_cpu_left(13),
      S => my_cpu_N35,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(13)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_13_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(13),
      I1 => my_cpu_right(13),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N35
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_12_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(11),
      LI => my_cpu_N34,
      O => my_cpu_out_alu_addsub0001(12)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_12_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(11),
      DI => my_cpu_left(12),
      S => my_cpu_N34,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(12)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_12_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(12),
      I1 => my_cpu_right(12),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N34
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_11_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(10),
      LI => my_cpu_N33,
      O => my_cpu_out_alu_addsub0001(11)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_11_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(10),
      DI => my_cpu_left(11),
      S => my_cpu_N33,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(11)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_11_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(11),
      I1 => my_cpu_right(11),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N33
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_10_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(9),
      LI => my_cpu_N32,
      O => my_cpu_out_alu_addsub0001(10)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_10_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(9),
      DI => my_cpu_left(10),
      S => my_cpu_N32,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(10)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_10_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(10),
      I1 => my_cpu_right(10),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N32
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_9_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(8),
      LI => my_cpu_N31,
      O => my_cpu_out_alu_addsub0001(9)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_9_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(8),
      DI => my_cpu_left(9),
      S => my_cpu_N31,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(9)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_9_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(9),
      I1 => my_cpu_right(9),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N31
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_8_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(7),
      LI => my_cpu_N30,
      O => my_cpu_out_alu_addsub0001(8)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_8_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(7),
      DI => my_cpu_left(8),
      S => my_cpu_N30,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(8)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_8_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(8),
      I1 => my_cpu_right(8),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N30
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_7_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(6),
      LI => my_cpu_N29,
      O => my_cpu_out_alu_addsub0001(7)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(6),
      DI => my_cpu_left(7),
      S => my_cpu_N29,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(7)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_7_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(7),
      I1 => my_cpu_right(7),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N29
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_6_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(5),
      LI => my_cpu_N28,
      O => my_cpu_out_alu_addsub0001(6)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(5),
      DI => my_cpu_left(6),
      S => my_cpu_N28,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(6)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_6_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(6),
      I1 => my_cpu_right(6),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N28
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_5_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(4),
      LI => my_cpu_N27,
      O => my_cpu_out_alu_addsub0001(5)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(4),
      DI => my_cpu_left(5),
      S => my_cpu_N27,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(5)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_5_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(5),
      I1 => my_cpu_right(5),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N27
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_4_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(3),
      LI => my_cpu_N26,
      O => my_cpu_out_alu_addsub0001(4)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(3),
      DI => my_cpu_left(4),
      S => my_cpu_N26,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(4)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_4_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(4),
      I1 => my_cpu_right(4),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N26
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_3_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(2),
      LI => my_cpu_N25,
      O => my_cpu_out_alu_addsub0001(3)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(2),
      DI => my_cpu_left(3),
      S => my_cpu_N25,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(3)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_3_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(3),
      I1 => my_cpu_right(3),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N25
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_2_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(1),
      LI => my_cpu_N24,
      O => my_cpu_out_alu_addsub0001(2)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(1),
      DI => my_cpu_left(2),
      S => my_cpu_N24,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(2)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_2_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(2),
      I1 => my_cpu_right(2),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N24
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_1_Q : XORCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(0),
      LI => my_cpu_N23,
      O => my_cpu_out_alu_addsub0001(1)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_Maddsub_out_alu_addsub0001_cy(0),
      DI => my_cpu_left(1),
      S => my_cpu_N23,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(1)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_1_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(1),
      I1 => my_cpu_right(1),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N23
    );
  my_cpu_Maddsub_out_alu_addsub0001_xor_0_Q : XORCY
    port map (
      CI => my_cpu_out_alu_mux0003,
      LI => my_cpu_N22,
      O => my_cpu_out_alu_addsub0001(0)
    );
  my_cpu_Maddsub_out_alu_addsub0001_cy_0_Q : MUXCY
    port map (
      CI => my_cpu_out_alu_mux0003,
      DI => my_cpu_left(0),
      S => my_cpu_N22,
      O => my_cpu_Maddsub_out_alu_addsub0001_cy(0)
    );
  my_cpu_Maddsub_out_alu_addsub0001_lut_0_Q : LUT3
    generic map(
      INIT => X"96"
    )
    port map (
      I0 => my_cpu_left(0),
      I1 => my_cpu_right(0),
      I2 => my_cpu_out_alu_mux0003,
      O => my_cpu_N22
    );
  my_cpu_up_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_9_mux0000,
      Q => my_cpu_up(9)
    );
  my_cpu_yreg_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_14_mux0000,
      Q => my_cpu_yreg(14)
    );
  my_cpu_up_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_13_mux0000,
      Q => my_cpu_up(13)
    );
  my_cpu_pc_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_15_mux0000,
      Q => my_cpu_pc(15)
    );
  my_cpu_yreg_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_1_mux0000,
      Q => my_cpu_yreg(1)
    );
  my_cpu_up_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_8_mux0000,
      Q => my_cpu_up(8)
    );
  my_cpu_yreg_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_13_mux0000,
      Q => my_cpu_yreg(13)
    );
  my_cpu_up_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_12_mux0000,
      Q => my_cpu_up(12)
    );
  my_cpu_pc_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_14_mux0000,
      Q => my_cpu_pc(14)
    );
  my_cpu_yreg_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_0_mux0000,
      Q => my_cpu_yreg(0)
    );
  my_cpu_up_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_7_mux0000,
      Q => my_cpu_up(7)
    );
  my_cpu_yreg_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_12_mux0000,
      Q => my_cpu_yreg(12)
    );
  my_cpu_pc_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_13_mux0000,
      Q => my_cpu_pc(13)
    );
  my_cpu_up_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_6_mux0000,
      Q => my_cpu_up(6)
    );
  my_cpu_up_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_11_mux0000,
      Q => my_cpu_up(11)
    );
  my_cpu_yreg_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_11_mux0000,
      Q => my_cpu_yreg(11)
    );
  my_cpu_up_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_10_mux0000,
      Q => my_cpu_up(10)
    );
  my_cpu_up_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_5_mux0000,
      Q => my_cpu_up(5)
    );
  my_cpu_yreg_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_10_mux0000,
      Q => my_cpu_yreg(10)
    );
  my_cpu_pc_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_12_mux0000,
      Q => my_cpu_pc(12)
    );
  my_cpu_pc_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_11_mux0000,
      Q => my_cpu_pc(11)
    );
  my_cpu_up_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_4_mux0000,
      Q => my_cpu_up(4)
    );
  my_cpu_pc_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_10_mux0000,
      Q => my_cpu_pc(10)
    );
  my_cpu_up_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_3_mux0000,
      Q => my_cpu_up(3)
    );
  my_cpu_nmi_req : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_nmi_req_and0001,
      D => cf_cs1_OBUF_9,
      R => reset,
      S => my_cpu_nmi_req_and0000,
      Q => my_cpu_nmi_req_165
    );
  my_cpu_up_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_2_mux0000,
      Q => my_cpu_up(2)
    );
  my_cpu_up_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_1_mux0000,
      Q => my_cpu_up(1)
    );
  my_cpu_accb_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_accb_mux0001(0),
      Q => my_cpu_accb(7)
    );
  my_cpu_accb_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_accb_mux0001(1),
      Q => my_cpu_accb(6)
    );
  my_cpu_accb_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_accb_mux0001(2),
      Q => my_cpu_accb(5)
    );
  my_cpu_accb_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_accb_mux0001(3),
      Q => my_cpu_accb(4)
    );
  my_cpu_accb_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_accb_mux0001(4),
      Q => my_cpu_accb(3)
    );
  my_cpu_accb_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_accb_mux0001(5),
      Q => my_cpu_accb(2)
    );
  my_cpu_accb_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_accb_mux0001(6),
      Q => my_cpu_accb(1)
    );
  my_cpu_accb_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_accb_mux0001(7),
      Q => my_cpu_accb(0)
    );
  my_cpu_acca_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_acca_mux0001(0),
      Q => my_cpu_acca(7)
    );
  my_cpu_acca_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_acca_mux0001(1),
      Q => my_cpu_acca(6)
    );
  my_cpu_acca_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_acca_mux0001(2),
      Q => my_cpu_acca(5)
    );
  my_cpu_acca_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_acca_mux0001(3),
      Q => my_cpu_acca(4)
    );
  my_cpu_acca_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_acca_mux0001(4),
      Q => my_cpu_acca(3)
    );
  my_cpu_acca_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_acca_mux0001(5),
      Q => my_cpu_acca(2)
    );
  my_cpu_acca_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_acca_mux0001(6),
      Q => my_cpu_acca(1)
    );
  my_cpu_acca_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_acca_mux0001(7),
      Q => my_cpu_acca(0)
    );
  my_cpu_up_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_0_mux0000,
      Q => my_cpu_up(0)
    );
  my_cpu_pre_code_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pre_code_mux0001(0),
      Q => my_cpu_pre_code(7)
    );
  my_cpu_pre_code_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pre_code_mux0001(1),
      Q => my_cpu_pre_code(6)
    );
  my_cpu_pre_code_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pre_code_mux0001(2),
      Q => my_cpu_pre_code(5)
    );
  my_cpu_pre_code_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pre_code_mux0001(3),
      Q => my_cpu_pre_code(4)
    );
  my_cpu_pre_code_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pre_code_mux0001(4),
      Q => my_cpu_pre_code(3)
    );
  my_cpu_pre_code_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pre_code_mux0001(5),
      Q => my_cpu_pre_code(2)
    );
  my_cpu_pre_code_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pre_code_mux0001(6),
      Q => my_cpu_pre_code(1)
    );
  my_cpu_pre_code_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pre_code_mux0001(7),
      Q => my_cpu_pre_code(0)
    );
  my_cpu_sp_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_15_mux0000,
      Q => my_cpu_sp(15)
    );
  my_cpu_state_7 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_next_state(7),
      R => reset,
      Q => my_cpu_state(7)
    );
  my_cpu_state_6 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_next_state(6),
      R => reset,
      Q => my_cpu_state(6)
    );
  my_cpu_state_5 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_next_state(5),
      R => reset,
      Q => my_cpu_state(5)
    );
  my_cpu_state_4 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_next_state(4),
      R => reset,
      Q => my_cpu_state(4)
    );
  my_cpu_state_3 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_next_state(3),
      R => reset,
      Q => my_cpu_state(3)
    );
  my_cpu_state_2 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_next_state(2),
      R => reset,
      Q => my_cpu_state(2)
    );
  my_cpu_state_1 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_next_state(1),
      R => reset,
      Q => my_cpu_state(1)
    );
  my_cpu_state_0 : FDRE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_next_state(0),
      R => reset,
      Q => my_cpu_state(0)
    );
  my_cpu_sp_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_14_mux0000,
      Q => my_cpu_sp(14)
    );
  my_cpu_md_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_15_mux0001,
      Q => my_cpu_md(15)
    );
  my_cpu_md_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_14_mux0001,
      Q => my_cpu_md(14)
    );
  my_cpu_sp_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_13_mux0000,
      Q => my_cpu_sp(13)
    );
  my_cpu_nmi_ack : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_nmi_ack_mux0001_155,
      Q => my_cpu_nmi_ack_168
    );
  my_cpu_sp_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_12_mux0000,
      Q => my_cpu_sp(12)
    );
  my_cpu_md_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_13_mux0001,
      Q => my_cpu_md(13)
    );
  my_cpu_md_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_12_mux0001,
      Q => my_cpu_md(12)
    );
  my_cpu_sp_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_11_mux0000,
      Q => my_cpu_sp(11)
    );
  my_cpu_sp_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_9_mux0000,
      Q => my_cpu_sp(9)
    );
  my_cpu_sp_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_10_mux0000,
      Q => my_cpu_sp(10)
    );
  my_cpu_md_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_11_mux0001,
      Q => my_cpu_md(11)
    );
  my_cpu_md_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_10_mux0001,
      Q => my_cpu_md(10)
    );
  my_cpu_sp_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_8_mux0000,
      Q => my_cpu_sp(8)
    );
  my_cpu_sp_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_7_mux0000,
      Q => my_cpu_sp(7)
    );
  my_cpu_ea_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_8_mux0001,
      Q => my_cpu_ea(8)
    );
  my_cpu_ea_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_9_mux0001,
      Q => my_cpu_ea(9)
    );
  my_cpu_sp_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_6_mux0000,
      Q => my_cpu_sp(6)
    );
  my_cpu_ea_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_7_mux0001_169,
      Q => my_cpu_ea(7)
    );
  my_cpu_ea_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_6_mux0001_166,
      Q => my_cpu_ea(6)
    );
  my_cpu_sp_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_4_mux0000,
      Q => my_cpu_sp(4)
    );
  my_cpu_sp_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_5_mux0000,
      Q => my_cpu_sp(5)
    );
  my_cpu_pc_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_9_mux0000,
      Q => my_cpu_pc(9)
    );
  my_cpu_ea_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_15_mux0001,
      Q => my_cpu_ea(15)
    );
  my_cpu_sp_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_3_mux0000,
      Q => my_cpu_sp(3)
    );
  my_cpu_pc_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_8_mux0000,
      Q => my_cpu_pc(8)
    );
  my_cpu_ea_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_5_mux0001_163,
      Q => my_cpu_ea(5)
    );
  my_cpu_ea_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_14_mux0001,
      Q => my_cpu_ea(14)
    );
  my_cpu_ea_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_4_mux0001_160,
      Q => my_cpu_ea(4)
    );
  my_cpu_pc_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_7_mux0000,
      Q => my_cpu_pc(7)
    );
  my_cpu_ea_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_13_mux0001,
      Q => my_cpu_ea(13)
    );
  my_cpu_sp_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_2_mux0000,
      Q => my_cpu_sp(2)
    );
  my_cpu_iv_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_iv_mux0001(0),
      Q => my_cpu_iv(2)
    );
  my_cpu_iv_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_iv_mux0001(1),
      Q => my_cpu_iv(1)
    );
  my_cpu_iv_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_iv_mux0001(2),
      Q => my_cpu_iv(0)
    );
  my_cpu_md_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_9_mux0001,
      Q => my_cpu_md(9)
    );
  my_cpu_sp_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_1_mux0000,
      Q => my_cpu_sp(1)
    );
  my_cpu_pc_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_6_mux0000,
      Q => my_cpu_pc(6)
    );
  my_cpu_ea_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_3_mux0001_159,
      Q => my_cpu_ea(3)
    );
  my_cpu_ea_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_12_mux0001,
      Q => my_cpu_ea(12)
    );
  my_cpu_md_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_8_mux0001,
      Q => my_cpu_md(8)
    );
  my_cpu_ea_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_2_mux0001_158,
      Q => my_cpu_ea(2)
    );
  my_cpu_sp_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_sp_0_mux0000,
      Q => my_cpu_sp(0)
    );
  my_cpu_state_stack_2_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_2_mux0001(7),
      Q => my_cpu_state_stack_2_7_128
    );
  my_cpu_state_stack_2_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_2_mux0001(6),
      Q => my_cpu_state_stack_2_6_127
    );
  my_cpu_state_stack_2_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_2_mux0001(5),
      Q => my_cpu_state_stack_2_5_126
    );
  my_cpu_state_stack_2_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_2_mux0001(4),
      Q => my_cpu_state_stack_2_4_125
    );
  my_cpu_state_stack_2_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_2_mux0001(3),
      Q => my_cpu_state_stack_2_3_124
    );
  my_cpu_state_stack_2_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_2_mux0001(2),
      Q => my_cpu_state_stack_2_2_123
    );
  my_cpu_state_stack_2_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_2_mux0001(1),
      Q => my_cpu_state_stack_2_1_122
    );
  my_cpu_state_stack_2_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_2_mux0001(0),
      Q => my_cpu_state_stack_2_0_121
    );
  my_cpu_pc_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_5_mux0000,
      Q => my_cpu_pc(5)
    );
  my_cpu_ea_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_11_mux0001,
      Q => my_cpu_ea(11)
    );
  my_cpu_state_stack_1_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_1_mux0001(7),
      Q => my_cpu_state_stack_1_7_136
    );
  my_cpu_state_stack_1_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_1_mux0001(6),
      Q => my_cpu_state_stack_1_6_135
    );
  my_cpu_state_stack_1_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_1_mux0001(5),
      Q => my_cpu_state_stack_1_5_134
    );
  my_cpu_state_stack_1_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_1_mux0001(4),
      Q => my_cpu_state_stack_1_4_133
    );
  my_cpu_state_stack_1_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_1_mux0001(3),
      Q => my_cpu_state_stack_1_3_132
    );
  my_cpu_state_stack_1_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_1_mux0001(2),
      Q => my_cpu_state_stack_1_2_131
    );
  my_cpu_state_stack_1_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_1_mux0001(1),
      Q => my_cpu_state_stack_1_1_130
    );
  my_cpu_state_stack_1_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_1_mux0001(0),
      Q => my_cpu_state_stack_1_0_129
    );
  my_cpu_ea_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_1_mux0001_173,
      Q => my_cpu_ea(1)
    );
  my_cpu_md_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_7_mux0001,
      Q => my_cpu_md(7)
    );
  my_cpu_pc_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_4_mux0000,
      Q => my_cpu_pc(4)
    );
  my_cpu_ea_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_10_mux0001,
      Q => my_cpu_ea(10)
    );
  my_cpu_state_stack_0_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_0_mux0001(7),
      Q => my_cpu_state_stack_0_7_147
    );
  my_cpu_state_stack_0_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_0_mux0001(6),
      Q => my_cpu_state_stack_0_6_146
    );
  my_cpu_state_stack_0_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_0_mux0001(5),
      Q => my_cpu_state_stack_0_5_145
    );
  my_cpu_state_stack_0_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_0_mux0001(4),
      Q => my_cpu_state_stack_0_4_144
    );
  my_cpu_state_stack_0_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_0_mux0001(3),
      Q => my_cpu_state_stack_0_3_143
    );
  my_cpu_state_stack_0_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_0_mux0001(2),
      Q => my_cpu_state_stack_0_2_142
    );
  my_cpu_state_stack_0_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_0_mux0001(1),
      Q => my_cpu_state_stack_0_1_141
    );
  my_cpu_state_stack_0_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_state_stack_0_mux0001(0),
      Q => my_cpu_state_stack_0_0_140
    );
  my_cpu_ea_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_ea_0_mux0001_171,
      Q => my_cpu_ea(0)
    );
  my_cpu_md_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_6_mux0001,
      Q => my_cpu_md(6)
    );
  my_cpu_xreg_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_9_mux0000,
      Q => my_cpu_xreg(9)
    );
  my_cpu_pc_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_3_mux0000,
      Q => my_cpu_pc(3)
    );
  my_cpu_md_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_5_mux0001,
      Q => my_cpu_md(5)
    );
  my_cpu_xreg_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_8_mux0000,
      Q => my_cpu_xreg(8)
    );
  my_cpu_xreg_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_15_mux0000,
      Q => my_cpu_xreg(15)
    );
  my_cpu_pc_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_2_mux0000,
      Q => my_cpu_pc(2)
    );
  my_cpu_xreg_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_14_mux0000,
      Q => my_cpu_xreg(14)
    );
  my_cpu_md_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_4_mux0001,
      Q => my_cpu_md(4)
    );
  my_cpu_xreg_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_7_mux0000,
      Q => my_cpu_xreg(7)
    );
  my_cpu_yreg_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_9_mux0000,
      Q => my_cpu_yreg(9)
    );
  my_cpu_pc_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_1_mux0000,
      Q => my_cpu_pc(1)
    );
  my_cpu_dp_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_dp_mux0001(0),
      Q => my_cpu_dp(7)
    );
  my_cpu_dp_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_dp_mux0001(1),
      Q => my_cpu_dp(6)
    );
  my_cpu_dp_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_dp_mux0001(2),
      Q => my_cpu_dp(5)
    );
  my_cpu_dp_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_dp_mux0001(3),
      Q => my_cpu_dp(4)
    );
  my_cpu_dp_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_dp_mux0001(4),
      Q => my_cpu_dp(3)
    );
  my_cpu_dp_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_dp_mux0001(5),
      Q => my_cpu_dp(2)
    );
  my_cpu_dp_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_dp_mux0001(6),
      Q => my_cpu_dp(1)
    );
  my_cpu_dp_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_dp_mux0001(7),
      Q => my_cpu_dp(0)
    );
  my_cpu_yreg_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_8_mux0000,
      Q => my_cpu_yreg(8)
    );
  my_cpu_md_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_3_mux0001,
      Q => my_cpu_md(3)
    );
  my_cpu_xreg_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_13_mux0000,
      Q => my_cpu_xreg(13)
    );
  my_cpu_xreg_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_6_mux0000,
      Q => my_cpu_xreg(6)
    );
  my_cpu_pc_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_pc_0_mux0000,
      Q => my_cpu_pc(0)
    );
  my_cpu_yreg_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_7_mux0000,
      Q => my_cpu_yreg(7)
    );
  my_cpu_md_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_2_mux0001,
      Q => my_cpu_md(2)
    );
  my_cpu_xreg_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_12_mux0000,
      Q => my_cpu_xreg(12)
    );
  my_cpu_xreg_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_5_mux0000,
      Q => my_cpu_xreg(5)
    );
  my_cpu_op_code_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_op_code_mux0001(0),
      Q => my_cpu_op_code(7)
    );
  my_cpu_op_code_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_op_code_mux0001(1),
      Q => my_cpu_op_code(6)
    );
  my_cpu_op_code_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_op_code_mux0001(2),
      Q => my_cpu_op_code(5)
    );
  my_cpu_op_code_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_op_code_mux0001(3),
      Q => my_cpu_op_code(4)
    );
  my_cpu_op_code_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_op_code_mux0001(4),
      Q => my_cpu_op_code(3)
    );
  my_cpu_op_code_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_op_code_mux0001(5),
      Q => my_cpu_op_code(2)
    );
  my_cpu_op_code_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_op_code_mux0001(6),
      Q => my_cpu_op_code(1)
    );
  my_cpu_op_code_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_op_code_mux0001(7),
      Q => my_cpu_op_code(0)
    );
  my_cpu_yreg_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_6_mux0000,
      Q => my_cpu_yreg(6)
    );
  my_cpu_md_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_1_mux0001,
      Q => my_cpu_md(1)
    );
  my_cpu_xreg_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_11_mux0000,
      Q => my_cpu_xreg(11)
    );
  my_cpu_xreg_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_4_mux0000,
      Q => my_cpu_xreg(4)
    );
  my_cpu_xreg_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_10_mux0000,
      Q => my_cpu_xreg(10)
    );
  my_cpu_md_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_md_0_mux0001,
      Q => my_cpu_md(0)
    );
  my_cpu_xreg_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_3_mux0000,
      Q => my_cpu_xreg(3)
    );
  my_cpu_yreg_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_5_mux0000,
      Q => my_cpu_yreg(5)
    );
  my_cpu_cc_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_cc_mux0001(0),
      Q => my_cpu_cc(7)
    );
  my_cpu_cc_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_cc_mux0001(1),
      Q => my_cpu_cc(6)
    );
  my_cpu_cc_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_cc_mux0001(2),
      Q => my_cpu_cc(5)
    );
  my_cpu_cc_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_cc_mux0001(3),
      Q => my_cpu_cc(4)
    );
  my_cpu_cc_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_cc_mux0001(4),
      Q => my_cpu_cc(3)
    );
  my_cpu_cc_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_cc_mux0001(5),
      Q => my_cpu_cc(2)
    );
  my_cpu_cc_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_cc_mux0001(6),
      Q => my_cpu_cc(1)
    );
  my_cpu_cc_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_cc_mux0001(7),
      Q => my_cpu_cc(0)
    );
  my_cpu_yreg_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_4_mux0000,
      Q => my_cpu_yreg(4)
    );
  my_cpu_yreg_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_3_mux0000,
      Q => my_cpu_yreg(3)
    );
  my_cpu_xreg_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_1_mux0000,
      Q => my_cpu_xreg(1)
    );
  my_cpu_xreg_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_2_mux0000,
      Q => my_cpu_xreg(2)
    );
  my_cpu_up_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_15_mux0000,
      Q => my_cpu_up(15)
    );
  my_cpu_yreg_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_15_mux0000,
      Q => my_cpu_yreg(15)
    );
  my_cpu_xreg_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_xreg_0_mux0000,
      Q => my_cpu_xreg(0)
    );
  my_cpu_up_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_up_14_mux0000,
      Q => my_cpu_up(14)
    );
  my_cpu_yreg_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_cpu_hold_inv,
      D => my_cpu_yreg_2_mux0000,
      Q => my_cpu_yreg(2)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_27_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(26),
      LI => make_secd_my_secd_system_my_datapath_N153,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_27
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_27_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_27,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_10,
      O => make_secd_my_secd_system_my_datapath_N153
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_26_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(25),
      LI => make_secd_my_secd_system_my_datapath_N152,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_26
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_26_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(25),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_26,
      S => make_secd_my_secd_system_my_datapath_N152,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(26)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_26_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_26,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_9,
      O => make_secd_my_secd_system_my_datapath_N152
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_25_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(24),
      LI => make_secd_my_secd_system_my_datapath_N151,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_25
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_25_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(24),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_25,
      S => make_secd_my_secd_system_my_datapath_N151,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(25)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_25_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_25,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_8,
      O => make_secd_my_secd_system_my_datapath_N151
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_24_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(23),
      LI => make_secd_my_secd_system_my_datapath_N150,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_24
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_24_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(23),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_24,
      S => make_secd_my_secd_system_my_datapath_N150,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(24)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_24_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_24,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_7,
      O => make_secd_my_secd_system_my_datapath_N150
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_23_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(22),
      LI => make_secd_my_secd_system_my_datapath_N149,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_23
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_23_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(22),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_23,
      S => make_secd_my_secd_system_my_datapath_N149,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(23)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_23_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_23,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_6,
      O => make_secd_my_secd_system_my_datapath_N149
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_22_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(21),
      LI => make_secd_my_secd_system_my_datapath_N148,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_22
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_22_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(21),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_22,
      S => make_secd_my_secd_system_my_datapath_N148,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(22)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_22_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_22,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_5,
      O => make_secd_my_secd_system_my_datapath_N148
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_21_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(20),
      LI => make_secd_my_secd_system_my_datapath_N147,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_21
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_21_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(20),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_21,
      S => make_secd_my_secd_system_my_datapath_N147,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(21)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_21_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_21,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_4,
      O => make_secd_my_secd_system_my_datapath_N147
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_20_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(19),
      LI => make_secd_my_secd_system_my_datapath_N146,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_20
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_20_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(19),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_20,
      S => make_secd_my_secd_system_my_datapath_N146,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(20)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_20_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_20,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_3,
      O => make_secd_my_secd_system_my_datapath_N146
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_19_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(18),
      LI => make_secd_my_secd_system_my_datapath_N145,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_19
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_19_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(18),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_19,
      S => make_secd_my_secd_system_my_datapath_N145,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(19)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_19_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_19,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_2,
      O => make_secd_my_secd_system_my_datapath_N145
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_xor_18_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(17),
      LI => make_secd_my_secd_system_my_datapath_N144,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_18
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_18_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(17),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_18,
      S => make_secd_my_secd_system_my_datapath_N144,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(18)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_18_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_18,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_1,
      O => make_secd_my_secd_system_my_datapath_N144
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy_17_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_17,
      S => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_17,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_cy(17)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_lut_17_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_17,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_0,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_17
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_27_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(26),
      LI => make_secd_my_secd_system_my_datapath_N142,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_27
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_27_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_10,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_27,
      O => make_secd_my_secd_system_my_datapath_N142
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_26_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(25),
      LI => make_secd_my_secd_system_my_datapath_N141,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_26
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_26_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(25),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_9,
      S => make_secd_my_secd_system_my_datapath_N141,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(26)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_26_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_9,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_26,
      O => make_secd_my_secd_system_my_datapath_N141
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_25_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(24),
      LI => make_secd_my_secd_system_my_datapath_N140,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_25
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_25_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(24),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_8,
      S => make_secd_my_secd_system_my_datapath_N140,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(25)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_25_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_8,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_25,
      O => make_secd_my_secd_system_my_datapath_N140
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_24_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(23),
      LI => make_secd_my_secd_system_my_datapath_N139,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_24
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_24_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(23),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_7,
      S => make_secd_my_secd_system_my_datapath_N139,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(24)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_24_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_7,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_24,
      O => make_secd_my_secd_system_my_datapath_N139
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_23_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(22),
      LI => make_secd_my_secd_system_my_datapath_N138,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_23
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_23_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(22),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_6,
      S => make_secd_my_secd_system_my_datapath_N138,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(23)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_23_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_6,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_23,
      O => make_secd_my_secd_system_my_datapath_N138
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_22_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(21),
      LI => make_secd_my_secd_system_my_datapath_N137,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_22
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_22_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(21),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_5,
      S => make_secd_my_secd_system_my_datapath_N137,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(22)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_22_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_5,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_22,
      O => make_secd_my_secd_system_my_datapath_N137
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_21_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(20),
      LI => make_secd_my_secd_system_my_datapath_N136,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_21
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_21_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(20),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_4,
      S => make_secd_my_secd_system_my_datapath_N136,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(21)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_21_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_4,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_21,
      O => make_secd_my_secd_system_my_datapath_N136
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_20_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(19),
      LI => make_secd_my_secd_system_my_datapath_N135,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_20
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_20_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(19),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_3,
      S => make_secd_my_secd_system_my_datapath_N135,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(20)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_20_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_3,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_20,
      O => make_secd_my_secd_system_my_datapath_N135
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_19_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(18),
      LI => make_secd_my_secd_system_my_datapath_N134,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_19
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_19_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(18),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_2,
      S => make_secd_my_secd_system_my_datapath_N134,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(19)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_19_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_2,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_19,
      O => make_secd_my_secd_system_my_datapath_N134
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_xor_18_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(17),
      LI => make_secd_my_secd_system_my_datapath_N133,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_18
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_18_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(17),
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_1,
      S => make_secd_my_secd_system_my_datapath_N133,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(18)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_18_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_1,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_18,
      O => make_secd_my_secd_system_my_datapath_N133
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy_17_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_0,
      S => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_17,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_cy(17)
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_lut_17_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_0,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_17,
      O => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00000_Madd_17
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_27_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(26),
      DI => make_secd_my_secd_system_my_datapath_arg(27),
      S => make_secd_my_secd_system_my_datapath_N131,
      O => make_secd_my_secd_system_flags(6)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_27_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(27),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(27),
      O => make_secd_my_secd_system_my_datapath_N131
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_26_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(25),
      DI => make_secd_my_secd_system_my_datapath_arg(26),
      S => make_secd_my_secd_system_my_datapath_N130,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(26)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_26_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(26),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(26),
      O => make_secd_my_secd_system_my_datapath_N130
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_25_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(24),
      DI => make_secd_my_secd_system_my_datapath_arg(25),
      S => make_secd_my_secd_system_my_datapath_N129,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(25)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_25_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(25),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(25),
      O => make_secd_my_secd_system_my_datapath_N129
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_24_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(23),
      DI => make_secd_my_secd_system_my_datapath_arg(24),
      S => make_secd_my_secd_system_my_datapath_N128,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(24)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_24_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(24),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(24),
      O => make_secd_my_secd_system_my_datapath_N128
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_23_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(22),
      DI => make_secd_my_secd_system_my_datapath_arg(23),
      S => make_secd_my_secd_system_my_datapath_N127,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(23)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_23_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(23),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(23),
      O => make_secd_my_secd_system_my_datapath_N127
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_22_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(21),
      DI => make_secd_my_secd_system_my_datapath_arg(22),
      S => make_secd_my_secd_system_my_datapath_N126,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(22)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_22_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(22),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(22),
      O => make_secd_my_secd_system_my_datapath_N126
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_21_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(20),
      DI => make_secd_my_secd_system_my_datapath_arg(21),
      S => make_secd_my_secd_system_my_datapath_N125,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(21)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_21_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(21),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(21),
      O => make_secd_my_secd_system_my_datapath_N125
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_20_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(19),
      DI => make_secd_my_secd_system_my_datapath_arg(20),
      S => make_secd_my_secd_system_my_datapath_N124,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(20)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_20_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(20),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(20),
      O => make_secd_my_secd_system_my_datapath_N124
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_19_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(18),
      DI => make_secd_my_secd_system_my_datapath_arg(19),
      S => make_secd_my_secd_system_my_datapath_N123,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(19)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_19_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(19),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(19),
      O => make_secd_my_secd_system_my_datapath_N123
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_18_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(17),
      DI => make_secd_my_secd_system_my_datapath_arg(18),
      S => make_secd_my_secd_system_my_datapath_N122,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(18)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_18_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(18),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(18),
      O => make_secd_my_secd_system_my_datapath_N122
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_17_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(16),
      DI => make_secd_my_secd_system_my_datapath_arg(17),
      S => make_secd_my_secd_system_my_datapath_N121,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(17)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_17_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(17),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(17),
      O => make_secd_my_secd_system_my_datapath_N121
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_16_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(15),
      DI => make_secd_my_secd_system_my_datapath_arg(16),
      S => make_secd_my_secd_system_my_datapath_N120,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(16)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_16_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(16),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(16),
      O => make_secd_my_secd_system_my_datapath_N120
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_15_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(14),
      DI => make_secd_my_secd_system_my_datapath_arg(15),
      S => make_secd_my_secd_system_my_datapath_N119,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(15)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(15),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(15),
      O => make_secd_my_secd_system_my_datapath_N119
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_14_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(13),
      DI => make_secd_my_secd_system_my_datapath_arg(14),
      S => make_secd_my_secd_system_my_datapath_N118,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(14)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(14),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(14),
      O => make_secd_my_secd_system_my_datapath_N118
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_13_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(12),
      DI => make_secd_my_secd_system_my_datapath_arg(13),
      S => make_secd_my_secd_system_my_datapath_N117,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(13)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(13),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(13),
      O => make_secd_my_secd_system_my_datapath_N117
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_12_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(11),
      DI => make_secd_my_secd_system_my_datapath_arg(12),
      S => make_secd_my_secd_system_my_datapath_N116,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(12)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(12),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(12),
      O => make_secd_my_secd_system_my_datapath_N116
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_11_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(10),
      DI => make_secd_my_secd_system_my_datapath_arg(11),
      S => make_secd_my_secd_system_my_datapath_N115,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(11)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(11),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(11),
      O => make_secd_my_secd_system_my_datapath_N115
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_10_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(9),
      DI => make_secd_my_secd_system_my_datapath_arg(10),
      S => make_secd_my_secd_system_my_datapath_N114,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(10)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(10),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(10),
      O => make_secd_my_secd_system_my_datapath_N114
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_9_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(8),
      DI => make_secd_my_secd_system_my_datapath_arg(9),
      S => make_secd_my_secd_system_my_datapath_N113,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(9)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(9),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(9),
      O => make_secd_my_secd_system_my_datapath_N113
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_8_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(7),
      DI => make_secd_my_secd_system_my_datapath_arg(8),
      S => make_secd_my_secd_system_my_datapath_N112,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(8)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(8),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(8),
      O => make_secd_my_secd_system_my_datapath_N112
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_7_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(6),
      DI => make_secd_my_secd_system_my_datapath_arg(7),
      S => make_secd_my_secd_system_my_datapath_N111,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(7)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(7),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(7),
      O => make_secd_my_secd_system_my_datapath_N111
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_6_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(5),
      DI => make_secd_my_secd_system_my_datapath_arg(6),
      S => make_secd_my_secd_system_my_datapath_N110,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(6)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(6),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(6),
      O => make_secd_my_secd_system_my_datapath_N110
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_5_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(4),
      DI => make_secd_my_secd_system_my_datapath_arg(5),
      S => make_secd_my_secd_system_my_datapath_N109,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(5)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(5),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(5),
      O => make_secd_my_secd_system_my_datapath_N109
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_4_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(3),
      DI => make_secd_my_secd_system_my_datapath_arg(4),
      S => make_secd_my_secd_system_my_datapath_N108,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(4)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(4),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(4),
      O => make_secd_my_secd_system_my_datapath_N108
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_3_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(2),
      DI => make_secd_my_secd_system_my_datapath_arg(3),
      S => make_secd_my_secd_system_my_datapath_N107,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(3)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(3),
      O => make_secd_my_secd_system_my_datapath_N107
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_2_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(1),
      DI => make_secd_my_secd_system_my_datapath_arg(2),
      S => make_secd_my_secd_system_my_datapath_N106,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(2)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(2),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(2),
      O => make_secd_my_secd_system_my_datapath_N106
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_1_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(0),
      DI => make_secd_my_secd_system_my_datapath_arg(1),
      S => make_secd_my_secd_system_my_datapath_N105,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(1)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(1),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(1),
      O => make_secd_my_secd_system_my_datapath_N105
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy_0_Q : MUXCY
    port map (
      CI => utmi_databus16_8_OBUF_5,
      DI => make_secd_my_secd_system_my_datapath_arg(0),
      S => make_secd_my_secd_system_my_datapath_N104,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_cy(0)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(0),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(0),
      O => make_secd_my_secd_system_my_datapath_N104
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_13_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(12),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N103,
      O => make_secd_my_secd_system_flags(5)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_13_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(26),
      I1 => make_secd_my_secd_system_my_datapath_arg(26),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(27),
      I3 => make_secd_my_secd_system_my_datapath_arg(27),
      O => make_secd_my_secd_system_my_datapath_N103
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_12_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(11),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N102,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(12)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_12_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(24),
      I1 => make_secd_my_secd_system_my_datapath_arg(24),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(25),
      I3 => make_secd_my_secd_system_my_datapath_arg(25),
      O => make_secd_my_secd_system_my_datapath_N102
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_11_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(10),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N101,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(11)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_11_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(22),
      I1 => make_secd_my_secd_system_my_datapath_arg(22),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(23),
      I3 => make_secd_my_secd_system_my_datapath_arg(23),
      O => make_secd_my_secd_system_my_datapath_N101
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_10_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(9),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N100,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(10)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_10_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(20),
      I1 => make_secd_my_secd_system_my_datapath_arg(20),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(21),
      I3 => make_secd_my_secd_system_my_datapath_arg(21),
      O => make_secd_my_secd_system_my_datapath_N100
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_9_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(8),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N99,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(9)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_9_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(18),
      I1 => make_secd_my_secd_system_my_datapath_arg(18),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(19),
      I3 => make_secd_my_secd_system_my_datapath_arg(19),
      O => make_secd_my_secd_system_my_datapath_N99
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_8_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(7),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N98,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(8)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_8_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(16),
      I1 => make_secd_my_secd_system_my_datapath_arg(16),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(17),
      I3 => make_secd_my_secd_system_my_datapath_arg(17),
      O => make_secd_my_secd_system_my_datapath_N98
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_7_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(6),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N97,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(7)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_7_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(14),
      I1 => make_secd_my_secd_system_my_datapath_arg(14),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(15),
      I3 => make_secd_my_secd_system_my_datapath_arg(15),
      O => make_secd_my_secd_system_my_datapath_N97
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_6_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(5),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N96,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(6)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_6_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(12),
      I1 => make_secd_my_secd_system_my_datapath_arg(12),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(13),
      I3 => make_secd_my_secd_system_my_datapath_arg(13),
      O => make_secd_my_secd_system_my_datapath_N96
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_5_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(4),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N95,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(5)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_5_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(10),
      I1 => make_secd_my_secd_system_my_datapath_arg(10),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(11),
      I3 => make_secd_my_secd_system_my_datapath_arg(11),
      O => make_secd_my_secd_system_my_datapath_N95
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_4_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(3),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N94,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(4)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_4_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(8),
      I1 => make_secd_my_secd_system_my_datapath_arg(8),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(9),
      I3 => make_secd_my_secd_system_my_datapath_arg(9),
      O => make_secd_my_secd_system_my_datapath_N94
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_3_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(2),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N93,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(3)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_3_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(6),
      I1 => make_secd_my_secd_system_my_datapath_arg(6),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(7),
      I3 => make_secd_my_secd_system_my_datapath_arg(7),
      O => make_secd_my_secd_system_my_datapath_N93
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_2_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(1),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N92,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(2)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_2_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(4),
      I1 => make_secd_my_secd_system_my_datapath_arg(4),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(5),
      I3 => make_secd_my_secd_system_my_datapath_arg(5),
      O => make_secd_my_secd_system_my_datapath_N92
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_1_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(0),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N91,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(1)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_1_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(2),
      I1 => make_secd_my_secd_system_my_datapath_arg(2),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(3),
      I3 => make_secd_my_secd_system_my_datapath_arg(3),
      O => make_secd_my_secd_system_my_datapath_N91
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy_0_Q : MUXCY
    port map (
      CI => utmi_databus16_8_OBUF_5,
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_N90,
      O => make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_cy(0)
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_5_cmp_eq0000_lut_0_Q : LUT4
    generic map(
      INIT => X"9009"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(0),
      I1 => make_secd_my_secd_system_my_datapath_arg(0),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(1),
      O => make_secd_my_secd_system_my_datapath_N90
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_27_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(26),
      LI => N21434,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(27)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_26_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(25),
      LI => make_secd_my_secd_system_my_datapath_N88,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(26)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_26_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(25),
      DI => make_secd_my_secd_system_my_datapath_data_bus(26),
      S => make_secd_my_secd_system_my_datapath_N88,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(26)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_26_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(26),
      I1 => make_secd_my_secd_system_my_datapath_arg(26),
      O => make_secd_my_secd_system_my_datapath_N88
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_25_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(24),
      LI => make_secd_my_secd_system_my_datapath_N87,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(25)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_25_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(24),
      DI => make_secd_my_secd_system_my_datapath_data_bus(25),
      S => make_secd_my_secd_system_my_datapath_N87,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(25)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_25_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(25),
      I1 => make_secd_my_secd_system_my_datapath_arg(25),
      O => make_secd_my_secd_system_my_datapath_N87
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_24_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(23),
      LI => make_secd_my_secd_system_my_datapath_N86,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(24)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_24_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(23),
      DI => make_secd_my_secd_system_my_datapath_data_bus(24),
      S => make_secd_my_secd_system_my_datapath_N86,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(24)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_24_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(24),
      I1 => make_secd_my_secd_system_my_datapath_arg(24),
      O => make_secd_my_secd_system_my_datapath_N86
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_23_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(22),
      LI => make_secd_my_secd_system_my_datapath_N85,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(23)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_23_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(22),
      DI => make_secd_my_secd_system_my_datapath_data_bus(23),
      S => make_secd_my_secd_system_my_datapath_N85,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(23)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_23_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(23),
      I1 => make_secd_my_secd_system_my_datapath_arg(23),
      O => make_secd_my_secd_system_my_datapath_N85
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_22_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(21),
      LI => make_secd_my_secd_system_my_datapath_N84,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(22)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_22_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(21),
      DI => make_secd_my_secd_system_my_datapath_data_bus(22),
      S => make_secd_my_secd_system_my_datapath_N84,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(22)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_22_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(22),
      I1 => make_secd_my_secd_system_my_datapath_arg(22),
      O => make_secd_my_secd_system_my_datapath_N84
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_21_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(20),
      LI => make_secd_my_secd_system_my_datapath_N83,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(21)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_21_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(20),
      DI => make_secd_my_secd_system_my_datapath_data_bus(21),
      S => make_secd_my_secd_system_my_datapath_N83,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(21)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_21_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(21),
      I1 => make_secd_my_secd_system_my_datapath_arg(21),
      O => make_secd_my_secd_system_my_datapath_N83
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_20_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(19),
      LI => make_secd_my_secd_system_my_datapath_N82,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(20)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_20_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(19),
      DI => make_secd_my_secd_system_my_datapath_data_bus(20),
      S => make_secd_my_secd_system_my_datapath_N82,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(20)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_20_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(20),
      I1 => make_secd_my_secd_system_my_datapath_arg(20),
      O => make_secd_my_secd_system_my_datapath_N82
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_19_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(18),
      LI => make_secd_my_secd_system_my_datapath_N81,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(19)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_19_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(18),
      DI => make_secd_my_secd_system_my_datapath_data_bus(19),
      S => make_secd_my_secd_system_my_datapath_N81,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(19)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_19_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(19),
      I1 => make_secd_my_secd_system_my_datapath_arg(19),
      O => make_secd_my_secd_system_my_datapath_N81
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_18_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(17),
      LI => make_secd_my_secd_system_my_datapath_N80,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(18)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_18_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(17),
      DI => make_secd_my_secd_system_my_datapath_data_bus(18),
      S => make_secd_my_secd_system_my_datapath_N80,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(18)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_18_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(18),
      I1 => make_secd_my_secd_system_my_datapath_arg(18),
      O => make_secd_my_secd_system_my_datapath_N80
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_17_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(16),
      LI => make_secd_my_secd_system_my_datapath_N79,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(17)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_17_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(16),
      DI => make_secd_my_secd_system_my_datapath_data_bus(17),
      S => make_secd_my_secd_system_my_datapath_N79,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(17)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_17_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(17),
      I1 => make_secd_my_secd_system_my_datapath_arg(17),
      O => make_secd_my_secd_system_my_datapath_N79
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_16_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(15),
      LI => make_secd_my_secd_system_my_datapath_N78,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(16)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_16_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(15),
      DI => make_secd_my_secd_system_my_datapath_data_bus(16),
      S => make_secd_my_secd_system_my_datapath_N78,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(16)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_16_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(16),
      I1 => make_secd_my_secd_system_my_datapath_arg(16),
      O => make_secd_my_secd_system_my_datapath_N78
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_15_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(14),
      LI => make_secd_my_secd_system_my_datapath_N77,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(15)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_15_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(14),
      DI => make_secd_my_secd_system_my_datapath_data_bus(15),
      S => make_secd_my_secd_system_my_datapath_N77,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(15)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_15_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(15),
      I1 => make_secd_my_secd_system_my_datapath_arg(15),
      O => make_secd_my_secd_system_my_datapath_N77
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_14_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(13),
      LI => make_secd_my_secd_system_my_datapath_N76,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(14)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_14_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(13),
      DI => make_secd_my_secd_system_my_datapath_data_bus(14),
      S => make_secd_my_secd_system_my_datapath_N76,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(14)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_14_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(14),
      I1 => make_secd_my_secd_system_my_datapath_arg(14),
      O => make_secd_my_secd_system_my_datapath_N76
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_13_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(12),
      LI => make_secd_my_secd_system_my_datapath_N75,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(13)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_13_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(12),
      DI => make_secd_my_secd_system_my_datapath_data_bus(13),
      S => make_secd_my_secd_system_my_datapath_N75,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(13)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_13_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(13),
      I1 => make_secd_my_secd_system_my_datapath_arg(13),
      O => make_secd_my_secd_system_my_datapath_N75
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_12_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(11),
      LI => make_secd_my_secd_system_my_datapath_N74,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(12)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_12_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(11),
      DI => make_secd_my_secd_system_my_datapath_data_bus(12),
      S => make_secd_my_secd_system_my_datapath_N74,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(12)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_12_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(12),
      I1 => make_secd_my_secd_system_my_datapath_arg(12),
      O => make_secd_my_secd_system_my_datapath_N74
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_11_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(10),
      LI => make_secd_my_secd_system_my_datapath_N73,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(11)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_11_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(10),
      DI => make_secd_my_secd_system_my_datapath_data_bus(11),
      S => make_secd_my_secd_system_my_datapath_N73,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(11)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_11_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(11),
      I1 => make_secd_my_secd_system_my_datapath_arg(11),
      O => make_secd_my_secd_system_my_datapath_N73
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_10_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(9),
      LI => make_secd_my_secd_system_my_datapath_N72,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(10)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_10_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(9),
      DI => make_secd_my_secd_system_my_datapath_data_bus(10),
      S => make_secd_my_secd_system_my_datapath_N72,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(10)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_10_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(10),
      I1 => make_secd_my_secd_system_my_datapath_arg(10),
      O => make_secd_my_secd_system_my_datapath_N72
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_9_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(8),
      LI => make_secd_my_secd_system_my_datapath_N71,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(9)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_9_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(8),
      DI => make_secd_my_secd_system_my_datapath_data_bus(9),
      S => make_secd_my_secd_system_my_datapath_N71,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(9)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_9_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(9),
      I1 => make_secd_my_secd_system_my_datapath_arg(9),
      O => make_secd_my_secd_system_my_datapath_N71
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_8_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(7),
      LI => make_secd_my_secd_system_my_datapath_N70,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(8)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_8_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(7),
      DI => make_secd_my_secd_system_my_datapath_data_bus(8),
      S => make_secd_my_secd_system_my_datapath_N70,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(8)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_8_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(8),
      I1 => make_secd_my_secd_system_my_datapath_arg(8),
      O => make_secd_my_secd_system_my_datapath_N70
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_7_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(6),
      LI => make_secd_my_secd_system_my_datapath_N69,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(7)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_7_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(6),
      DI => make_secd_my_secd_system_my_datapath_data_bus(7),
      S => make_secd_my_secd_system_my_datapath_N69,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(7)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_7_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(7),
      I1 => make_secd_my_secd_system_my_datapath_arg(7),
      O => make_secd_my_secd_system_my_datapath_N69
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_6_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(5),
      LI => make_secd_my_secd_system_my_datapath_N68,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(6)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_6_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(5),
      DI => make_secd_my_secd_system_my_datapath_data_bus(6),
      S => make_secd_my_secd_system_my_datapath_N68,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(6)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_6_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(6),
      I1 => make_secd_my_secd_system_my_datapath_arg(6),
      O => make_secd_my_secd_system_my_datapath_N68
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_5_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(4),
      LI => make_secd_my_secd_system_my_datapath_N67,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(5)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_5_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(4),
      DI => make_secd_my_secd_system_my_datapath_data_bus(5),
      S => make_secd_my_secd_system_my_datapath_N67,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(5)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_5_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(5),
      I1 => make_secd_my_secd_system_my_datapath_arg(5),
      O => make_secd_my_secd_system_my_datapath_N67
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_4_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(3),
      LI => make_secd_my_secd_system_my_datapath_N66,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(4)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_4_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(3),
      DI => make_secd_my_secd_system_my_datapath_data_bus(4),
      S => make_secd_my_secd_system_my_datapath_N66,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(4)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_4_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(4),
      I1 => make_secd_my_secd_system_my_datapath_arg(4),
      O => make_secd_my_secd_system_my_datapath_N66
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_3_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(2),
      LI => make_secd_my_secd_system_my_datapath_N65,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(3)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_3_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(2),
      DI => make_secd_my_secd_system_my_datapath_data_bus(3),
      S => make_secd_my_secd_system_my_datapath_N65,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(3)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_3_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(3),
      I1 => make_secd_my_secd_system_my_datapath_arg(3),
      O => make_secd_my_secd_system_my_datapath_N65
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_2_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(1),
      LI => make_secd_my_secd_system_my_datapath_N64,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(2)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_2_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(1),
      DI => make_secd_my_secd_system_my_datapath_data_bus(2),
      S => make_secd_my_secd_system_my_datapath_N64,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(2)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_2_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(2),
      I1 => make_secd_my_secd_system_my_datapath_arg(2),
      O => make_secd_my_secd_system_my_datapath_N64
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_1_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(0),
      LI => make_secd_my_secd_system_my_datapath_N63,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(1)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_1_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(0),
      DI => make_secd_my_secd_system_my_datapath_data_bus(1),
      S => make_secd_my_secd_system_my_datapath_N63,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(1)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_1_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(1),
      I1 => make_secd_my_secd_system_my_datapath_arg(1),
      O => make_secd_my_secd_system_my_datapath_N63
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_xor_0_Q : XORCY
    port map (
      CI => utmi_databus16_8_OBUF_5,
      LI => make_secd_my_secd_system_my_datapath_N62,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(0)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy_0_Q : MUXCY
    port map (
      CI => utmi_databus16_8_OBUF_5,
      DI => make_secd_my_secd_system_my_datapath_data_bus(0),
      S => make_secd_my_secd_system_my_datapath_N62,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_cy(0)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0001_lut_0_Q : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(0),
      I1 => make_secd_my_secd_system_my_datapath_arg(0),
      O => make_secd_my_secd_system_my_datapath_N62
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_27_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(26),
      LI => make_secd_my_secd_system_my_datapath_N61,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(27)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_26_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(25),
      LI => make_secd_my_secd_system_my_datapath_N60,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(26)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_26_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(25),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N60,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(26)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_25_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(24),
      LI => make_secd_my_secd_system_my_datapath_N59,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(25)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_25_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(24),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N59,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(25)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_24_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(23),
      LI => make_secd_my_secd_system_my_datapath_N58,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(24)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_24_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(23),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N58,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(24)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_23_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(22),
      LI => make_secd_my_secd_system_my_datapath_N57,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(23)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_23_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(22),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N57,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(23)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_22_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(21),
      LI => make_secd_my_secd_system_my_datapath_N56,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(22)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_22_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(21),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N56,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(22)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_21_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(20),
      LI => make_secd_my_secd_system_my_datapath_N55,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(21)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_21_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(20),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N55,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(21)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_20_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(19),
      LI => make_secd_my_secd_system_my_datapath_N54,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(20)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_20_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(19),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N54,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(20)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_19_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(18),
      LI => make_secd_my_secd_system_my_datapath_N53,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(19)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_19_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(18),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N53,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(19)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_18_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(17),
      LI => make_secd_my_secd_system_my_datapath_N52,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(18)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_18_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(17),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N52,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(18)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_17_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(16),
      LI => make_secd_my_secd_system_my_datapath_N51,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(17)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_17_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(16),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N51,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(17)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_16_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(15),
      LI => make_secd_my_secd_system_my_datapath_N50,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(16)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_16_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(15),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N50,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(16)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_15_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(14),
      LI => make_secd_my_secd_system_my_datapath_N49,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(15)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_15_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(14),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N49,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(15)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_14_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(13),
      LI => make_secd_my_secd_system_my_datapath_N48,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(14)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_14_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(13),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N48,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(14)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_13_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(12),
      LI => make_secd_my_secd_system_my_datapath_N47,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(13)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_13_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(12),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N47,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(13)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_12_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(11),
      LI => make_secd_my_secd_system_my_datapath_N46,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(12)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_12_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(11),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N46,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(12)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_11_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(10),
      LI => make_secd_my_secd_system_my_datapath_N45,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(11)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_11_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(10),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N45,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(11)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_10_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(9),
      LI => make_secd_my_secd_system_my_datapath_N44,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(10)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_10_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(9),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N44,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(10)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_9_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(8),
      LI => make_secd_my_secd_system_my_datapath_N43,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(9)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_9_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(8),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N43,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(9)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_8_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(7),
      LI => make_secd_my_secd_system_my_datapath_N42,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(8)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_8_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(7),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N42,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(8)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_7_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(6),
      LI => make_secd_my_secd_system_my_datapath_N41,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(7)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_7_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N41,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(7)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_6_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(5),
      LI => make_secd_my_secd_system_my_datapath_N40,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(6)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_6_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N40,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(6)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_5_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(4),
      LI => make_secd_my_secd_system_my_datapath_N39,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(5)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_5_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N39,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(5)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_4_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(3),
      LI => make_secd_my_secd_system_my_datapath_N38,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(4)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_4_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N38,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(4)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_3_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(2),
      LI => make_secd_my_secd_system_my_datapath_N37,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(3)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_3_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N37,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(3)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_2_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(1),
      LI => make_secd_my_secd_system_my_datapath_N36,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(2)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_2_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N36,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(2)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_1_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(0),
      LI => make_secd_my_secd_system_my_datapath_N35,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(1)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_1_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_N35,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(1)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_xor_0_Q : XORCY
    port map (
      CI => utmi_databus16_8_OBUF_5,
      LI => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_0_rt_383,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(0)
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_0_Q : MUXCY
    port map (
      CI => utmi_databus16_8_OBUF_5,
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_0_rt_383,
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy(0)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_27_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(26),
      LI => make_secd_my_secd_system_my_datapath_N34,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(27)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_27_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(27),
      I1 => make_secd_my_secd_system_my_datapath_arg(27),
      O => make_secd_my_secd_system_my_datapath_N34
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_26_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(25),
      LI => make_secd_my_secd_system_my_datapath_N33,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(26)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_26_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(25),
      DI => make_secd_my_secd_system_my_datapath_data_bus(26),
      S => make_secd_my_secd_system_my_datapath_N33,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(26)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_26_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(26),
      I1 => make_secd_my_secd_system_my_datapath_arg(26),
      O => make_secd_my_secd_system_my_datapath_N33
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_25_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(24),
      LI => make_secd_my_secd_system_my_datapath_N32,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(25)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_25_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(24),
      DI => make_secd_my_secd_system_my_datapath_data_bus(25),
      S => make_secd_my_secd_system_my_datapath_N32,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(25)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_25_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(25),
      I1 => make_secd_my_secd_system_my_datapath_arg(25),
      O => make_secd_my_secd_system_my_datapath_N32
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_24_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(23),
      LI => make_secd_my_secd_system_my_datapath_N31,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(24)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_24_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(23),
      DI => make_secd_my_secd_system_my_datapath_data_bus(24),
      S => make_secd_my_secd_system_my_datapath_N31,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(24)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_24_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(24),
      I1 => make_secd_my_secd_system_my_datapath_arg(24),
      O => make_secd_my_secd_system_my_datapath_N31
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_23_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(22),
      LI => make_secd_my_secd_system_my_datapath_N30,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(23)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_23_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(22),
      DI => make_secd_my_secd_system_my_datapath_data_bus(23),
      S => make_secd_my_secd_system_my_datapath_N30,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(23)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_23_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(23),
      I1 => make_secd_my_secd_system_my_datapath_arg(23),
      O => make_secd_my_secd_system_my_datapath_N30
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_22_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(21),
      LI => make_secd_my_secd_system_my_datapath_N29,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(22)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_22_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(21),
      DI => make_secd_my_secd_system_my_datapath_data_bus(22),
      S => make_secd_my_secd_system_my_datapath_N29,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(22)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_22_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(22),
      I1 => make_secd_my_secd_system_my_datapath_arg(22),
      O => make_secd_my_secd_system_my_datapath_N29
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_21_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(20),
      LI => make_secd_my_secd_system_my_datapath_N28,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(21)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_21_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(20),
      DI => make_secd_my_secd_system_my_datapath_data_bus(21),
      S => make_secd_my_secd_system_my_datapath_N28,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(21)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_21_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(21),
      I1 => make_secd_my_secd_system_my_datapath_arg(21),
      O => make_secd_my_secd_system_my_datapath_N28
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_20_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(19),
      LI => make_secd_my_secd_system_my_datapath_N27,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(20)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_20_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(19),
      DI => make_secd_my_secd_system_my_datapath_data_bus(20),
      S => make_secd_my_secd_system_my_datapath_N27,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(20)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_20_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(20),
      I1 => make_secd_my_secd_system_my_datapath_arg(20),
      O => make_secd_my_secd_system_my_datapath_N27
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_19_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(18),
      LI => make_secd_my_secd_system_my_datapath_N26,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(19)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_19_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(18),
      DI => make_secd_my_secd_system_my_datapath_data_bus(19),
      S => make_secd_my_secd_system_my_datapath_N26,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(19)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_19_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(19),
      I1 => make_secd_my_secd_system_my_datapath_arg(19),
      O => make_secd_my_secd_system_my_datapath_N26
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_18_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(17),
      LI => make_secd_my_secd_system_my_datapath_N25,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(18)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_18_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(17),
      DI => make_secd_my_secd_system_my_datapath_data_bus(18),
      S => make_secd_my_secd_system_my_datapath_N25,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(18)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_18_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(18),
      I1 => make_secd_my_secd_system_my_datapath_arg(18),
      O => make_secd_my_secd_system_my_datapath_N25
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_17_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(16),
      LI => make_secd_my_secd_system_my_datapath_N24,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(17)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_17_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(16),
      DI => make_secd_my_secd_system_my_datapath_data_bus(17),
      S => make_secd_my_secd_system_my_datapath_N24,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(17)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_17_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(17),
      I1 => make_secd_my_secd_system_my_datapath_arg(17),
      O => make_secd_my_secd_system_my_datapath_N24
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_16_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(15),
      LI => make_secd_my_secd_system_my_datapath_N23,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(16)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_16_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(15),
      DI => make_secd_my_secd_system_my_datapath_data_bus(16),
      S => make_secd_my_secd_system_my_datapath_N23,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(16)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_16_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(16),
      I1 => make_secd_my_secd_system_my_datapath_arg(16),
      O => make_secd_my_secd_system_my_datapath_N23
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_15_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(14),
      LI => make_secd_my_secd_system_my_datapath_N22,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(15)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_15_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(14),
      DI => make_secd_my_secd_system_my_datapath_data_bus(15),
      S => make_secd_my_secd_system_my_datapath_N22,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(15)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_15_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(15),
      I1 => make_secd_my_secd_system_my_datapath_arg(15),
      O => make_secd_my_secd_system_my_datapath_N22
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_14_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(13),
      LI => make_secd_my_secd_system_my_datapath_N21,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(14)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_14_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(13),
      DI => make_secd_my_secd_system_my_datapath_data_bus(14),
      S => make_secd_my_secd_system_my_datapath_N21,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(14)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_14_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(14),
      I1 => make_secd_my_secd_system_my_datapath_arg(14),
      O => make_secd_my_secd_system_my_datapath_N21
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_13_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(12),
      LI => make_secd_my_secd_system_my_datapath_N20,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(13)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_13_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(12),
      DI => make_secd_my_secd_system_my_datapath_data_bus(13),
      S => make_secd_my_secd_system_my_datapath_N20,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(13)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_13_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(13),
      I1 => make_secd_my_secd_system_my_datapath_arg(13),
      O => make_secd_my_secd_system_my_datapath_N20
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_12_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(11),
      LI => make_secd_my_secd_system_my_datapath_N19,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(12)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_12_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(11),
      DI => make_secd_my_secd_system_my_datapath_data_bus(12),
      S => make_secd_my_secd_system_my_datapath_N19,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(12)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_12_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(12),
      I1 => make_secd_my_secd_system_my_datapath_arg(12),
      O => make_secd_my_secd_system_my_datapath_N19
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_11_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(10),
      LI => make_secd_my_secd_system_my_datapath_N18,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(11)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_11_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(10),
      DI => make_secd_my_secd_system_my_datapath_data_bus(11),
      S => make_secd_my_secd_system_my_datapath_N18,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(11)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_11_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(11),
      I1 => make_secd_my_secd_system_my_datapath_arg(11),
      O => make_secd_my_secd_system_my_datapath_N18
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_10_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(9),
      LI => make_secd_my_secd_system_my_datapath_N17,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(10)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_10_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(9),
      DI => make_secd_my_secd_system_my_datapath_data_bus(10),
      S => make_secd_my_secd_system_my_datapath_N17,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(10)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_10_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(10),
      I1 => make_secd_my_secd_system_my_datapath_arg(10),
      O => make_secd_my_secd_system_my_datapath_N17
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_9_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(8),
      LI => make_secd_my_secd_system_my_datapath_N16,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(9)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_9_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(8),
      DI => make_secd_my_secd_system_my_datapath_data_bus(9),
      S => make_secd_my_secd_system_my_datapath_N16,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(9)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_9_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(9),
      I1 => make_secd_my_secd_system_my_datapath_arg(9),
      O => make_secd_my_secd_system_my_datapath_N16
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_8_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(7),
      LI => make_secd_my_secd_system_my_datapath_N15,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(8)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_8_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(7),
      DI => make_secd_my_secd_system_my_datapath_data_bus(8),
      S => make_secd_my_secd_system_my_datapath_N15,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(8)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_8_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(8),
      I1 => make_secd_my_secd_system_my_datapath_arg(8),
      O => make_secd_my_secd_system_my_datapath_N15
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_7_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(6),
      LI => make_secd_my_secd_system_my_datapath_N14,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(7)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_7_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(6),
      DI => make_secd_my_secd_system_my_datapath_data_bus(7),
      S => make_secd_my_secd_system_my_datapath_N14,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(7)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_7_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(7),
      I1 => make_secd_my_secd_system_my_datapath_arg(7),
      O => make_secd_my_secd_system_my_datapath_N14
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_6_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(5),
      LI => make_secd_my_secd_system_my_datapath_N13,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(6)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_6_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(5),
      DI => make_secd_my_secd_system_my_datapath_data_bus(6),
      S => make_secd_my_secd_system_my_datapath_N13,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(6)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_6_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(6),
      I1 => make_secd_my_secd_system_my_datapath_arg(6),
      O => make_secd_my_secd_system_my_datapath_N13
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_5_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(4),
      LI => make_secd_my_secd_system_my_datapath_N12,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(5)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_5_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(4),
      DI => make_secd_my_secd_system_my_datapath_data_bus(5),
      S => make_secd_my_secd_system_my_datapath_N12,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(5)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_5_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(5),
      I1 => make_secd_my_secd_system_my_datapath_arg(5),
      O => make_secd_my_secd_system_my_datapath_N12
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_4_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(3),
      LI => make_secd_my_secd_system_my_datapath_N11,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(4)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_4_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(3),
      DI => make_secd_my_secd_system_my_datapath_data_bus(4),
      S => make_secd_my_secd_system_my_datapath_N11,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(4)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_4_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(4),
      I1 => make_secd_my_secd_system_my_datapath_arg(4),
      O => make_secd_my_secd_system_my_datapath_N11
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_3_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(2),
      LI => make_secd_my_secd_system_my_datapath_N10,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(3)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_3_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(2),
      DI => make_secd_my_secd_system_my_datapath_data_bus(3),
      S => make_secd_my_secd_system_my_datapath_N10,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(3)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_3_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(3),
      I1 => make_secd_my_secd_system_my_datapath_arg(3),
      O => make_secd_my_secd_system_my_datapath_N10
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_2_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(1),
      LI => make_secd_my_secd_system_my_datapath_N9,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(2)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_2_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(1),
      DI => make_secd_my_secd_system_my_datapath_data_bus(2),
      S => make_secd_my_secd_system_my_datapath_N9,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(2)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_2_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(2),
      I1 => make_secd_my_secd_system_my_datapath_arg(2),
      O => make_secd_my_secd_system_my_datapath_N9
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_xor_1_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(0),
      LI => make_secd_my_secd_system_my_datapath_N8,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(1)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_1_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(0),
      DI => make_secd_my_secd_system_my_datapath_data_bus(1),
      S => make_secd_my_secd_system_my_datapath_N8,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(1)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(1),
      I1 => make_secd_my_secd_system_my_datapath_arg(1),
      O => make_secd_my_secd_system_my_datapath_N8
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => make_secd_my_secd_system_my_datapath_data_bus(0),
      S => make_secd_my_secd_system_my_datapath_N7,
      O => make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_cy(0)
    );
  make_secd_my_secd_system_my_datapath_Madd_alu_out_27_0_add0000_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(0),
      I1 => make_secd_my_secd_system_my_datapath_arg(0),
      O => make_secd_my_secd_system_my_datapath_N7
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_0 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_27,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_0_201
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_1 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_26,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_1_200
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_2 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_25,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_2_199
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_3 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_24,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_3_198
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_4 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_23,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_4_197
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_5 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_22,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_5_196
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_6 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_21,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_6_195
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_7 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_20,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_7_194
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_8 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_19,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_8_193
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_9 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_18,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_9_192
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_10 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult00001_Madd_17,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_10_191
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_11 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_16,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_11_190
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_12 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_15,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_12_189
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_13 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_14,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_13_188
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_14 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_13,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_14_187
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_15 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_12,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_15_186
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_16 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_11,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_16_185
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_17 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_10,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_17_184
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_18 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_9,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_18_183
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_19 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_8,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_19_182
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_20 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_7,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_20_181
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_21 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_6,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_21_180
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_22 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_5,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_22_179
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_23 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_4,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_23_178
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_24 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_3,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_24_177
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_25 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_2,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_25_176
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_26 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_1,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_26_175
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_27 : FDE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => make_secd_my_secd_system_my_datapath_mul_result_not0002,
      D => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_0,
      Q => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_27_174
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2 : MULT18X18
    port map (
      A(17) => make_secd_my_secd_system_my_datapath_data_bus(31),
      A(16) => make_secd_my_secd_system_my_datapath_data_bus(31),
      A(15) => make_secd_my_secd_system_my_datapath_data_bus(31),
      A(14) => make_secd_my_secd_system_my_datapath_data_bus(31),
      A(13) => make_secd_my_secd_system_my_datapath_data_bus(30),
      A(12) => make_secd_my_secd_system_my_datapath_data_bus(29),
      A(11) => make_secd_my_secd_system_my_datapath_data_bus(28),
      A(10) => make_secd_my_secd_system_my_datapath_data_bus(27),
      A(9) => make_secd_my_secd_system_my_datapath_data_bus(26),
      A(8) => make_secd_my_secd_system_my_datapath_data_bus(25),
      A(7) => make_secd_my_secd_system_my_datapath_data_bus(24),
      A(6) => make_secd_my_secd_system_my_datapath_data_bus(23),
      A(5) => make_secd_my_secd_system_my_datapath_data_bus(22),
      A(4) => make_secd_my_secd_system_my_datapath_data_bus(21),
      A(3) => make_secd_my_secd_system_my_datapath_data_bus(20),
      A(2) => make_secd_my_secd_system_my_datapath_data_bus(19),
      A(1) => make_secd_my_secd_system_my_datapath_data_bus(18),
      A(0) => make_secd_my_secd_system_my_datapath_data_bus(17),
      B(17) => cf_cs1_OBUF_9,
      B(16) => make_secd_my_secd_system_my_datapath_arg(16),
      B(15) => make_secd_my_secd_system_my_datapath_arg(15),
      B(14) => make_secd_my_secd_system_my_datapath_arg(14),
      B(13) => make_secd_my_secd_system_my_datapath_arg(13),
      B(12) => make_secd_my_secd_system_my_datapath_arg(12),
      B(11) => make_secd_my_secd_system_my_datapath_arg(11),
      B(10) => make_secd_my_secd_system_my_datapath_arg(10),
      B(9) => make_secd_my_secd_system_my_datapath_arg(9),
      B(8) => make_secd_my_secd_system_my_datapath_arg(8),
      B(7) => make_secd_my_secd_system_my_datapath_arg(7),
      B(6) => make_secd_my_secd_system_my_datapath_arg(6),
      B(5) => make_secd_my_secd_system_my_datapath_arg(5),
      B(4) => make_secd_my_secd_system_my_datapath_arg(4),
      B(3) => make_secd_my_secd_system_my_datapath_arg(3),
      B(2) => make_secd_my_secd_system_my_datapath_arg(2),
      B(1) => make_secd_my_secd_system_my_datapath_arg(1),
      B(0) => make_secd_my_secd_system_my_datapath_arg(0),
      P(35) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_35_UNCONNECTED,
      P(34) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_34_UNCONNECTED,
      P(33) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_33_UNCONNECTED,
      P(32) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_32_UNCONNECTED,
      P(31) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_31_UNCONNECTED,
      P(30) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_30_UNCONNECTED,
      P(29) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_29_UNCONNECTED,
      P(28) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_28_UNCONNECTED,
      P(27) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_27_UNCONNECTED,
      P(26) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_26_UNCONNECTED,
      P(25) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_25_UNCONNECTED,
      P(24) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_24_UNCONNECTED,
      P(23) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_23_UNCONNECTED,
      P(22) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_22_UNCONNECTED,
      P(21) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_21_UNCONNECTED,
      P(20) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_20_UNCONNECTED,
      P(19) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_19_UNCONNECTED,
      P(18) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_18_UNCONNECTED,
      P(17) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_17_UNCONNECTED,
      P(16) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_16_UNCONNECTED,
      P(15) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_15_UNCONNECTED,
      P(14) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_14_UNCONNECTED,
      P(13) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_13_UNCONNECTED,
      P(12) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_12_UNCONNECTED,
      P(11) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_P_11_UNCONNECTED,
      P(10) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_10,
      P(9) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_9,
      P(8) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_8,
      P(7) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_7,
      P(6) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_6,
      P(5) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_5,
      P(4) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_4,
      P(3) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_3,
      P(2) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_2,
      P(1) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_1,
      P(0) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_2_0
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1 : MULT18X18
    port map (
      A(17) => cf_cs1_OBUF_9,
      A(16) => make_secd_my_secd_system_my_datapath_data_bus(16),
      A(15) => make_secd_my_secd_system_my_datapath_data_bus(15),
      A(14) => make_secd_my_secd_system_my_datapath_data_bus(14),
      A(13) => make_secd_my_secd_system_my_datapath_data_bus(13),
      A(12) => make_secd_my_secd_system_my_datapath_data_bus(12),
      A(11) => make_secd_my_secd_system_my_datapath_data_bus(11),
      A(10) => make_secd_my_secd_system_my_datapath_data_bus(10),
      A(9) => make_secd_my_secd_system_my_datapath_data_bus(9),
      A(8) => make_secd_my_secd_system_my_datapath_data_bus(8),
      A(7) => make_secd_my_secd_system_my_datapath_data_bus(7),
      A(6) => make_secd_my_secd_system_my_datapath_data_bus(6),
      A(5) => make_secd_my_secd_system_my_datapath_data_bus(5),
      A(4) => make_secd_my_secd_system_my_datapath_data_bus(4),
      A(3) => make_secd_my_secd_system_my_datapath_data_bus(3),
      A(2) => make_secd_my_secd_system_my_datapath_data_bus(2),
      A(1) => make_secd_my_secd_system_my_datapath_data_bus(1),
      A(0) => make_secd_my_secd_system_my_datapath_data_bus(0),
      B(17) => make_secd_my_secd_system_my_datapath_arg(27),
      B(16) => make_secd_my_secd_system_my_datapath_arg(27),
      B(15) => make_secd_my_secd_system_my_datapath_arg(27),
      B(14) => make_secd_my_secd_system_my_datapath_arg(27),
      B(13) => make_secd_my_secd_system_my_datapath_arg(27),
      B(12) => make_secd_my_secd_system_my_datapath_arg(27),
      B(11) => make_secd_my_secd_system_my_datapath_arg(27),
      B(10) => make_secd_my_secd_system_my_datapath_arg(27),
      B(9) => make_secd_my_secd_system_my_datapath_arg(26),
      B(8) => make_secd_my_secd_system_my_datapath_arg(25),
      B(7) => make_secd_my_secd_system_my_datapath_arg(24),
      B(6) => make_secd_my_secd_system_my_datapath_arg(23),
      B(5) => make_secd_my_secd_system_my_datapath_arg(22),
      B(4) => make_secd_my_secd_system_my_datapath_arg(21),
      B(3) => make_secd_my_secd_system_my_datapath_arg(20),
      B(2) => make_secd_my_secd_system_my_datapath_arg(19),
      B(1) => make_secd_my_secd_system_my_datapath_arg(18),
      B(0) => make_secd_my_secd_system_my_datapath_arg(17),
      P(35) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_35_UNCONNECTED,
      P(34) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_34_UNCONNECTED,
      P(33) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_33_UNCONNECTED,
      P(32) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_32_UNCONNECTED,
      P(31) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_31_UNCONNECTED,
      P(30) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_30_UNCONNECTED,
      P(29) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_29_UNCONNECTED,
      P(28) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_28_UNCONNECTED,
      P(27) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_27_UNCONNECTED,
      P(26) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_26_UNCONNECTED,
      P(25) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_25_UNCONNECTED,
      P(24) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_24_UNCONNECTED,
      P(23) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_23_UNCONNECTED,
      P(22) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_22_UNCONNECTED,
      P(21) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_21_UNCONNECTED,
      P(20) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_20_UNCONNECTED,
      P(19) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_19_UNCONNECTED,
      P(18) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_18_UNCONNECTED,
      P(17) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_17_UNCONNECTED,
      P(16) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_16_UNCONNECTED,
      P(15) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_15_UNCONNECTED,
      P(14) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_14_UNCONNECTED,
      P(13) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_13_UNCONNECTED,
      P(12) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_12_UNCONNECTED,
      P(11) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_P_11_UNCONNECTED,
      P(10) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_10,
      P(9) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_9,
      P(8) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_8,
      P(7) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_7,
      P(6) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_6,
      P(5) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_5,
      P(4) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_4,
      P(3) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_3,
      P(2) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_2,
      P(1) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_1,
      P(0) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_1_0
    );
  make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0 : MULT18X18
    port map (
      A(17) => cf_cs1_OBUF_9,
      A(16) => make_secd_my_secd_system_my_datapath_data_bus(16),
      A(15) => make_secd_my_secd_system_my_datapath_data_bus(15),
      A(14) => make_secd_my_secd_system_my_datapath_data_bus(14),
      A(13) => make_secd_my_secd_system_my_datapath_data_bus(13),
      A(12) => make_secd_my_secd_system_my_datapath_data_bus(12),
      A(11) => make_secd_my_secd_system_my_datapath_data_bus(11),
      A(10) => make_secd_my_secd_system_my_datapath_data_bus(10),
      A(9) => make_secd_my_secd_system_my_datapath_data_bus(9),
      A(8) => make_secd_my_secd_system_my_datapath_data_bus(8),
      A(7) => make_secd_my_secd_system_my_datapath_data_bus(7),
      A(6) => make_secd_my_secd_system_my_datapath_data_bus(6),
      A(5) => make_secd_my_secd_system_my_datapath_data_bus(5),
      A(4) => make_secd_my_secd_system_my_datapath_data_bus(4),
      A(3) => make_secd_my_secd_system_my_datapath_data_bus(3),
      A(2) => make_secd_my_secd_system_my_datapath_data_bus(2),
      A(1) => make_secd_my_secd_system_my_datapath_data_bus(1),
      A(0) => make_secd_my_secd_system_my_datapath_data_bus(0),
      B(17) => cf_cs1_OBUF_9,
      B(16) => make_secd_my_secd_system_my_datapath_arg(16),
      B(15) => make_secd_my_secd_system_my_datapath_arg(15),
      B(14) => make_secd_my_secd_system_my_datapath_arg(14),
      B(13) => make_secd_my_secd_system_my_datapath_arg(13),
      B(12) => make_secd_my_secd_system_my_datapath_arg(12),
      B(11) => make_secd_my_secd_system_my_datapath_arg(11),
      B(10) => make_secd_my_secd_system_my_datapath_arg(10),
      B(9) => make_secd_my_secd_system_my_datapath_arg(9),
      B(8) => make_secd_my_secd_system_my_datapath_arg(8),
      B(7) => make_secd_my_secd_system_my_datapath_arg(7),
      B(6) => make_secd_my_secd_system_my_datapath_arg(6),
      B(5) => make_secd_my_secd_system_my_datapath_arg(5),
      B(4) => make_secd_my_secd_system_my_datapath_arg(4),
      B(3) => make_secd_my_secd_system_my_datapath_arg(3),
      B(2) => make_secd_my_secd_system_my_datapath_arg(2),
      B(1) => make_secd_my_secd_system_my_datapath_arg(1),
      B(0) => make_secd_my_secd_system_my_datapath_arg(0),
      P(35) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_35_UNCONNECTED,
      P(34) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_34_UNCONNECTED,
      P(33) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_33_UNCONNECTED,
      P(32) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_32_UNCONNECTED,
      P(31) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_31_UNCONNECTED,
      P(30) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_30_UNCONNECTED,
      P(29) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_29_UNCONNECTED,
      P(28) => NLW_make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_P_28_UNCONNECTED,
      P(27) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_27,
      P(26) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_26,
      P(25) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_25,
      P(24) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_24,
      P(23) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_23,
      P(22) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_22,
      P(21) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_21,
      P(20) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_20,
      P(19) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_19,
      P(18) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_18,
      P(17) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_17,
      P(16) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_16,
      P(15) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_15,
      P(14) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_14,
      P(13) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_13,
      P(12) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_12,
      P(11) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_11,
      P(10) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_10,
      P(9) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_9,
      P(8) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_8,
      P(7) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_7,
      P(6) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_6,
      P(5) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_5,
      P(4) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_4,
      P(3) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_3,
      P(2) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_2,
      P(1) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_1,
      P(0) => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_submult_0_0
    );
  make_secd_my_secd_system_my_datapath_free_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_free(13)
    );
  make_secd_my_secd_system_my_datapath_free_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_free(12)
    );
  make_secd_my_secd_system_my_datapath_free_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_free(11)
    );
  make_secd_my_secd_system_my_datapath_free_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_free(10)
    );
  make_secd_my_secd_system_my_datapath_free_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_free(9)
    );
  make_secd_my_secd_system_my_datapath_free_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_free(8)
    );
  make_secd_my_secd_system_my_datapath_free_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_free(7)
    );
  make_secd_my_secd_system_my_datapath_free_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_free(6)
    );
  make_secd_my_secd_system_my_datapath_free_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_free(5)
    );
  make_secd_my_secd_system_my_datapath_free_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_free(4)
    );
  make_secd_my_secd_system_my_datapath_free_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_free(3)
    );
  make_secd_my_secd_system_my_datapath_free_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_free(2)
    );
  make_secd_my_secd_system_my_datapath_free_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_free(1)
    );
  make_secd_my_secd_system_my_datapath_free_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_free_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_free(0)
    );
  make_secd_my_secd_system_my_datapath_car_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(27),
      Q => make_secd_my_secd_system_my_datapath_car(13)
    );
  make_secd_my_secd_system_my_datapath_car_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(26),
      Q => make_secd_my_secd_system_my_datapath_car(12)
    );
  make_secd_my_secd_system_my_datapath_car_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(25),
      Q => make_secd_my_secd_system_my_datapath_car(11)
    );
  make_secd_my_secd_system_my_datapath_car_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(24),
      Q => make_secd_my_secd_system_my_datapath_car(10)
    );
  make_secd_my_secd_system_my_datapath_car_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(23),
      Q => make_secd_my_secd_system_my_datapath_car(9)
    );
  make_secd_my_secd_system_my_datapath_car_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(22),
      Q => make_secd_my_secd_system_my_datapath_car(8)
    );
  make_secd_my_secd_system_my_datapath_car_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(21),
      Q => make_secd_my_secd_system_my_datapath_car(7)
    );
  make_secd_my_secd_system_my_datapath_car_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(20),
      Q => make_secd_my_secd_system_my_datapath_car(6)
    );
  make_secd_my_secd_system_my_datapath_car_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(19),
      Q => make_secd_my_secd_system_my_datapath_car(5)
    );
  make_secd_my_secd_system_my_datapath_car_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(18),
      Q => make_secd_my_secd_system_my_datapath_car(4)
    );
  make_secd_my_secd_system_my_datapath_car_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(17),
      Q => make_secd_my_secd_system_my_datapath_car(3)
    );
  make_secd_my_secd_system_my_datapath_car_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(16),
      Q => make_secd_my_secd_system_my_datapath_car(2)
    );
  make_secd_my_secd_system_my_datapath_car_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(15),
      Q => make_secd_my_secd_system_my_datapath_car(1)
    );
  make_secd_my_secd_system_my_datapath_car_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_car_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(14),
      Q => make_secd_my_secd_system_my_datapath_car(0)
    );
  make_secd_my_secd_system_my_datapath_s_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_s(13)
    );
  make_secd_my_secd_system_my_datapath_s_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_s(12)
    );
  make_secd_my_secd_system_my_datapath_s_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_s(11)
    );
  make_secd_my_secd_system_my_datapath_s_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_s(10)
    );
  make_secd_my_secd_system_my_datapath_s_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_s(9)
    );
  make_secd_my_secd_system_my_datapath_s_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_s(8)
    );
  make_secd_my_secd_system_my_datapath_s_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_s(7)
    );
  make_secd_my_secd_system_my_datapath_s_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_s(6)
    );
  make_secd_my_secd_system_my_datapath_s_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_s(5)
    );
  make_secd_my_secd_system_my_datapath_s_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_s(4)
    );
  make_secd_my_secd_system_my_datapath_s_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_s(3)
    );
  make_secd_my_secd_system_my_datapath_s_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_s(2)
    );
  make_secd_my_secd_system_my_datapath_s_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_s(1)
    );
  make_secd_my_secd_system_my_datapath_s_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_s_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_s(0)
    );
  make_secd_my_secd_system_my_datapath_e_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_e(13)
    );
  make_secd_my_secd_system_my_datapath_e_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_e(12)
    );
  make_secd_my_secd_system_my_datapath_e_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_e(11)
    );
  make_secd_my_secd_system_my_datapath_e_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_e(10)
    );
  make_secd_my_secd_system_my_datapath_e_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_e(9)
    );
  make_secd_my_secd_system_my_datapath_e_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_e(8)
    );
  make_secd_my_secd_system_my_datapath_e_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_e(7)
    );
  make_secd_my_secd_system_my_datapath_e_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_e(6)
    );
  make_secd_my_secd_system_my_datapath_e_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_e(5)
    );
  make_secd_my_secd_system_my_datapath_e_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_e(4)
    );
  make_secd_my_secd_system_my_datapath_e_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_e(3)
    );
  make_secd_my_secd_system_my_datapath_e_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_e(2)
    );
  make_secd_my_secd_system_my_datapath_e_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_e(1)
    );
  make_secd_my_secd_system_my_datapath_e_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_e_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_e(0)
    );
  make_secd_my_secd_system_my_datapath_buf1_31 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(31),
      Q => make_secd_my_secd_system_my_datapath_buf1(31)
    );
  make_secd_my_secd_system_my_datapath_buf1_30 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(30),
      Q => make_secd_my_secd_system_my_datapath_buf1(30)
    );
  make_secd_my_secd_system_my_datapath_buf1_29 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(29),
      Q => make_secd_my_secd_system_my_datapath_buf1(29)
    );
  make_secd_my_secd_system_my_datapath_buf1_28 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(28),
      Q => make_secd_my_secd_system_my_datapath_buf1(28)
    );
  make_secd_my_secd_system_my_datapath_buf1_27 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(27),
      Q => make_secd_my_secd_system_my_datapath_buf1(27)
    );
  make_secd_my_secd_system_my_datapath_buf1_26 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(26),
      Q => make_secd_my_secd_system_my_datapath_buf1(26)
    );
  make_secd_my_secd_system_my_datapath_buf1_25 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(25),
      Q => make_secd_my_secd_system_my_datapath_buf1(25)
    );
  make_secd_my_secd_system_my_datapath_buf1_24 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(24),
      Q => make_secd_my_secd_system_my_datapath_buf1(24)
    );
  make_secd_my_secd_system_my_datapath_buf1_23 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(23),
      Q => make_secd_my_secd_system_my_datapath_buf1(23)
    );
  make_secd_my_secd_system_my_datapath_buf1_22 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(22),
      Q => make_secd_my_secd_system_my_datapath_buf1(22)
    );
  make_secd_my_secd_system_my_datapath_buf1_21 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(21),
      Q => make_secd_my_secd_system_my_datapath_buf1(21)
    );
  make_secd_my_secd_system_my_datapath_buf1_20 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(20),
      Q => make_secd_my_secd_system_my_datapath_buf1(20)
    );
  make_secd_my_secd_system_my_datapath_buf1_19 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(19),
      Q => make_secd_my_secd_system_my_datapath_buf1(19)
    );
  make_secd_my_secd_system_my_datapath_buf1_18 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(18),
      Q => make_secd_my_secd_system_my_datapath_buf1(18)
    );
  make_secd_my_secd_system_my_datapath_buf1_17 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(17),
      Q => make_secd_my_secd_system_my_datapath_buf1(17)
    );
  make_secd_my_secd_system_my_datapath_buf1_16 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(16),
      Q => make_secd_my_secd_system_my_datapath_buf1(16)
    );
  make_secd_my_secd_system_my_datapath_buf1_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(15),
      Q => make_secd_my_secd_system_my_datapath_buf1(15)
    );
  make_secd_my_secd_system_my_datapath_buf1_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(14),
      Q => make_secd_my_secd_system_my_datapath_buf1(14)
    );
  make_secd_my_secd_system_my_datapath_buf1_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(13),
      Q => make_secd_my_secd_system_my_datapath_buf1(13)
    );
  make_secd_my_secd_system_my_datapath_buf1_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(12),
      Q => make_secd_my_secd_system_my_datapath_buf1(12)
    );
  make_secd_my_secd_system_my_datapath_buf1_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(11),
      Q => make_secd_my_secd_system_my_datapath_buf1(11)
    );
  make_secd_my_secd_system_my_datapath_buf1_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(10),
      Q => make_secd_my_secd_system_my_datapath_buf1(10)
    );
  make_secd_my_secd_system_my_datapath_buf1_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(9),
      Q => make_secd_my_secd_system_my_datapath_buf1(9)
    );
  make_secd_my_secd_system_my_datapath_buf1_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(8),
      Q => make_secd_my_secd_system_my_datapath_buf1(8)
    );
  make_secd_my_secd_system_my_datapath_buf1_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(7),
      Q => make_secd_my_secd_system_my_datapath_buf1(7)
    );
  make_secd_my_secd_system_my_datapath_buf1_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(6),
      Q => make_secd_my_secd_system_my_datapath_buf1(6)
    );
  make_secd_my_secd_system_my_datapath_buf1_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(5),
      Q => make_secd_my_secd_system_my_datapath_buf1(5)
    );
  make_secd_my_secd_system_my_datapath_buf1_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(4),
      Q => make_secd_my_secd_system_my_datapath_buf1(4)
    );
  make_secd_my_secd_system_my_datapath_buf1_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(3),
      Q => make_secd_my_secd_system_my_datapath_buf1(3)
    );
  make_secd_my_secd_system_my_datapath_buf1_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(2),
      Q => make_secd_my_secd_system_my_datapath_buf1(2)
    );
  make_secd_my_secd_system_my_datapath_buf1_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(1),
      Q => make_secd_my_secd_system_my_datapath_buf1(1)
    );
  make_secd_my_secd_system_my_datapath_buf1_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf1_not0002,
      D => make_secd_my_secd_system_my_datapath_alu_out(0),
      Q => make_secd_my_secd_system_my_datapath_buf1(0)
    );
  make_secd_my_secd_system_my_datapath_d_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_d(13)
    );
  make_secd_my_secd_system_my_datapath_d_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_d(12)
    );
  make_secd_my_secd_system_my_datapath_d_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_d(11)
    );
  make_secd_my_secd_system_my_datapath_d_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_d(10)
    );
  make_secd_my_secd_system_my_datapath_d_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_d(9)
    );
  make_secd_my_secd_system_my_datapath_d_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_d(8)
    );
  make_secd_my_secd_system_my_datapath_d_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_d(7)
    );
  make_secd_my_secd_system_my_datapath_d_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_d(6)
    );
  make_secd_my_secd_system_my_datapath_d_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_d(5)
    );
  make_secd_my_secd_system_my_datapath_d_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_d(4)
    );
  make_secd_my_secd_system_my_datapath_d_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_d(3)
    );
  make_secd_my_secd_system_my_datapath_d_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_d(2)
    );
  make_secd_my_secd_system_my_datapath_d_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_d(1)
    );
  make_secd_my_secd_system_my_datapath_d_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_d_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_d(0)
    );
  make_secd_my_secd_system_my_datapath_c_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_c(13)
    );
  make_secd_my_secd_system_my_datapath_c_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_c(12)
    );
  make_secd_my_secd_system_my_datapath_c_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_c(11)
    );
  make_secd_my_secd_system_my_datapath_c_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_c(10)
    );
  make_secd_my_secd_system_my_datapath_c_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_c(9)
    );
  make_secd_my_secd_system_my_datapath_c_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_c(8)
    );
  make_secd_my_secd_system_my_datapath_c_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_c(7)
    );
  make_secd_my_secd_system_my_datapath_c_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_c(6)
    );
  make_secd_my_secd_system_my_datapath_c_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_c(5)
    );
  make_secd_my_secd_system_my_datapath_c_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_c(4)
    );
  make_secd_my_secd_system_my_datapath_c_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_c(3)
    );
  make_secd_my_secd_system_my_datapath_c_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_c(2)
    );
  make_secd_my_secd_system_my_datapath_c_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_c(1)
    );
  make_secd_my_secd_system_my_datapath_c_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_c_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_c(0)
    );
  make_secd_my_secd_system_my_datapath_y2_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_y2(13)
    );
  make_secd_my_secd_system_my_datapath_y2_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_y2(12)
    );
  make_secd_my_secd_system_my_datapath_y2_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_y2(11)
    );
  make_secd_my_secd_system_my_datapath_y2_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_y2(10)
    );
  make_secd_my_secd_system_my_datapath_y2_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_y2(9)
    );
  make_secd_my_secd_system_my_datapath_y2_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_y2(8)
    );
  make_secd_my_secd_system_my_datapath_y2_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_y2(7)
    );
  make_secd_my_secd_system_my_datapath_y2_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_y2(6)
    );
  make_secd_my_secd_system_my_datapath_y2_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_y2(5)
    );
  make_secd_my_secd_system_my_datapath_y2_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_y2(4)
    );
  make_secd_my_secd_system_my_datapath_y2_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_y2(3)
    );
  make_secd_my_secd_system_my_datapath_y2_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_y2(2)
    );
  make_secd_my_secd_system_my_datapath_y2_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_y2(1)
    );
  make_secd_my_secd_system_my_datapath_y2_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y2_not0002_204,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_y2(0)
    );
  make_secd_my_secd_system_my_datapath_y1_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_y1(13)
    );
  make_secd_my_secd_system_my_datapath_y1_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_y1(12)
    );
  make_secd_my_secd_system_my_datapath_y1_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_y1(11)
    );
  make_secd_my_secd_system_my_datapath_y1_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_y1(10)
    );
  make_secd_my_secd_system_my_datapath_y1_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_y1(9)
    );
  make_secd_my_secd_system_my_datapath_y1_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_y1(8)
    );
  make_secd_my_secd_system_my_datapath_y1_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_y1(7)
    );
  make_secd_my_secd_system_my_datapath_y1_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_y1(6)
    );
  make_secd_my_secd_system_my_datapath_y1_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_y1(5)
    );
  make_secd_my_secd_system_my_datapath_y1_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_y1(4)
    );
  make_secd_my_secd_system_my_datapath_y1_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_y1(3)
    );
  make_secd_my_secd_system_my_datapath_y1_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_y1(2)
    );
  make_secd_my_secd_system_my_datapath_y1_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_y1(1)
    );
  make_secd_my_secd_system_my_datapath_y1_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_y1_not0002_205,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_y1(0)
    );
  make_secd_my_secd_system_my_datapath_ram_out_31 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(31),
      Q => make_secd_my_secd_system_my_datapath_ram_out(31)
    );
  make_secd_my_secd_system_my_datapath_ram_out_30 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(30),
      Q => make_secd_my_secd_system_my_datapath_ram_out(30)
    );
  make_secd_my_secd_system_my_datapath_ram_out_29 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(29),
      Q => make_secd_my_secd_system_my_datapath_ram_out(29)
    );
  make_secd_my_secd_system_my_datapath_ram_out_28 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(28),
      Q => make_secd_my_secd_system_my_datapath_ram_out(28)
    );
  make_secd_my_secd_system_my_datapath_ram_out_27 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(27),
      Q => make_secd_my_secd_system_my_datapath_ram_out(27)
    );
  make_secd_my_secd_system_my_datapath_ram_out_26 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(26),
      Q => make_secd_my_secd_system_my_datapath_ram_out(26)
    );
  make_secd_my_secd_system_my_datapath_ram_out_25 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(25),
      Q => make_secd_my_secd_system_my_datapath_ram_out(25)
    );
  make_secd_my_secd_system_my_datapath_ram_out_24 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(24),
      Q => make_secd_my_secd_system_my_datapath_ram_out(24)
    );
  make_secd_my_secd_system_my_datapath_ram_out_23 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(23),
      Q => make_secd_my_secd_system_my_datapath_ram_out(23)
    );
  make_secd_my_secd_system_my_datapath_ram_out_22 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(22),
      Q => make_secd_my_secd_system_my_datapath_ram_out(22)
    );
  make_secd_my_secd_system_my_datapath_ram_out_21 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(21),
      Q => make_secd_my_secd_system_my_datapath_ram_out(21)
    );
  make_secd_my_secd_system_my_datapath_ram_out_20 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(20),
      Q => make_secd_my_secd_system_my_datapath_ram_out(20)
    );
  make_secd_my_secd_system_my_datapath_ram_out_19 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(19),
      Q => make_secd_my_secd_system_my_datapath_ram_out(19)
    );
  make_secd_my_secd_system_my_datapath_ram_out_18 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(18),
      Q => make_secd_my_secd_system_my_datapath_ram_out(18)
    );
  make_secd_my_secd_system_my_datapath_ram_out_17 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(17),
      Q => make_secd_my_secd_system_my_datapath_ram_out(17)
    );
  make_secd_my_secd_system_my_datapath_ram_out_16 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(16),
      Q => make_secd_my_secd_system_my_datapath_ram_out(16)
    );
  make_secd_my_secd_system_my_datapath_ram_out_15 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(15),
      Q => make_secd_my_secd_system_my_datapath_ram_out(15)
    );
  make_secd_my_secd_system_my_datapath_ram_out_14 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(14),
      Q => make_secd_my_secd_system_my_datapath_ram_out(14)
    );
  make_secd_my_secd_system_my_datapath_ram_out_13 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_ram_out(13)
    );
  make_secd_my_secd_system_my_datapath_ram_out_12 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_ram_out(12)
    );
  make_secd_my_secd_system_my_datapath_ram_out_11 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_ram_out(11)
    );
  make_secd_my_secd_system_my_datapath_ram_out_10 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_ram_out(10)
    );
  make_secd_my_secd_system_my_datapath_ram_out_9 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_ram_out(9)
    );
  make_secd_my_secd_system_my_datapath_ram_out_8 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_ram_out(8)
    );
  make_secd_my_secd_system_my_datapath_ram_out_7 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_ram_out(7)
    );
  make_secd_my_secd_system_my_datapath_ram_out_6 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_ram_out(6)
    );
  make_secd_my_secd_system_my_datapath_ram_out_5 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_ram_out(5)
    );
  make_secd_my_secd_system_my_datapath_ram_out_4 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_ram_out(4)
    );
  make_secd_my_secd_system_my_datapath_ram_out_3 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_ram_out(3)
    );
  make_secd_my_secd_system_my_datapath_ram_out_2 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_ram_out(2)
    );
  make_secd_my_secd_system_my_datapath_ram_out_1 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_ram_out(1)
    );
  make_secd_my_secd_system_my_datapath_ram_out_0 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_ram_out_not0001,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_ram_out(0)
    );
  make_secd_my_secd_system_my_datapath_x1_27 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_x1(27)
    );
  make_secd_my_secd_system_my_datapath_x1_26 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_x1(26)
    );
  make_secd_my_secd_system_my_datapath_x1_25 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_x1(25)
    );
  make_secd_my_secd_system_my_datapath_x1_24 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_x1(24)
    );
  make_secd_my_secd_system_my_datapath_x1_23 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_x1(23)
    );
  make_secd_my_secd_system_my_datapath_x1_22 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_x1(22)
    );
  make_secd_my_secd_system_my_datapath_x1_21 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_x1(21)
    );
  make_secd_my_secd_system_my_datapath_x1_20 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_x1(20)
    );
  make_secd_my_secd_system_my_datapath_x1_19 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_x1(19)
    );
  make_secd_my_secd_system_my_datapath_x1_18 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_x1(18)
    );
  make_secd_my_secd_system_my_datapath_x1_17 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_x1(17)
    );
  make_secd_my_secd_system_my_datapath_x1_16 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_x1(16)
    );
  make_secd_my_secd_system_my_datapath_x1_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_x1(15)
    );
  make_secd_my_secd_system_my_datapath_x1_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x1_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_x1(14)
    );
  make_secd_my_secd_system_my_datapath_x2_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_x2(13)
    );
  make_secd_my_secd_system_my_datapath_x2_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_x2(12)
    );
  make_secd_my_secd_system_my_datapath_x2_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_x2(11)
    );
  make_secd_my_secd_system_my_datapath_x2_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_x2(10)
    );
  make_secd_my_secd_system_my_datapath_x2_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_x2(9)
    );
  make_secd_my_secd_system_my_datapath_x2_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_x2(8)
    );
  make_secd_my_secd_system_my_datapath_x2_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_x2(7)
    );
  make_secd_my_secd_system_my_datapath_x2_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_x2(6)
    );
  make_secd_my_secd_system_my_datapath_x2_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_x2(5)
    );
  make_secd_my_secd_system_my_datapath_x2_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_x2(4)
    );
  make_secd_my_secd_system_my_datapath_x2_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_x2(3)
    );
  make_secd_my_secd_system_my_datapath_x2_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_x2(2)
    );
  make_secd_my_secd_system_my_datapath_x2_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_x2(1)
    );
  make_secd_my_secd_system_my_datapath_x2_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_x2_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_x2(0)
    );
  make_secd_my_secd_system_my_datapath_mar_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_mar(13)
    );
  make_secd_my_secd_system_my_datapath_mar_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_mar(12)
    );
  make_secd_my_secd_system_my_datapath_mar_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_mar(11)
    );
  make_secd_my_secd_system_my_datapath_mar_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_mar(10)
    );
  make_secd_my_secd_system_my_datapath_mar_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_mar(9)
    );
  make_secd_my_secd_system_my_datapath_mar_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_mar(8)
    );
  make_secd_my_secd_system_my_datapath_mar_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_mar(7)
    );
  make_secd_my_secd_system_my_datapath_mar_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_mar(6)
    );
  make_secd_my_secd_system_my_datapath_mar_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_mar(5)
    );
  make_secd_my_secd_system_my_datapath_mar_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_mar(4)
    );
  make_secd_my_secd_system_my_datapath_mar_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_mar(3)
    );
  make_secd_my_secd_system_my_datapath_mar_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_mar(2)
    );
  make_secd_my_secd_system_my_datapath_mar_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_mar(1)
    );
  make_secd_my_secd_system_my_datapath_mar_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_mar_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_mar(0)
    );
  make_secd_my_secd_system_my_datapath_arg_31 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(31),
      Q => make_secd_my_secd_system_my_datapath_arg(31)
    );
  make_secd_my_secd_system_my_datapath_arg_30 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(30),
      Q => make_secd_my_secd_system_my_datapath_arg(30)
    );
  make_secd_my_secd_system_my_datapath_arg_29 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(29),
      Q => make_secd_my_secd_system_my_datapath_arg(29)
    );
  make_secd_my_secd_system_my_datapath_arg_28 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(28),
      Q => make_secd_my_secd_system_my_datapath_arg(28)
    );
  make_secd_my_secd_system_my_datapath_arg_27 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(27),
      Q => make_secd_my_secd_system_my_datapath_arg(27)
    );
  make_secd_my_secd_system_my_datapath_arg_26 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(26),
      Q => make_secd_my_secd_system_my_datapath_arg(26)
    );
  make_secd_my_secd_system_my_datapath_arg_25 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(25),
      Q => make_secd_my_secd_system_my_datapath_arg(25)
    );
  make_secd_my_secd_system_my_datapath_arg_24 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(24),
      Q => make_secd_my_secd_system_my_datapath_arg(24)
    );
  make_secd_my_secd_system_my_datapath_arg_23 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(23),
      Q => make_secd_my_secd_system_my_datapath_arg(23)
    );
  make_secd_my_secd_system_my_datapath_arg_22 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(22),
      Q => make_secd_my_secd_system_my_datapath_arg(22)
    );
  make_secd_my_secd_system_my_datapath_arg_21 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(21),
      Q => make_secd_my_secd_system_my_datapath_arg(21)
    );
  make_secd_my_secd_system_my_datapath_arg_20 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(20),
      Q => make_secd_my_secd_system_my_datapath_arg(20)
    );
  make_secd_my_secd_system_my_datapath_arg_19 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(19),
      Q => make_secd_my_secd_system_my_datapath_arg(19)
    );
  make_secd_my_secd_system_my_datapath_arg_18 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(18),
      Q => make_secd_my_secd_system_my_datapath_arg(18)
    );
  make_secd_my_secd_system_my_datapath_arg_17 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(17),
      Q => make_secd_my_secd_system_my_datapath_arg(17)
    );
  make_secd_my_secd_system_my_datapath_arg_16 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(16),
      Q => make_secd_my_secd_system_my_datapath_arg(16)
    );
  make_secd_my_secd_system_my_datapath_arg_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(15),
      Q => make_secd_my_secd_system_my_datapath_arg(15)
    );
  make_secd_my_secd_system_my_datapath_arg_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(14),
      Q => make_secd_my_secd_system_my_datapath_arg(14)
    );
  make_secd_my_secd_system_my_datapath_arg_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(13),
      Q => make_secd_my_secd_system_my_datapath_arg(13)
    );
  make_secd_my_secd_system_my_datapath_arg_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(12),
      Q => make_secd_my_secd_system_my_datapath_arg(12)
    );
  make_secd_my_secd_system_my_datapath_arg_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(11),
      Q => make_secd_my_secd_system_my_datapath_arg(11)
    );
  make_secd_my_secd_system_my_datapath_arg_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(10),
      Q => make_secd_my_secd_system_my_datapath_arg(10)
    );
  make_secd_my_secd_system_my_datapath_arg_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(9),
      Q => make_secd_my_secd_system_my_datapath_arg(9)
    );
  make_secd_my_secd_system_my_datapath_arg_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(8),
      Q => make_secd_my_secd_system_my_datapath_arg(8)
    );
  make_secd_my_secd_system_my_datapath_arg_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(7),
      Q => make_secd_my_secd_system_my_datapath_arg(7)
    );
  make_secd_my_secd_system_my_datapath_arg_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(6),
      Q => make_secd_my_secd_system_my_datapath_arg(6)
    );
  make_secd_my_secd_system_my_datapath_arg_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(5),
      Q => make_secd_my_secd_system_my_datapath_arg(5)
    );
  make_secd_my_secd_system_my_datapath_arg_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(4),
      Q => make_secd_my_secd_system_my_datapath_arg(4)
    );
  make_secd_my_secd_system_my_datapath_arg_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(3),
      Q => make_secd_my_secd_system_my_datapath_arg(3)
    );
  make_secd_my_secd_system_my_datapath_arg_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(2),
      Q => make_secd_my_secd_system_my_datapath_arg(2)
    );
  make_secd_my_secd_system_my_datapath_arg_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(1),
      Q => make_secd_my_secd_system_my_datapath_arg(1)
    );
  make_secd_my_secd_system_my_datapath_arg_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_arg_not0002,
      D => make_secd_my_secd_system_my_datapath_data_bus(0),
      Q => make_secd_my_secd_system_my_datapath_arg(0)
    );
  make_secd_my_secd_system_my_datapath_alu_out_2 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_2_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(2)
    );
  make_secd_my_secd_system_my_datapath_alu_out_23 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(23)
    );
  make_secd_my_secd_system_my_datapath_alu_out_18 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(18)
    );
  make_secd_my_secd_system_my_datapath_data_bus_0 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(0)
    );
  make_secd_my_secd_system_my_datapath_alu_out_1 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_1_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(1)
    );
  make_secd_my_secd_system_my_datapath_alu_out_22 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(22)
    );
  make_secd_my_secd_system_my_datapath_alu_out_17 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(17)
    );
  make_secd_my_secd_system_my_datapath_parent_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(13),
      Q => make_secd_my_secd_system_my_datapath_parent(13)
    );
  make_secd_my_secd_system_my_datapath_parent_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(12),
      Q => make_secd_my_secd_system_my_datapath_parent(12)
    );
  make_secd_my_secd_system_my_datapath_parent_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(11),
      Q => make_secd_my_secd_system_my_datapath_parent(11)
    );
  make_secd_my_secd_system_my_datapath_parent_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(10),
      Q => make_secd_my_secd_system_my_datapath_parent(10)
    );
  make_secd_my_secd_system_my_datapath_parent_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(9),
      Q => make_secd_my_secd_system_my_datapath_parent(9)
    );
  make_secd_my_secd_system_my_datapath_parent_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(8),
      Q => make_secd_my_secd_system_my_datapath_parent(8)
    );
  make_secd_my_secd_system_my_datapath_parent_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(7),
      Q => make_secd_my_secd_system_my_datapath_parent(7)
    );
  make_secd_my_secd_system_my_datapath_parent_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(6),
      Q => make_secd_my_secd_system_my_datapath_parent(6)
    );
  make_secd_my_secd_system_my_datapath_parent_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(5),
      Q => make_secd_my_secd_system_my_datapath_parent(5)
    );
  make_secd_my_secd_system_my_datapath_parent_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(4),
      Q => make_secd_my_secd_system_my_datapath_parent(4)
    );
  make_secd_my_secd_system_my_datapath_parent_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(3),
      Q => make_secd_my_secd_system_my_datapath_parent(3)
    );
  make_secd_my_secd_system_my_datapath_parent_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(2),
      Q => make_secd_my_secd_system_my_datapath_parent(2)
    );
  make_secd_my_secd_system_my_datapath_parent_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(1),
      Q => make_secd_my_secd_system_my_datapath_parent(1)
    );
  make_secd_my_secd_system_my_datapath_parent_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_parent_not0002,
      D => make_secd_my_secd_system_my_datapath_parent_mux0000(0),
      Q => make_secd_my_secd_system_my_datapath_parent(0)
    );
  make_secd_my_secd_system_my_datapath_alu_out_21 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(21)
    );
  make_secd_my_secd_system_my_datapath_alu_out_16 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(16)
    );
  make_secd_my_secd_system_my_datapath_alu_out_0 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_0_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(0)
    );
  make_secd_my_secd_system_my_datapath_alu_out_20 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(20)
    );
  make_secd_my_secd_system_my_datapath_alu_out_15 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(15)
    );
  make_secd_my_secd_system_my_datapath_alu_out_14 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(14)
    );
  make_secd_my_secd_system_my_datapath_alu_out_13 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_13_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(13)
    );
  make_secd_my_secd_system_my_datapath_ram_read : FDR
    port map (
      C => cpu_clk,
      D => utmi_databus16_8_OBUF_5,
      R => make_secd_my_secd_system_my_datapath_ram_read_or0000,
      Q => make_secd_my_secd_system_my_datapath_ram_read_26
    );
  make_secd_my_secd_system_my_datapath_alu_out_12 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_12_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(12)
    );
  make_secd_my_secd_system_my_datapath_alu_out_11 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_11_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(11)
    );
  make_secd_my_secd_system_my_datapath_data_bus_29 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_29_mux0000,
      Q => make_secd_my_secd_system_my_datapath_data_bus(29)
    );
  make_secd_my_secd_system_my_datapath_ram_write : FDR
    port map (
      C => cpu_clk,
      D => utmi_databus16_8_OBUF_5,
      R => make_secd_my_secd_system_my_datapath_ram_write_or0000,
      Q => make_secd_my_secd_system_my_datapath_ram_write_23
    );
  make_secd_my_secd_system_my_datapath_alu_out_10 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_10_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(10)
    );
  make_secd_my_secd_system_my_datapath_data_bus_28 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_28_mux0000,
      Q => make_secd_my_secd_system_my_datapath_data_bus(28)
    );
  make_secd_my_secd_system_my_datapath_data_bus_26 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_26_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(26)
    );
  make_secd_my_secd_system_my_datapath_data_bus_31 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_31_mux0000,
      Q => make_secd_my_secd_system_my_datapath_data_bus(31)
    );
  make_secd_my_secd_system_my_datapath_data_bus_27 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_27_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(27)
    );
  make_secd_my_secd_system_my_datapath_root_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(13),
      Q => make_secd_my_secd_system_my_datapath_root(13)
    );
  make_secd_my_secd_system_my_datapath_root_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(12),
      Q => make_secd_my_secd_system_my_datapath_root(12)
    );
  make_secd_my_secd_system_my_datapath_root_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(11),
      Q => make_secd_my_secd_system_my_datapath_root(11)
    );
  make_secd_my_secd_system_my_datapath_root_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(10),
      Q => make_secd_my_secd_system_my_datapath_root(10)
    );
  make_secd_my_secd_system_my_datapath_root_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(9),
      Q => make_secd_my_secd_system_my_datapath_root(9)
    );
  make_secd_my_secd_system_my_datapath_root_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(8),
      Q => make_secd_my_secd_system_my_datapath_root(8)
    );
  make_secd_my_secd_system_my_datapath_root_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(7),
      Q => make_secd_my_secd_system_my_datapath_root(7)
    );
  make_secd_my_secd_system_my_datapath_root_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(6),
      Q => make_secd_my_secd_system_my_datapath_root(6)
    );
  make_secd_my_secd_system_my_datapath_root_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(5),
      Q => make_secd_my_secd_system_my_datapath_root(5)
    );
  make_secd_my_secd_system_my_datapath_root_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(4),
      Q => make_secd_my_secd_system_my_datapath_root(4)
    );
  make_secd_my_secd_system_my_datapath_root_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(3),
      Q => make_secd_my_secd_system_my_datapath_root(3)
    );
  make_secd_my_secd_system_my_datapath_root_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(2),
      Q => make_secd_my_secd_system_my_datapath_root(2)
    );
  make_secd_my_secd_system_my_datapath_root_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(1),
      Q => make_secd_my_secd_system_my_datapath_root(1)
    );
  make_secd_my_secd_system_my_datapath_root_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_root_not0002,
      D => make_secd_my_secd_system_my_datapath_root_mux0000(0),
      Q => make_secd_my_secd_system_my_datapath_root(0)
    );
  make_secd_my_secd_system_my_datapath_data_bus_25 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_25_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(25)
    );
  make_secd_my_secd_system_my_datapath_data_bus_30 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_30_mux0000,
      Q => make_secd_my_secd_system_my_datapath_data_bus(30)
    );
  make_secd_my_secd_system_my_datapath_data_bus_24 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_24_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(24)
    );
  make_secd_my_secd_system_my_datapath_data_bus_19 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_19_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(19)
    );
  make_secd_my_secd_system_my_datapath_data_bus_23 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_23_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(23)
    );
  make_secd_my_secd_system_my_datapath_data_bus_18 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_18_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(18)
    );
  make_secd_my_secd_system_my_datapath_buf2_9 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_9_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(9)
    );
  make_secd_my_secd_system_my_datapath_data_bus_22 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_22_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(22)
    );
  make_secd_my_secd_system_my_datapath_data_bus_17 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_17_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(17)
    );
  make_secd_my_secd_system_my_datapath_buf2_8 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_8_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(8)
    );
  make_secd_my_secd_system_my_datapath_data_bus_16 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_16_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(16)
    );
  make_secd_my_secd_system_my_datapath_buf2_7 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_7_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(7)
    );
  make_secd_my_secd_system_my_datapath_data_bus_21 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_21_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(21)
    );
  make_secd_my_secd_system_my_datapath_data_bus_20 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_20_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(20)
    );
  make_secd_my_secd_system_my_datapath_data_bus_15 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_15_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(15)
    );
  make_secd_my_secd_system_my_datapath_buf2_6 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_6_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(6)
    );
  make_secd_my_secd_system_my_datapath_data_bus_14 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_14_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(14)
    );
  make_secd_my_secd_system_my_datapath_buf2_5 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_5_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(5)
    );
  make_secd_my_secd_system_my_datapath_state_reg_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_state_reg_mux0000(0),
      Q => make_secd_my_secd_system_my_datapath_state_reg(1)
    );
  make_secd_my_secd_system_my_datapath_state_reg_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_state_reg_mux0000(1),
      Q => make_secd_my_secd_system_my_datapath_state_reg(0)
    );
  make_secd_my_secd_system_my_datapath_data_bus_13 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(13)
    );
  make_secd_my_secd_system_my_datapath_buf2_4 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_4_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(4)
    );
  make_secd_my_secd_system_my_datapath_buf2_3 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_3_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(3)
    );
  make_secd_my_secd_system_my_datapath_data_bus_11 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(11)
    );
  make_secd_my_secd_system_my_datapath_data_bus_12 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(12)
    );
  make_secd_my_secd_system_my_datapath_buf2_2 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_2_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(2)
    );
  make_secd_my_secd_system_my_datapath_buf2_29 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_29_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(29)
    );
  make_secd_my_secd_system_my_datapath_data_bus_10 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(10)
    );
  make_secd_my_secd_system_my_datapath_buf2_1 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_1_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(1)
    );
  make_secd_my_secd_system_my_datapath_buf2_28 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_28_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(28)
    );
  make_secd_my_secd_system_my_datapath_buf2_0 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_0_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(0)
    );
  make_secd_my_secd_system_my_datapath_buf2_27 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_27_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(27)
    );
  make_secd_my_secd_system_my_datapath_buf2_31 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_31_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(31)
    );
  make_secd_my_secd_system_my_datapath_buf2_26 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_26_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(26)
    );
  make_secd_my_secd_system_my_datapath_buf2_30 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_30_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(30)
    );
  make_secd_my_secd_system_my_datapath_buf2_25 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_25_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(25)
    );
  make_secd_my_secd_system_my_datapath_buf2_24 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_24_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(24)
    );
  make_secd_my_secd_system_my_datapath_buf2_19 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_19_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(19)
    );
  make_secd_my_secd_system_my_datapath_buf2_23 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_23_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(23)
    );
  make_secd_my_secd_system_my_datapath_buf2_18 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_18_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(18)
    );
  make_secd_my_secd_system_my_datapath_buf2_22 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_22_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(22)
    );
  make_secd_my_secd_system_my_datapath_buf2_17 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_17_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(17)
    );
  make_secd_my_secd_system_my_datapath_buf2_21 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_21_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(21)
    );
  make_secd_my_secd_system_my_datapath_buf2_16 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_16_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(16)
    );
  make_secd_my_secd_system_my_datapath_data_bus_9 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(9)
    );
  make_secd_my_secd_system_my_datapath_buf2_20 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_20_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(20)
    );
  make_secd_my_secd_system_my_datapath_data_bus_8 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(8)
    );
  make_secd_my_secd_system_my_datapath_buf2_14 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_14_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(14)
    );
  make_secd_my_secd_system_my_datapath_buf2_15 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_15_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(15)
    );
  make_secd_my_secd_system_my_datapath_alu_out_9 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_9_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(9)
    );
  make_secd_my_secd_system_my_datapath_data_bus_7 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(7)
    );
  make_secd_my_secd_system_my_datapath_buf2_13 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_13_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(13)
    );
  make_secd_my_secd_system_my_datapath_alu_out_8 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_8_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(8)
    );
  make_secd_my_secd_system_my_datapath_alu_out_29 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_29_mux0001,
      Q => make_secd_my_secd_system_my_datapath_alu_out(29)
    );
  make_secd_my_secd_system_my_datapath_data_bus_6 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(6)
    );
  make_secd_my_secd_system_my_datapath_buf2_12 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_12_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(12)
    );
  make_secd_my_secd_system_my_datapath_alu_out_7 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_7_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(7)
    );
  make_secd_my_secd_system_my_datapath_alu_out_28 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_28_mux0001,
      Q => make_secd_my_secd_system_my_datapath_alu_out(28)
    );
  make_secd_my_secd_system_my_datapath_data_bus_5 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(5)
    );
  make_secd_my_secd_system_my_datapath_buf2_11 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_11_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(11)
    );
  make_secd_my_secd_system_my_datapath_alu_out_6 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_6_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(6)
    );
  make_secd_my_secd_system_my_datapath_alu_out_27 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(27)
    );
  make_secd_my_secd_system_my_datapath_data_bus_4 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(4)
    );
  make_secd_my_secd_system_my_datapath_buf2_10 : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206,
      D => make_secd_my_secd_system_my_datapath_buf2_10_mux0000,
      Q => make_secd_my_secd_system_my_datapath_buf2(10)
    );
  make_secd_my_secd_system_my_datapath_alu_out_5 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_5_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(5)
    );
  make_secd_my_secd_system_my_datapath_alu_out_31 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_31_mux0001,
      Q => make_secd_my_secd_system_my_datapath_alu_out(31)
    );
  make_secd_my_secd_system_my_datapath_alu_out_26 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(26)
    );
  make_secd_my_secd_system_my_datapath_data_bus_3 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(3)
    );
  make_secd_my_secd_system_my_datapath_alu_out_4 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_4_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(4)
    );
  make_secd_my_secd_system_my_datapath_alu_out_30 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_30_mux0001_202,
      Q => make_secd_my_secd_system_my_datapath_alu_out(30)
    );
  make_secd_my_secd_system_my_datapath_alu_out_25 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(25)
    );
  make_secd_my_secd_system_my_datapath_data_bus_2 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(2)
    );
  make_secd_my_secd_system_my_datapath_alu_out_3 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_3_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(3)
    );
  make_secd_my_secd_system_my_datapath_alu_out_24 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(24)
    );
  make_secd_my_secd_system_my_datapath_alu_out_19 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_alu_out_19_not0001,
      D => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000,
      Q => make_secd_my_secd_system_my_datapath_alu_out(19)
    );
  make_secd_my_secd_system_my_datapath_data_bus_1 : FDE_1
    port map (
      C => cpu_clk,
      CE => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203,
      D => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001,
      Q => make_secd_my_secd_system_my_datapath_data_bus(1)
    );
  my_uart_TxDev_TBuff_0 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_Load_240,
      CLR => my_uart_Reset,
      D => my_uart_TxData(0),
      Q => my_uart_TxDev_TBuff(0)
    );
  my_uart_TxDev_TBuff_1 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_Load_240,
      CLR => my_uart_Reset,
      D => my_uart_TxData(1),
      Q => my_uart_TxDev_TBuff(1)
    );
  my_uart_TxDev_TBuff_2 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_Load_240,
      CLR => my_uart_Reset,
      D => my_uart_TxData(2),
      Q => my_uart_TxDev_TBuff(2)
    );
  my_uart_TxDev_TBuff_3 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_Load_240,
      CLR => my_uart_Reset,
      D => my_uart_TxData(3),
      Q => my_uart_TxDev_TBuff(3)
    );
  my_uart_TxDev_TBuff_4 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_Load_240,
      CLR => my_uart_Reset,
      D => my_uart_TxData(4),
      Q => my_uart_TxDev_TBuff(4)
    );
  my_uart_TxDev_TBuff_5 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_Load_240,
      CLR => my_uart_Reset,
      D => my_uart_TxData(5),
      Q => my_uart_TxDev_TBuff(5)
    );
  my_uart_TxDev_TBuff_6 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_Load_240,
      CLR => my_uart_Reset,
      D => my_uart_TxData(6),
      Q => my_uart_TxDev_TBuff(6)
    );
  my_uart_TxDev_TBuff_7 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_Load_240,
      CLR => my_uart_Reset,
      D => my_uart_TxData(7),
      Q => my_uart_TxDev_TBuff(7)
    );
  my_uart_TxDev_TxClkEdge : FDC_1
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TxClkEdge_and0000,
      Q => my_uart_TxDev_TxClkEdge_208
    );
  my_uart_TxDev_TxClkDel : FDCP_1
    port map (
      C => cpu_clk,
      CLR => my_uart_RxDev_RxClkDel_and0000,
      D => baudclk_25,
      PRE => my_uart_RxDev_RxClkDel_and0001,
      Q => my_uart_TxDev_TxClkDel_233
    );
  my_uart_TxDev_TRegEEdge : FDC_1
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TRegEEdge_and0000,
      Q => my_uart_TxDev_TRegEEdge_214
    );
  my_uart_TxDev_TBufE : FDPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TBufE_not0001,
      D => my_uart_TxDev_TBufE_mux0002,
      PRE => my_uart_Reset,
      Q => my_uart_TxDev_TBufE_236
    );
  my_uart_TxDev_TxBdEdge : FDC_1
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TxBdEdge_and0000,
      Q => my_uart_TxDev_TxBdEdge_213
    );
  my_uart_TxDev_TxParity : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TxParity_mux0001,
      Q => my_uart_TxDev_TxParity_215
    );
  my_uart_TxDev_TReg_0 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TReg_mux0001(0),
      Q => my_uart_TxDev_TReg(0)
    );
  my_uart_TxDev_TReg_1 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TReg_mux0001(1),
      Q => my_uart_TxDev_TReg(1)
    );
  my_uart_TxDev_TReg_2 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TReg_mux0001(2),
      Q => my_uart_TxDev_TReg(2)
    );
  my_uart_TxDev_TReg_3 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TReg_mux0001(3),
      Q => my_uart_TxDev_TReg(3)
    );
  my_uart_TxDev_TReg_4 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TReg_mux0001(4),
      Q => my_uart_TxDev_TReg(4)
    );
  my_uart_TxDev_TReg_5 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TReg_mux0001(5),
      Q => my_uart_TxDev_TReg(5)
    );
  my_uart_TxDev_TReg_6 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TReg_mux0001(6),
      Q => my_uart_TxDev_TReg(6)
    );
  my_uart_TxDev_TReg_7 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TReg_mux0001(7),
      Q => my_uart_TxDev_TReg(7)
    );
  my_uart_TxDev_DataCnt_0 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_DataCnt_mux0001(3),
      Q => my_uart_TxDev_DataCnt(0)
    );
  my_uart_TxDev_DataCnt_1 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_DataCnt_mux0001(2),
      Q => my_uart_TxDev_DataCnt(1)
    );
  my_uart_TxDev_DataCnt_2 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_DataCnt_mux0001(1),
      Q => my_uart_TxDev_DataCnt(2)
    );
  my_uart_TxDev_DataCnt_3 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_DataCnt_mux0001(0),
      Q => my_uart_TxDev_DataCnt(3)
    );
  my_uart_TxDev_TxDbit : FDPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      D => my_uart_TxDev_TxDbit_mux0001_210,
      PRE => my_uart_Reset,
      Q => my_uart_TxDev_TxDbit_235
    );
  my_uart_TxDev_TRegE : FDPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      D => my_uart_TxDev_TxState_cmp_eq0001,
      PRE => my_uart_Reset,
      Q => my_uart_TxDev_TRegE_212
    );
  my_uart_TxDev_TxBdDel : FDCP_1
    port map (
      C => cpu_clk,
      CLR => my_uart_TxDev_TxBdDel_and0000,
      D => my_uart_TxDev_TxBdClk,
      PRE => my_uart_TxDev_TxBdDel_and0001,
      Q => my_uart_TxDev_TxBdDel_209
    );
  my_uart_TxDev_TRegEDel : FDC_1
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TRegE_212,
      Q => my_uart_TxDev_TRegEDel_207
    );
  my_uart_TxDev_TxState_FFd2 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TxState_FFd2_In,
      Q => my_uart_TxDev_TxState_FFd2_218
    );
  my_uart_TxDev_TxState_FFd1 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TxState_FFd1_In,
      Q => my_uart_TxDev_TxState_FFd1_211
    );
  my_uart_TxDev_TxState_FFd3 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_TxDev_TxBdEdge_213,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_TxState_FFd3_In_216,
      Q => my_uart_TxDev_TxState_FFd3_217
    );
  my_uart_TxDev_TxClkCnt_0 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_TxDev_TxClkEdge_208,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_Result(0),
      Q => my_uart_TxDev_TxClkCnt(0)
    );
  my_uart_TxDev_TxClkCnt_1 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_TxDev_TxClkEdge_208,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_Result(1),
      Q => my_uart_TxDev_TxClkCnt(1)
    );
  my_uart_TxDev_TxClkCnt_2 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_TxDev_TxClkEdge_208,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_Result(2),
      Q => my_uart_TxDev_TxClkCnt(2)
    );
  my_uart_TxDev_TxClkCnt_3 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_TxDev_TxClkEdge_208,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_Result(3),
      Q => my_uart_TxDev_TxClkCnt(3)
    );
  my_uart_TxDev_TxClkCnt_4 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_TxDev_TxClkEdge_208,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_Result(4),
      Q => my_uart_TxDev_TxClkCnt(4)
    );
  my_uart_TxDev_TxClkCnt_5 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_TxDev_TxClkEdge_208,
      CLR => my_uart_Reset,
      D => my_uart_TxDev_Result(5),
      Q => my_uart_TxDev_TxClkCnt(5)
    );
  my_uart_RxDev_RxDeb : FDE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxDeb_and0000_232,
      D => my_uart_RxDev_RxDeb_or0001,
      Q => my_uart_RxDev_RxDeb_229
    );
  my_uart_RxDev_RxDatEdge : FDC_1
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_RxDatEdge_and0000,
      Q => my_uart_RxDev_RxDatEdge_223
    );
  my_uart_RxDev_RxBdEdge : FDC_1
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_RxBdEdge_and0000,
      Q => my_uart_RxDev_RxBdEdge_234
    );
  my_uart_RxDev_tmpRxVal : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_tmpRxVal_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_tmpRxVal_and0001,
      Q => my_uart_RxDev_tmpRxVal_230
    );
  my_uart_RxDev_RxClkEdge : FDC_1
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_RxClkEdge_and0000,
      Q => my_uart_RxDev_RxClkEdge_224
    );
  my_uart_RxDev_frameErr : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_frameErr_mux0001,
      Q => my_uart_RxDev_frameErr_238
    );
  my_uart_RxDev_tmpDRdy : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_tmpDRdy_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_tmpDRdy_mux0002,
      Q => my_uart_RxDev_tmpDRdy_237
    );
  my_uart_RxDev_RxStart : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxStart_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_RxClkCnt_cmp_eq0000,
      Q => my_uart_RxDev_RxStart_231
    );
  my_uart_RxDev_ParityErr : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_ParityErr_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ParityErr_mux0003,
      Q => my_uart_RxDev_ParityErr_241
    );
  my_uart_RxDev_RxValid : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_RxValid_cmp_eq0000,
      Q => my_uart_RxDev_RxValid_225
    );
  my_uart_RxDev_RxDebDel0 : FDCPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxClkEdge_224,
      CLR => my_uart_RxDev_RxDebDel0_and0000,
      D => fpga_rxd_IBUF_6,
      PRE => my_uart_RxDev_RxDebDel0_and0001,
      Q => my_uart_RxDev_RxDebDel0_219
    );
  my_uart_RxDev_RxDatDel : FDCP_1
    port map (
      C => cpu_clk,
      CLR => my_uart_RxDev_RxDatDel_and0000,
      D => my_uart_RxDev_RxDeb_229,
      PRE => my_uart_RxDev_RxDatDel_and0001,
      Q => my_uart_RxDev_RxDatDel_227
    );
  my_uart_RxDev_RxParity : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_RxParity_mux0001,
      Q => my_uart_RxDev_RxParity_228
    );
  my_uart_RxDev_ShtReg_0 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg_mux0001(0),
      Q => my_uart_RxDev_ShtReg(0)
    );
  my_uart_RxDev_ShtReg_1 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg_mux0001(1),
      Q => my_uart_RxDev_ShtReg(1)
    );
  my_uart_RxDev_ShtReg_2 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg_mux0001(2),
      Q => my_uart_RxDev_ShtReg(2)
    );
  my_uart_RxDev_ShtReg_3 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg_mux0001(3),
      Q => my_uart_RxDev_ShtReg(3)
    );
  my_uart_RxDev_ShtReg_4 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg_mux0001(4),
      Q => my_uart_RxDev_ShtReg(4)
    );
  my_uart_RxDev_ShtReg_5 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg_mux0001(5),
      Q => my_uart_RxDev_ShtReg(5)
    );
  my_uart_RxDev_ShtReg_6 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg_mux0001(6),
      Q => my_uart_RxDev_ShtReg(6)
    );
  my_uart_RxDev_ShtReg_7 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg_mux0001(7),
      Q => my_uart_RxDev_ShtReg(7)
    );
  my_uart_RxDev_RxState_0 : FDPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      D => my_uart_RxDev_RxState_mux0003(3),
      PRE => my_uart_Reset,
      Q => my_uart_RxDev_RxState(0)
    );
  my_uart_RxDev_RxState_1 : FDPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      D => my_uart_RxDev_RxState_mux0003(2),
      PRE => my_uart_Reset,
      Q => my_uart_RxDev_RxState(1)
    );
  my_uart_RxDev_RxState_2 : FDPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      D => my_uart_RxDev_RxState_mux0003(1),
      PRE => my_uart_Reset,
      Q => my_uart_RxDev_RxState(2)
    );
  my_uart_RxDev_RxState_3 : FDPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxBdEdge_234,
      D => my_uart_RxDev_RxState_mux0003(0),
      PRE => my_uart_Reset,
      Q => my_uart_RxDev_RxState(3)
    );
  my_uart_RxDev_outErr : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_tmpDRdy_237,
      Q => my_uart_RxDev_outErr_239
    );
  my_uart_RxDev_RxBdDel : FDCP_1
    port map (
      C => cpu_clk,
      CLR => my_uart_RxDev_RxBdDel_and0000,
      D => my_uart_RxDev_RxBdClk,
      PRE => my_uart_RxDev_RxBdDel_and0001,
      Q => my_uart_RxDev_RxBdDel_226
    );
  my_uart_RxDev_DataOut_0 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg(0),
      Q => my_uart_RxDev_DataOut(0)
    );
  my_uart_RxDev_DataOut_1 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg(1),
      Q => my_uart_RxDev_DataOut(1)
    );
  my_uart_RxDev_DataOut_2 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg(2),
      Q => my_uart_RxDev_DataOut(2)
    );
  my_uart_RxDev_DataOut_3 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg(3),
      Q => my_uart_RxDev_DataOut(3)
    );
  my_uart_RxDev_DataOut_4 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg(4),
      Q => my_uart_RxDev_DataOut(4)
    );
  my_uart_RxDev_DataOut_5 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg(5),
      Q => my_uart_RxDev_DataOut(5)
    );
  my_uart_RxDev_DataOut_6 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg(6),
      Q => my_uart_RxDev_DataOut(6)
    );
  my_uart_RxDev_DataOut_7 : FDCE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_DataOut_not0002,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ShtReg(7),
      Q => my_uart_RxDev_DataOut(7)
    );
  my_uart_RxDev_RxDebDel1 : FDCPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxClkEdge_224,
      CLR => my_uart_RxDev_RxDebDel0_and0000,
      D => my_uart_RxDev_RxDebDel0_219,
      PRE => my_uart_RxDev_RxDebDel0_and0001,
      Q => my_uart_RxDev_RxDebDel1_220
    );
  my_uart_RxDev_RxDebDel2 : FDCPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxClkEdge_224,
      CLR => my_uart_RxDev_RxDebDel0_and0000,
      D => my_uart_RxDev_RxDebDel1_220,
      PRE => my_uart_RxDev_RxDebDel0_and0001,
      Q => my_uart_RxDev_RxDebDel2_221
    );
  my_uart_RxDev_RxDebDel3 : FDCPE_1
    port map (
      C => cpu_clk,
      CE => my_uart_RxDev_RxClkEdge_224,
      CLR => my_uart_RxDev_RxDebDel0_and0000,
      D => my_uart_RxDev_RxDebDel2_221,
      PRE => my_uart_RxDev_RxDebDel0_and0001,
      Q => my_uart_RxDev_RxDebDel3_222
    );
  my_uart_RxDev_RxClkCnt_0 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_RxDev_RxClkCnt_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_Mcount_RxClkCnt,
      Q => my_uart_RxDev_RxClkCnt(0)
    );
  my_uart_RxDev_RxClkCnt_1 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_RxDev_RxClkCnt_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_Mcount_RxClkCnt3,
      Q => my_uart_RxDev_RxClkCnt(1)
    );
  my_uart_RxDev_RxClkCnt_2 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_RxDev_RxClkCnt_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_Mcount_RxClkCnt6,
      Q => my_uart_RxDev_RxClkCnt(2)
    );
  my_uart_RxDev_RxClkCnt_3 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_RxDev_RxClkCnt_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_Mcount_RxClkCnt9,
      Q => my_uart_RxDev_RxClkCnt(3)
    );
  my_uart_RxDev_RxClkCnt_4 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_RxDev_RxClkCnt_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_Mcount_RxClkCnt12,
      Q => my_uart_RxDev_RxClkCnt(4)
    );
  my_uart_RxDev_RxClkCnt_5 : FDCE
    port map (
      C => make_secd_my_secd_system_my_datapath_clk_inv,
      CE => my_uart_RxDev_RxClkCnt_not0001,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_Mcount_RxClkCnt15,
      Q => my_uart_RxDev_RxClkCnt(5)
    );
  my_uart_StatReg_6 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_ParityErr_241,
      Q => my_uart_StatReg_6_Q
    );
  my_uart_StatReg_5 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_outErr_239,
      Q => my_uart_StatReg_5_Q
    );
  my_uart_StatReg_4 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_frameErr_238,
      Q => my_uart_StatReg_4_Q
    );
  my_uart_StatReg_0 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_RxDev_tmpDRdy_237,
      Q => my_uart_StatReg_0_Q
    );
  my_uart_StatReg_7 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_irq_or0000,
      Q => my_uart_StatReg_7_Q
    );
  my_uart_TxData_7 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_Load_mux0003,
      CLR => my_uart_Reset,
      D => cpu_data_out(7),
      Q => my_uart_TxData(7)
    );
  my_uart_TxData_6 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_Load_mux0003,
      CLR => my_uart_Reset,
      D => cpu_data_out(6),
      Q => my_uart_TxData(6)
    );
  my_uart_TxData_5 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_Load_mux0003,
      CLR => my_uart_Reset,
      D => cpu_data_out(5),
      Q => my_uart_TxData(5)
    );
  my_uart_TxData_4 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_Load_mux0003,
      CLR => my_uart_Reset,
      D => cpu_data_out(4),
      Q => my_uart_TxData(4)
    );
  my_uart_TxData_3 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_Load_mux0003,
      CLR => my_uart_Reset,
      D => cpu_data_out(3),
      Q => my_uart_TxData(3)
    );
  my_uart_TxData_2 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_Load_mux0003,
      CLR => my_uart_Reset,
      D => cpu_data_out(2),
      Q => my_uart_TxData(2)
    );
  my_uart_TxData_1 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_Load_mux0003,
      CLR => my_uart_Reset,
      D => cpu_data_out(1),
      Q => my_uart_TxData(1)
    );
  my_uart_TxData_0 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_Load_mux0003,
      CLR => my_uart_Reset,
      D => cpu_data_out(0),
      Q => my_uart_TxData(0)
    );
  my_uart_StatReg_3 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => fpga_cts_IBUF_7,
      Q => my_uart_StatReg_3_Q
    );
  my_uart_StatReg_1 : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_StatReg_1_and0000,
      Q => my_uart_StatReg_1_Q
    );
  my_uart_Load : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_Load_mux0003,
      Q => my_uart_Load_240
    );
  my_uart_CtrlReg_7 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_CtrlReg_not0002,
      CLR => my_uart_Reset,
      D => cpu_data_out(7),
      Q => my_uart_CtrlReg(7)
    );
  my_uart_CtrlReg_6 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_CtrlReg_not0002,
      CLR => my_uart_Reset,
      D => cpu_data_out(6),
      Q => my_uart_CtrlReg(6)
    );
  my_uart_CtrlReg_5 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_CtrlReg_not0002,
      CLR => my_uart_Reset,
      D => cpu_data_out(5),
      Q => my_uart_CtrlReg(5)
    );
  my_uart_CtrlReg_4 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_CtrlReg_not0002,
      CLR => my_uart_Reset,
      D => cpu_data_out(4),
      Q => my_uart_CtrlReg(4)
    );
  my_uart_CtrlReg_3 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_CtrlReg_not0002,
      CLR => my_uart_Reset,
      D => cpu_data_out(3),
      Q => my_uart_CtrlReg(3)
    );
  my_uart_CtrlReg_2 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_CtrlReg_not0002,
      CLR => my_uart_Reset,
      D => cpu_data_out(2),
      Q => my_uart_CtrlReg(2)
    );
  my_uart_CtrlReg_1 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_CtrlReg_not0002,
      CLR => my_uart_Reset,
      D => cpu_data_out(1),
      Q => my_uart_CtrlReg(1)
    );
  my_uart_CtrlReg_0 : FDCE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_uart_CtrlReg_not0002,
      CLR => my_uart_Reset,
      D => cpu_data_out(0),
      Q => my_uart_CtrlReg(0)
    );
  my_uart_Read : FDC_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CLR => my_uart_Reset,
      D => my_uart_Read_mux0003,
      Q => my_uart_Read_242
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_8_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(7),
      LI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_8_rt_433,
      O => make_secd_my_secd_system_my_control_unit_Result(8)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_7_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(6),
      LI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_7_rt_384,
      O => make_secd_my_secd_system_my_control_unit_Result(7)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_7_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(6),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_7_rt_384,
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(7)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_6_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(5),
      LI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_6_rt_385,
      O => make_secd_my_secd_system_my_control_unit_Result(6)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_6_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(5),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_6_rt_385,
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(6)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_5_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(4),
      LI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_5_rt_386,
      O => make_secd_my_secd_system_my_control_unit_Result(5)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_5_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(4),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_5_rt_386,
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(5)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_4_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(3),
      LI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_4_rt_387,
      O => make_secd_my_secd_system_my_control_unit_Result(4)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_4_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(3),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_4_rt_387,
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(4)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_3_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(2),
      LI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_3_rt_388,
      O => make_secd_my_secd_system_my_control_unit_Result(3)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_3_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(2),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_3_rt_388,
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(3)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_2_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(1),
      LI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_2_rt_389,
      O => make_secd_my_secd_system_my_control_unit_Result_2_1
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_2_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(1),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_2_rt_389,
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(2)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_1_Q : XORCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(0),
      LI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_1_rt_390,
      O => make_secd_my_secd_system_my_control_unit_Result_1_1
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_1_Q : MUXCY
    port map (
      CI => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(0),
      DI => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_1_rt_390,
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(1)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_control_unit_Result_0_1,
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy(0)
    );
  make_secd_my_secd_system_my_control_unit_next_mpc_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      D => make_secd_my_secd_system_my_control_unit_Result(8),
      Q => make_secd_my_secd_system_my_control_unit_next_mpc(8)
    );
  make_secd_my_secd_system_my_control_unit_next_mpc_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      D => make_secd_my_secd_system_my_control_unit_Result(7),
      Q => make_secd_my_secd_system_my_control_unit_next_mpc(7)
    );
  make_secd_my_secd_system_my_control_unit_next_mpc_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      D => make_secd_my_secd_system_my_control_unit_Result(6),
      Q => make_secd_my_secd_system_my_control_unit_next_mpc(6)
    );
  make_secd_my_secd_system_my_control_unit_next_mpc_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      D => make_secd_my_secd_system_my_control_unit_Result(5),
      Q => make_secd_my_secd_system_my_control_unit_next_mpc(5)
    );
  make_secd_my_secd_system_my_control_unit_next_mpc_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      D => make_secd_my_secd_system_my_control_unit_Result(4),
      Q => make_secd_my_secd_system_my_control_unit_next_mpc(4)
    );
  make_secd_my_secd_system_my_control_unit_next_mpc_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      D => make_secd_my_secd_system_my_control_unit_Result(3),
      Q => make_secd_my_secd_system_my_control_unit_next_mpc(3)
    );
  make_secd_my_secd_system_my_control_unit_next_mpc_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      D => make_secd_my_secd_system_my_control_unit_Result_2_1,
      Q => make_secd_my_secd_system_my_control_unit_next_mpc(2)
    );
  make_secd_my_secd_system_my_control_unit_next_mpc_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      D => make_secd_my_secd_system_my_control_unit_Result_1_1,
      Q => make_secd_my_secd_system_my_control_unit_next_mpc(1)
    );
  make_secd_my_secd_system_my_control_unit_next_mpc_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      D => make_secd_my_secd_system_my_control_unit_Result_0_1,
      Q => make_secd_my_secd_system_my_control_unit_next_mpc(0)
    );
  make_secd_my_secd_system_my_control_unit_sp_2 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      CE => make_secd_my_secd_system_my_control_unit_sp_not0001,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_Result(2),
      Q => make_secd_my_secd_system_my_control_unit_sp(2)
    );
  make_secd_my_secd_system_my_control_unit_sp_1 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      CE => make_secd_my_secd_system_my_control_unit_sp_not0001,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_Result(1),
      Q => make_secd_my_secd_system_my_control_unit_sp(1)
    );
  make_secd_my_secd_system_my_control_unit_sp_0 : FDCE
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_my_control_unit_phi_next_inv,
      CE => make_secd_my_secd_system_my_control_unit_sp_not0001,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_Result(0),
      Q => make_secd_my_secd_system_my_control_unit_sp(0)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_8 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_1_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(8),
      Q => make_secd_my_secd_system_my_control_unit_stack_1_8_296
    );
  make_secd_my_secd_system_my_control_unit_stack_1_7 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_1_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(7),
      Q => make_secd_my_secd_system_my_control_unit_stack_1_7_295
    );
  make_secd_my_secd_system_my_control_unit_stack_1_6 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_1_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(6),
      Q => make_secd_my_secd_system_my_control_unit_stack_1_6_294
    );
  make_secd_my_secd_system_my_control_unit_stack_1_5 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_1_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(5),
      Q => make_secd_my_secd_system_my_control_unit_stack_1_5_293
    );
  make_secd_my_secd_system_my_control_unit_stack_1_4 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_1_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(4),
      Q => make_secd_my_secd_system_my_control_unit_stack_1_4_292
    );
  make_secd_my_secd_system_my_control_unit_stack_1_3 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_1_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(3),
      Q => make_secd_my_secd_system_my_control_unit_stack_1_3_291
    );
  make_secd_my_secd_system_my_control_unit_stack_1_2 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_1_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(2),
      Q => make_secd_my_secd_system_my_control_unit_stack_1_2_290
    );
  make_secd_my_secd_system_my_control_unit_stack_1_1 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_1_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(1),
      Q => make_secd_my_secd_system_my_control_unit_stack_1_1_289
    );
  make_secd_my_secd_system_my_control_unit_stack_1_0 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_1_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(0),
      Q => make_secd_my_secd_system_my_control_unit_stack_1_0_288
    );
  make_secd_my_secd_system_my_control_unit_stack_2_8 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_2_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(8),
      Q => make_secd_my_secd_system_my_control_unit_stack_2_8_287
    );
  make_secd_my_secd_system_my_control_unit_stack_2_7 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_2_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(7),
      Q => make_secd_my_secd_system_my_control_unit_stack_2_7_286
    );
  make_secd_my_secd_system_my_control_unit_stack_2_6 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_2_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(6),
      Q => make_secd_my_secd_system_my_control_unit_stack_2_6_285
    );
  make_secd_my_secd_system_my_control_unit_stack_2_5 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_2_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(5),
      Q => make_secd_my_secd_system_my_control_unit_stack_2_5_284
    );
  make_secd_my_secd_system_my_control_unit_stack_2_4 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_2_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(4),
      Q => make_secd_my_secd_system_my_control_unit_stack_2_4_283
    );
  make_secd_my_secd_system_my_control_unit_stack_2_3 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_2_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(3),
      Q => make_secd_my_secd_system_my_control_unit_stack_2_3_282
    );
  make_secd_my_secd_system_my_control_unit_stack_2_2 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_2_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(2),
      Q => make_secd_my_secd_system_my_control_unit_stack_2_2_281
    );
  make_secd_my_secd_system_my_control_unit_stack_2_1 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_2_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(1),
      Q => make_secd_my_secd_system_my_control_unit_stack_2_1_280
    );
  make_secd_my_secd_system_my_control_unit_stack_2_0 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_2_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(0),
      Q => make_secd_my_secd_system_my_control_unit_stack_2_0_279
    );
  make_secd_my_secd_system_my_control_unit_stack_0_8 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv,
      D => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(8),
      Q => make_secd_my_secd_system_my_control_unit_stack_0_8_305
    );
  make_secd_my_secd_system_my_control_unit_stack_0_7 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv,
      D => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(7),
      Q => make_secd_my_secd_system_my_control_unit_stack_0_7_304
    );
  make_secd_my_secd_system_my_control_unit_stack_0_6 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv,
      D => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(6),
      Q => make_secd_my_secd_system_my_control_unit_stack_0_6_303
    );
  make_secd_my_secd_system_my_control_unit_stack_0_5 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv,
      D => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(5),
      Q => make_secd_my_secd_system_my_control_unit_stack_0_5_302
    );
  make_secd_my_secd_system_my_control_unit_stack_0_4 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv,
      D => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(4),
      Q => make_secd_my_secd_system_my_control_unit_stack_0_4_301
    );
  make_secd_my_secd_system_my_control_unit_stack_0_3 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv,
      D => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(3),
      Q => make_secd_my_secd_system_my_control_unit_stack_0_3_300
    );
  make_secd_my_secd_system_my_control_unit_stack_0_2 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv,
      D => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(2),
      Q => make_secd_my_secd_system_my_control_unit_stack_0_2_299
    );
  make_secd_my_secd_system_my_control_unit_stack_0_1 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv,
      D => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(1),
      Q => make_secd_my_secd_system_my_control_unit_stack_0_1_298
    );
  make_secd_my_secd_system_my_control_unit_stack_0_0 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv,
      D => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(0),
      Q => make_secd_my_secd_system_my_control_unit_stack_0_0_297
    );
  make_secd_my_secd_system_my_control_unit_stack_3_8 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_3_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(8),
      Q => make_secd_my_secd_system_my_control_unit_stack_3_8_278
    );
  make_secd_my_secd_system_my_control_unit_stack_3_7 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_3_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(7),
      Q => make_secd_my_secd_system_my_control_unit_stack_3_7_277
    );
  make_secd_my_secd_system_my_control_unit_stack_3_6 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_3_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(6),
      Q => make_secd_my_secd_system_my_control_unit_stack_3_6_276
    );
  make_secd_my_secd_system_my_control_unit_stack_3_5 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_3_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(5),
      Q => make_secd_my_secd_system_my_control_unit_stack_3_5_275
    );
  make_secd_my_secd_system_my_control_unit_stack_3_4 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_3_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(4),
      Q => make_secd_my_secd_system_my_control_unit_stack_3_4_274
    );
  make_secd_my_secd_system_my_control_unit_stack_3_3 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_3_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(3),
      Q => make_secd_my_secd_system_my_control_unit_stack_3_3_273
    );
  make_secd_my_secd_system_my_control_unit_stack_3_2 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_3_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(2),
      Q => make_secd_my_secd_system_my_control_unit_stack_3_2_272
    );
  make_secd_my_secd_system_my_control_unit_stack_3_1 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_3_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(1),
      Q => make_secd_my_secd_system_my_control_unit_stack_3_1_271
    );
  make_secd_my_secd_system_my_control_unit_stack_3_0 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_3_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(0),
      Q => make_secd_my_secd_system_my_control_unit_stack_3_0_270
    );
  make_secd_my_secd_system_my_control_unit_stack_4_8 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_4_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(8),
      Q => make_secd_my_secd_system_my_control_unit_stack_4_8_269
    );
  make_secd_my_secd_system_my_control_unit_stack_4_7 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_4_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(7),
      Q => make_secd_my_secd_system_my_control_unit_stack_4_7_268
    );
  make_secd_my_secd_system_my_control_unit_stack_4_6 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_4_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(6),
      Q => make_secd_my_secd_system_my_control_unit_stack_4_6_267
    );
  make_secd_my_secd_system_my_control_unit_stack_4_5 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_4_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(5),
      Q => make_secd_my_secd_system_my_control_unit_stack_4_5_266
    );
  make_secd_my_secd_system_my_control_unit_stack_4_4 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_4_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(4),
      Q => make_secd_my_secd_system_my_control_unit_stack_4_4_265
    );
  make_secd_my_secd_system_my_control_unit_stack_4_3 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_4_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(3),
      Q => make_secd_my_secd_system_my_control_unit_stack_4_3_264
    );
  make_secd_my_secd_system_my_control_unit_stack_4_2 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_4_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(2),
      Q => make_secd_my_secd_system_my_control_unit_stack_4_2_263
    );
  make_secd_my_secd_system_my_control_unit_stack_4_1 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_4_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(1),
      Q => make_secd_my_secd_system_my_control_unit_stack_4_1_262
    );
  make_secd_my_secd_system_my_control_unit_stack_4_0 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_4_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(0),
      Q => make_secd_my_secd_system_my_control_unit_stack_4_0_261
    );
  make_secd_my_secd_system_my_control_unit_stack_5_8 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_5_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(8),
      Q => make_secd_my_secd_system_my_control_unit_stack_5_8_260
    );
  make_secd_my_secd_system_my_control_unit_stack_5_7 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_5_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(7),
      Q => make_secd_my_secd_system_my_control_unit_stack_5_7_259
    );
  make_secd_my_secd_system_my_control_unit_stack_5_6 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_5_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(6),
      Q => make_secd_my_secd_system_my_control_unit_stack_5_6_258
    );
  make_secd_my_secd_system_my_control_unit_stack_5_5 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_5_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(5),
      Q => make_secd_my_secd_system_my_control_unit_stack_5_5_257
    );
  make_secd_my_secd_system_my_control_unit_stack_5_4 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_5_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(4),
      Q => make_secd_my_secd_system_my_control_unit_stack_5_4_256
    );
  make_secd_my_secd_system_my_control_unit_stack_5_3 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_5_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(3),
      Q => make_secd_my_secd_system_my_control_unit_stack_5_3_255
    );
  make_secd_my_secd_system_my_control_unit_stack_5_2 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_5_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(2),
      Q => make_secd_my_secd_system_my_control_unit_stack_5_2_254
    );
  make_secd_my_secd_system_my_control_unit_stack_5_1 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_5_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(1),
      Q => make_secd_my_secd_system_my_control_unit_stack_5_1_253
    );
  make_secd_my_secd_system_my_control_unit_stack_5_0 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_5_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(0),
      Q => make_secd_my_secd_system_my_control_unit_stack_5_0_252
    );
  make_secd_my_secd_system_my_control_unit_stack_6_8 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_6_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(8),
      Q => make_secd_my_secd_system_my_control_unit_stack_6_8_251
    );
  make_secd_my_secd_system_my_control_unit_stack_6_7 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_6_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(7),
      Q => make_secd_my_secd_system_my_control_unit_stack_6_7_250
    );
  make_secd_my_secd_system_my_control_unit_stack_6_6 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_6_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(6),
      Q => make_secd_my_secd_system_my_control_unit_stack_6_6_249
    );
  make_secd_my_secd_system_my_control_unit_stack_6_5 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_6_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(5),
      Q => make_secd_my_secd_system_my_control_unit_stack_6_5_248
    );
  make_secd_my_secd_system_my_control_unit_stack_6_4 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_6_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(4),
      Q => make_secd_my_secd_system_my_control_unit_stack_6_4_247
    );
  make_secd_my_secd_system_my_control_unit_stack_6_3 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_6_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(3),
      Q => make_secd_my_secd_system_my_control_unit_stack_6_3_246
    );
  make_secd_my_secd_system_my_control_unit_stack_6_2 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_6_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(2),
      Q => make_secd_my_secd_system_my_control_unit_stack_6_2_245
    );
  make_secd_my_secd_system_my_control_unit_stack_6_1 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_6_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(1),
      Q => make_secd_my_secd_system_my_control_unit_stack_6_1_244
    );
  make_secd_my_secd_system_my_control_unit_stack_6_0 : FDE
    port map (
      C => make_secd_my_secd_system_phi_next,
      CE => make_secd_my_secd_system_my_control_unit_stack_6_and0001,
      D => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(0),
      Q => make_secd_my_secd_system_my_control_unit_stack_6_0_243
    );
  make_secd_my_secd_system_my_control_unit_push_stack : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      Q => make_secd_my_secd_system_my_control_unit_push_stack_307
    );
  make_secd_my_secd_system_my_control_unit_stop_instruction : FDC
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_stop_instruction_mux0015,
      Q => make_secd_my_secd_system_my_control_unit_stop_instruction_53
    );
  make_secd_my_secd_system_my_control_unit_pop_stack : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      Q => make_secd_my_secd_system_my_control_unit_pop_stack_306
    );
  make_secd_my_secd_system_my_control_unit_mpc_8 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_mpc_mux0015(8),
      Q => make_secd_my_secd_system_my_control_unit_mpc(8)
    );
  make_secd_my_secd_system_my_control_unit_mpc_7 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_mpc_mux0015(7),
      Q => make_secd_my_secd_system_my_control_unit_mpc(7)
    );
  make_secd_my_secd_system_my_control_unit_mpc_6 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_mpc_mux0015(6),
      Q => make_secd_my_secd_system_my_control_unit_mpc(6)
    );
  make_secd_my_secd_system_my_control_unit_mpc_5 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_mpc_mux0015(5),
      Q => make_secd_my_secd_system_my_control_unit_mpc(5)
    );
  make_secd_my_secd_system_my_control_unit_mpc_4 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_mpc_mux0015(4),
      Q => make_secd_my_secd_system_my_control_unit_mpc(4)
    );
  make_secd_my_secd_system_my_control_unit_mpc_3 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_mpc_mux0015(3),
      Q => make_secd_my_secd_system_my_control_unit_mpc(3)
    );
  make_secd_my_secd_system_my_control_unit_mpc_2 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_mpc_mux0015(2),
      Q => make_secd_my_secd_system_my_control_unit_mpc(2)
    );
  make_secd_my_secd_system_my_control_unit_mpc_1 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_mpc_mux0015(1),
      Q => make_secd_my_secd_system_my_control_unit_mpc(1)
    );
  make_secd_my_secd_system_my_control_unit_mpc_0 : FDC
    generic map(
      INIT => '0'
    )
    port map (
      C => make_secd_my_secd_system_phi_next,
      CLR => reset,
      D => make_secd_my_secd_system_my_control_unit_mpc_mux0015(0),
      Q => make_secd_my_secd_system_my_control_unit_mpc(0)
    );
  my_vdu_Mmux_vga_shift_0_mux0000_3 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_v_count(2),
      I1 => my_vdu_vga_data_out(5),
      I2 => my_vdu_vga_data_out(7),
      O => my_vdu_N22
    );
  my_vdu_Mmux_vga_shift_0_mux0000_4 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_v_count(2),
      I1 => my_vdu_vga_data_out(1),
      I2 => my_vdu_vga_data_out(3),
      O => my_vdu_N32
    );
  my_vdu_Mmux_vga_shift_0_mux0000_2_f5 : MUXF5
    port map (
      I0 => my_vdu_N32,
      I1 => my_vdu_N22,
      S => my_vdu_v_count(3),
      O => my_vdu_vga_shift_0_mux0000
    );
  my_vdu_Mmux_vga_shift_4_mux0000_3 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_v_count(2),
      I1 => my_vdu_vga_data_out(4),
      I2 => my_vdu_vga_data_out(6),
      O => my_vdu_N21
    );
  my_vdu_Mmux_vga_shift_4_mux0000_4 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_v_count(2),
      I1 => my_vdu_vga_data_out(0),
      I2 => my_vdu_vga_data_out(2),
      O => my_vdu_N31
    );
  my_vdu_Mmux_vga_shift_4_mux0000_2_f5 : MUXF5
    port map (
      I0 => my_vdu_N31,
      I1 => my_vdu_N21,
      S => my_vdu_v_count(3),
      O => my_vdu_vga_shift_4_mux0000
    );
  my_vdu_Mcount_blink_count_xor_22_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(21),
      LI => my_vdu_Mcount_blink_count_xor_22_rt_434,
      O => my_vdu_Result(22)
    );
  my_vdu_Mcount_blink_count_xor_21_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(20),
      LI => my_vdu_Mcount_blink_count_cy_21_rt_391,
      O => my_vdu_Result(21)
    );
  my_vdu_Mcount_blink_count_cy_21_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(20),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_21_rt_391,
      O => my_vdu_Mcount_blink_count_cy(21)
    );
  my_vdu_Mcount_blink_count_xor_20_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(19),
      LI => my_vdu_Mcount_blink_count_cy_20_rt_392,
      O => my_vdu_Result(20)
    );
  my_vdu_Mcount_blink_count_cy_20_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(19),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_20_rt_392,
      O => my_vdu_Mcount_blink_count_cy(20)
    );
  my_vdu_Mcount_blink_count_xor_19_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(18),
      LI => my_vdu_Mcount_blink_count_cy_19_rt_393,
      O => my_vdu_Result(19)
    );
  my_vdu_Mcount_blink_count_cy_19_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(18),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_19_rt_393,
      O => my_vdu_Mcount_blink_count_cy(19)
    );
  my_vdu_Mcount_blink_count_xor_18_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(17),
      LI => my_vdu_Mcount_blink_count_cy_18_rt_394,
      O => my_vdu_Result(18)
    );
  my_vdu_Mcount_blink_count_cy_18_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(17),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_18_rt_394,
      O => my_vdu_Mcount_blink_count_cy(18)
    );
  my_vdu_Mcount_blink_count_xor_17_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(16),
      LI => my_vdu_Mcount_blink_count_cy_17_rt_395,
      O => my_vdu_Result(17)
    );
  my_vdu_Mcount_blink_count_cy_17_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(16),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_17_rt_395,
      O => my_vdu_Mcount_blink_count_cy(17)
    );
  my_vdu_Mcount_blink_count_xor_16_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(15),
      LI => my_vdu_Mcount_blink_count_cy_16_rt_396,
      O => my_vdu_Result(16)
    );
  my_vdu_Mcount_blink_count_cy_16_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(15),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_16_rt_396,
      O => my_vdu_Mcount_blink_count_cy(16)
    );
  my_vdu_Mcount_blink_count_xor_15_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(14),
      LI => my_vdu_Mcount_blink_count_cy_15_rt_397,
      O => my_vdu_Result(15)
    );
  my_vdu_Mcount_blink_count_cy_15_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(14),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_15_rt_397,
      O => my_vdu_Mcount_blink_count_cy(15)
    );
  my_vdu_Mcount_blink_count_xor_14_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(13),
      LI => my_vdu_Mcount_blink_count_cy_14_rt_398,
      O => my_vdu_Result(14)
    );
  my_vdu_Mcount_blink_count_cy_14_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(13),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_14_rt_398,
      O => my_vdu_Mcount_blink_count_cy(14)
    );
  my_vdu_Mcount_blink_count_xor_13_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(12),
      LI => my_vdu_Mcount_blink_count_cy_13_rt_399,
      O => my_vdu_Result(13)
    );
  my_vdu_Mcount_blink_count_cy_13_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(12),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_13_rt_399,
      O => my_vdu_Mcount_blink_count_cy(13)
    );
  my_vdu_Mcount_blink_count_xor_12_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(11),
      LI => my_vdu_Mcount_blink_count_cy_12_rt_400,
      O => my_vdu_Result(12)
    );
  my_vdu_Mcount_blink_count_cy_12_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(11),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_12_rt_400,
      O => my_vdu_Mcount_blink_count_cy(12)
    );
  my_vdu_Mcount_blink_count_xor_11_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(10),
      LI => my_vdu_Mcount_blink_count_cy_11_rt_401,
      O => my_vdu_Result(11)
    );
  my_vdu_Mcount_blink_count_cy_11_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(10),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_11_rt_401,
      O => my_vdu_Mcount_blink_count_cy(11)
    );
  my_vdu_Mcount_blink_count_xor_10_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(9),
      LI => my_vdu_Mcount_blink_count_cy_10_rt_402,
      O => my_vdu_Result(10)
    );
  my_vdu_Mcount_blink_count_cy_10_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(9),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_10_rt_402,
      O => my_vdu_Mcount_blink_count_cy(10)
    );
  my_vdu_Mcount_blink_count_xor_9_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(8),
      LI => my_vdu_Mcount_blink_count_cy_9_rt_403,
      O => my_vdu_Result(9)
    );
  my_vdu_Mcount_blink_count_cy_9_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(8),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_9_rt_403,
      O => my_vdu_Mcount_blink_count_cy(9)
    );
  my_vdu_Mcount_blink_count_xor_8_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(7),
      LI => my_vdu_Mcount_blink_count_cy_8_rt_404,
      O => my_vdu_Result_8_1
    );
  my_vdu_Mcount_blink_count_cy_8_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(7),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_8_rt_404,
      O => my_vdu_Mcount_blink_count_cy(8)
    );
  my_vdu_Mcount_blink_count_xor_7_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(6),
      LI => my_vdu_Mcount_blink_count_cy_7_rt_405,
      O => my_vdu_Result_7_1
    );
  my_vdu_Mcount_blink_count_cy_7_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(6),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_7_rt_405,
      O => my_vdu_Mcount_blink_count_cy(7)
    );
  my_vdu_Mcount_blink_count_xor_6_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(5),
      LI => my_vdu_Mcount_blink_count_cy_6_rt_406,
      O => my_vdu_Result_6_1
    );
  my_vdu_Mcount_blink_count_cy_6_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(5),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_6_rt_406,
      O => my_vdu_Mcount_blink_count_cy(6)
    );
  my_vdu_Mcount_blink_count_xor_5_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(4),
      LI => my_vdu_Mcount_blink_count_cy_5_rt_407,
      O => my_vdu_Result_5_1
    );
  my_vdu_Mcount_blink_count_cy_5_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(4),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_5_rt_407,
      O => my_vdu_Mcount_blink_count_cy(5)
    );
  my_vdu_Mcount_blink_count_xor_4_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(3),
      LI => my_vdu_Mcount_blink_count_cy_4_rt_408,
      O => my_vdu_Result_4_1
    );
  my_vdu_Mcount_blink_count_cy_4_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(3),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_4_rt_408,
      O => my_vdu_Mcount_blink_count_cy(4)
    );
  my_vdu_Mcount_blink_count_xor_3_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(2),
      LI => my_vdu_Mcount_blink_count_cy_3_rt_409,
      O => my_vdu_Result_3_1
    );
  my_vdu_Mcount_blink_count_cy_3_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(2),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_3_rt_409,
      O => my_vdu_Mcount_blink_count_cy(3)
    );
  my_vdu_Mcount_blink_count_xor_2_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(1),
      LI => my_vdu_Mcount_blink_count_cy_2_rt_410,
      O => my_vdu_Result_2_1
    );
  my_vdu_Mcount_blink_count_cy_2_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(1),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_2_rt_410,
      O => my_vdu_Mcount_blink_count_cy(2)
    );
  my_vdu_Mcount_blink_count_xor_1_Q : XORCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(0),
      LI => my_vdu_Mcount_blink_count_cy_1_rt_411,
      O => my_vdu_Result_1_1
    );
  my_vdu_Mcount_blink_count_cy_1_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_blink_count_cy(0),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_blink_count_cy_1_rt_411,
      O => my_vdu_Mcount_blink_count_cy(1)
    );
  my_vdu_Mcount_blink_count_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => my_vdu_Result_0_1,
      O => my_vdu_Mcount_blink_count_cy(0)
    );
  my_vdu_Mcount_v_count_xor_8_Q : XORCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(7),
      LI => my_vdu_Mcount_v_count_xor_8_rt_435,
      O => my_vdu_Result(8)
    );
  my_vdu_Mcount_v_count_xor_7_Q : XORCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(6),
      LI => my_vdu_Mcount_v_count_cy_7_rt_412,
      O => my_vdu_Result(7)
    );
  my_vdu_Mcount_v_count_cy_7_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(6),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_v_count_cy_7_rt_412,
      O => my_vdu_Mcount_v_count_cy(7)
    );
  my_vdu_Mcount_v_count_xor_6_Q : XORCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(5),
      LI => my_vdu_Mcount_v_count_cy_6_rt_413,
      O => my_vdu_Result(6)
    );
  my_vdu_Mcount_v_count_cy_6_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(5),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_v_count_cy_6_rt_413,
      O => my_vdu_Mcount_v_count_cy(6)
    );
  my_vdu_Mcount_v_count_xor_5_Q : XORCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(4),
      LI => my_vdu_Mcount_v_count_cy_5_rt_414,
      O => my_vdu_Result(5)
    );
  my_vdu_Mcount_v_count_cy_5_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(4),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_v_count_cy_5_rt_414,
      O => my_vdu_Mcount_v_count_cy(5)
    );
  my_vdu_Mcount_v_count_xor_4_Q : XORCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(3),
      LI => my_vdu_Mcount_v_count_cy_4_rt_415,
      O => my_vdu_Result(4)
    );
  my_vdu_Mcount_v_count_cy_4_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(3),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_v_count_cy_4_rt_415,
      O => my_vdu_Mcount_v_count_cy(4)
    );
  my_vdu_Mcount_v_count_xor_3_Q : XORCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(2),
      LI => my_vdu_Mcount_v_count_cy_3_rt_416,
      O => my_vdu_Result(3)
    );
  my_vdu_Mcount_v_count_cy_3_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(2),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_v_count_cy_3_rt_416,
      O => my_vdu_Mcount_v_count_cy(3)
    );
  my_vdu_Mcount_v_count_xor_2_Q : XORCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(1),
      LI => my_vdu_Mcount_v_count_cy_2_rt_417,
      O => my_vdu_Result(2)
    );
  my_vdu_Mcount_v_count_cy_2_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(1),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_v_count_cy_2_rt_417,
      O => my_vdu_Mcount_v_count_cy(2)
    );
  my_vdu_Mcount_v_count_xor_1_Q : XORCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(0),
      LI => my_vdu_Mcount_v_count_cy_1_rt_418,
      O => my_vdu_Result(1)
    );
  my_vdu_Mcount_v_count_cy_1_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_v_count_cy(0),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_v_count_cy_1_rt_418,
      O => my_vdu_Mcount_v_count_cy(1)
    );
  my_vdu_Mcount_v_count_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => my_vdu_Result(0),
      O => my_vdu_Mcount_v_count_cy(0)
    );
  my_vdu_Mcount_h_count_xor_9_Q : XORCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(8),
      LI => my_vdu_Mcount_h_count_xor_9_rt_436,
      O => my_vdu_Result_9_1
    );
  my_vdu_Mcount_h_count_xor_8_Q : XORCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(7),
      LI => my_vdu_Mcount_h_count_cy_8_rt_419,
      O => my_vdu_Result_8_2
    );
  my_vdu_Mcount_h_count_cy_8_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(7),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_h_count_cy_8_rt_419,
      O => my_vdu_Mcount_h_count_cy(8)
    );
  my_vdu_Mcount_h_count_xor_7_Q : XORCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(6),
      LI => my_vdu_Mcount_h_count_cy_7_rt_420,
      O => my_vdu_Result_7_2
    );
  my_vdu_Mcount_h_count_cy_7_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(6),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_h_count_cy_7_rt_420,
      O => my_vdu_Mcount_h_count_cy(7)
    );
  my_vdu_Mcount_h_count_xor_6_Q : XORCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(5),
      LI => my_vdu_Mcount_h_count_cy_6_rt_421,
      O => my_vdu_Result_6_2
    );
  my_vdu_Mcount_h_count_cy_6_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(5),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_h_count_cy_6_rt_421,
      O => my_vdu_Mcount_h_count_cy(6)
    );
  my_vdu_Mcount_h_count_xor_5_Q : XORCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(4),
      LI => my_vdu_Mcount_h_count_cy_5_rt_422,
      O => my_vdu_Result_5_2
    );
  my_vdu_Mcount_h_count_cy_5_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(4),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_h_count_cy_5_rt_422,
      O => my_vdu_Mcount_h_count_cy(5)
    );
  my_vdu_Mcount_h_count_xor_4_Q : XORCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(3),
      LI => my_vdu_Mcount_h_count_cy_4_rt_423,
      O => my_vdu_Result_4_2
    );
  my_vdu_Mcount_h_count_cy_4_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(3),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_h_count_cy_4_rt_423,
      O => my_vdu_Mcount_h_count_cy(4)
    );
  my_vdu_Mcount_h_count_xor_3_Q : XORCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(2),
      LI => my_vdu_Mcount_h_count_cy_3_rt_424,
      O => my_vdu_Result_3_2
    );
  my_vdu_Mcount_h_count_cy_3_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(2),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_h_count_cy_3_rt_424,
      O => my_vdu_Mcount_h_count_cy(3)
    );
  my_vdu_Mcount_h_count_xor_2_Q : XORCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(1),
      LI => my_vdu_Mcount_h_count_cy_2_rt_425,
      O => my_vdu_Result_2_2
    );
  my_vdu_Mcount_h_count_cy_2_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(1),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_h_count_cy_2_rt_425,
      O => my_vdu_Mcount_h_count_cy(2)
    );
  my_vdu_Mcount_h_count_xor_1_Q : XORCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(0),
      LI => my_vdu_Mcount_h_count_cy_1_rt_426,
      O => my_vdu_Result_1_2
    );
  my_vdu_Mcount_h_count_cy_1_Q : MUXCY
    port map (
      CI => my_vdu_Mcount_h_count_cy(0),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Mcount_h_count_cy_1_rt_426,
      O => my_vdu_Mcount_h_count_cy(1)
    );
  my_vdu_Mcount_h_count_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => my_vdu_Result_0_2,
      O => my_vdu_Mcount_h_count_cy(0)
    );
  my_vdu_Madd_vga_addr_add0000_xor_10_Q : XORCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(9),
      LI => my_vdu_ver_addr(6),
      O => my_vdu_vga_addr_add0000(10)
    );
  my_vdu_Madd_vga_addr_add0000_xor_9_Q : XORCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(8),
      LI => my_vdu_Madd_vga_addr_add0000_cy_9_rt_427,
      O => my_vdu_vga_addr_add0000(9)
    );
  my_vdu_Madd_vga_addr_add0000_cy_9_Q : MUXCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(8),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Madd_vga_addr_add0000_cy_9_rt_427,
      O => my_vdu_Madd_vga_addr_add0000_cy(9)
    );
  my_vdu_Madd_vga_addr_add0000_xor_8_Q : XORCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(7),
      LI => my_vdu_Madd_vga_addr_add0000_cy_8_rt_428,
      O => my_vdu_vga_addr_add0000(8)
    );
  my_vdu_Madd_vga_addr_add0000_cy_8_Q : MUXCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(7),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Madd_vga_addr_add0000_cy_8_rt_428,
      O => my_vdu_Madd_vga_addr_add0000_cy(8)
    );
  my_vdu_Madd_vga_addr_add0000_xor_7_Q : XORCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(6),
      LI => my_vdu_Madd_vga_addr_add0000_cy_7_rt_429,
      O => my_vdu_vga_addr_add0000(7)
    );
  my_vdu_Madd_vga_addr_add0000_cy_7_Q : MUXCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(6),
      DI => cf_cs1_OBUF_9,
      S => my_vdu_Madd_vga_addr_add0000_cy_7_rt_429,
      O => my_vdu_Madd_vga_addr_add0000_cy(7)
    );
  my_vdu_Madd_vga_addr_add0000_xor_6_Q : XORCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(5),
      LI => my_vdu_N16,
      O => my_vdu_vga_addr_add0000(6)
    );
  my_vdu_Madd_vga_addr_add0000_cy_6_Q : MUXCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(5),
      DI => my_vdu_hor_addr(6),
      S => my_vdu_N16,
      O => my_vdu_Madd_vga_addr_add0000_cy(6)
    );
  my_vdu_Madd_vga_addr_add0000_lut_6_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => my_vdu_hor_addr(6),
      I1 => my_vdu_ver_addr(2),
      O => my_vdu_N16
    );
  my_vdu_Madd_vga_addr_add0000_xor_5_Q : XORCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(4),
      LI => my_vdu_N15,
      O => my_vdu_vga_addr_add0000(5)
    );
  my_vdu_Madd_vga_addr_add0000_cy_5_Q : MUXCY
    port map (
      CI => my_vdu_Madd_vga_addr_add0000_cy(4),
      DI => my_vdu_hor_addr(5),
      S => my_vdu_N15,
      O => my_vdu_Madd_vga_addr_add0000_cy(5)
    );
  my_vdu_Madd_vga_addr_add0000_lut_5_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => my_vdu_hor_addr(5),
      I1 => my_vdu_ver_addr(1),
      O => my_vdu_N15
    );
  my_vdu_Madd_vga_addr_add0000_cy_4_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => my_vdu_hor_addr(4),
      S => my_vdu_N14,
      O => my_vdu_Madd_vga_addr_add0000_cy(4)
    );
  my_vdu_Madd_vga_addr_add0000_lut_4_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => my_vdu_hor_addr(4),
      I1 => my_vdu_ver_addr(0),
      O => my_vdu_N14
    );
  my_vdu_Madd_row_addr_mux0001_xor_4_Q : XORCY
    port map (
      CI => my_vdu_Madd_row_addr_mux0001_cy(3),
      LI => my_vdu_N13,
      O => my_vdu_row_addr_mux0001(4)
    );
  my_vdu_Madd_row_addr_mux0001_cy_4_Q : MUXCY
    port map (
      CI => my_vdu_Madd_row_addr_mux0001_cy(3),
      DI => my_vdu_reg_voffset(4),
      S => my_vdu_N13,
      O => my_vdu_Madd_row_addr_mux0001_cy(4)
    );
  my_vdu_Madd_row_addr_mux0001_xor_3_Q : XORCY
    port map (
      CI => my_vdu_Madd_row_addr_mux0001_cy(2),
      LI => my_vdu_N12,
      O => my_vdu_row_addr_mux0001(3)
    );
  my_vdu_Madd_row_addr_mux0001_cy_3_Q : MUXCY
    port map (
      CI => my_vdu_Madd_row_addr_mux0001_cy(2),
      DI => my_vdu_reg_voffset(3),
      S => my_vdu_N12,
      O => my_vdu_Madd_row_addr_mux0001_cy(3)
    );
  my_vdu_Madd_row_addr_mux0001_xor_2_Q : XORCY
    port map (
      CI => my_vdu_Madd_row_addr_mux0001_cy(1),
      LI => my_vdu_N11,
      O => my_vdu_row_addr_mux0001(2)
    );
  my_vdu_Madd_row_addr_mux0001_cy_2_Q : MUXCY
    port map (
      CI => my_vdu_Madd_row_addr_mux0001_cy(1),
      DI => my_vdu_reg_voffset(2),
      S => my_vdu_N11,
      O => my_vdu_Madd_row_addr_mux0001_cy(2)
    );
  my_vdu_Madd_row_addr_mux0001_xor_1_Q : XORCY
    port map (
      CI => my_vdu_Madd_row_addr_mux0001_cy(0),
      LI => my_vdu_N10,
      O => my_vdu_row_addr_mux0001(1)
    );
  my_vdu_Madd_row_addr_mux0001_cy_1_Q : MUXCY
    port map (
      CI => my_vdu_Madd_row_addr_mux0001_cy(0),
      DI => my_vdu_reg_voffset(1),
      S => my_vdu_N10,
      O => my_vdu_Madd_row_addr_mux0001_cy(1)
    );
  my_vdu_Madd_row_addr_mux0001_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => my_vdu_reg_voffset(0),
      S => my_vdu_N9,
      O => my_vdu_Madd_row_addr_mux0001_cy(0)
    );
  my_vdu_h_count_9 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_9_1,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(9)
    );
  my_vdu_h_count_8 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_8_2,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(8)
    );
  my_vdu_h_count_7 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_7_2,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(7)
    );
  my_vdu_h_count_6 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_6_2,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(6)
    );
  my_vdu_h_count_5 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_5_2,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(5)
    );
  my_vdu_h_count_4 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_4_2,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(4)
    );
  my_vdu_h_count_3 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_3_2,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(3)
    );
  my_vdu_h_count_2 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_2_2,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(2)
    );
  my_vdu_h_count_1 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_1_2,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(1)
    );
  my_vdu_h_count_0 : FDR
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_0_2,
      R => my_vdu_h_count_cmp_eq0000_313,
      Q => my_vdu_h_count(0)
    );
  my_vdu_v_count_8 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      CE => my_vdu_v_count_cmp_eq0000,
      D => my_vdu_Result(8),
      R => my_vdu_v_count_and0000,
      Q => my_vdu_v_count(8)
    );
  my_vdu_v_count_7 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      CE => my_vdu_v_count_cmp_eq0000,
      D => my_vdu_Result(7),
      R => my_vdu_v_count_and0000,
      Q => my_vdu_v_count(7)
    );
  my_vdu_v_count_6 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      CE => my_vdu_v_count_cmp_eq0000,
      D => my_vdu_Result(6),
      R => my_vdu_v_count_and0000,
      Q => my_vdu_v_count(6)
    );
  my_vdu_v_count_5 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      CE => my_vdu_v_count_cmp_eq0000,
      D => my_vdu_Result(5),
      R => my_vdu_v_count_and0000,
      Q => my_vdu_v_count(5)
    );
  my_vdu_v_count_4 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      CE => my_vdu_v_count_cmp_eq0000,
      D => my_vdu_Result(4),
      R => my_vdu_v_count_and0000,
      Q => my_vdu_v_count(4)
    );
  my_vdu_v_count_3 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      CE => my_vdu_v_count_cmp_eq0000,
      D => my_vdu_Result(3),
      R => my_vdu_v_count_and0000,
      Q => my_vdu_v_count(3)
    );
  my_vdu_v_count_2 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      CE => my_vdu_v_count_cmp_eq0000,
      D => my_vdu_Result(2),
      R => my_vdu_v_count_and0000,
      Q => my_vdu_v_count(2)
    );
  my_vdu_v_count_1 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      CE => my_vdu_v_count_cmp_eq0000,
      D => my_vdu_Result(1),
      R => my_vdu_v_count_and0000,
      Q => my_vdu_v_count(1)
    );
  my_vdu_v_count_0 : FDRE
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      CE => my_vdu_v_count_cmp_eq0000,
      D => my_vdu_Result(0),
      R => my_vdu_v_count_and0000,
      Q => my_vdu_v_count(0)
    );
  my_vdu_blink_count_22 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(22),
      Q => my_vdu_blink_count(22)
    );
  my_vdu_blink_count_21 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(21),
      Q => my_vdu_blink_count(21)
    );
  my_vdu_blink_count_20 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(20),
      Q => my_vdu_blink_count(20)
    );
  my_vdu_blink_count_19 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(19),
      Q => my_vdu_blink_count(19)
    );
  my_vdu_blink_count_18 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(18),
      Q => my_vdu_blink_count(18)
    );
  my_vdu_blink_count_17 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(17),
      Q => my_vdu_blink_count(17)
    );
  my_vdu_blink_count_16 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(16),
      Q => my_vdu_blink_count(16)
    );
  my_vdu_blink_count_15 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(15),
      Q => my_vdu_blink_count(15)
    );
  my_vdu_blink_count_14 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(14),
      Q => my_vdu_blink_count(14)
    );
  my_vdu_blink_count_13 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(13),
      Q => my_vdu_blink_count(13)
    );
  my_vdu_blink_count_12 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(12),
      Q => my_vdu_blink_count(12)
    );
  my_vdu_blink_count_11 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(11),
      Q => my_vdu_blink_count(11)
    );
  my_vdu_blink_count_10 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(10),
      Q => my_vdu_blink_count(10)
    );
  my_vdu_blink_count_9 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result(9),
      Q => my_vdu_blink_count(9)
    );
  my_vdu_blink_count_8 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_8_1,
      Q => my_vdu_blink_count(8)
    );
  my_vdu_blink_count_7 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_7_1,
      Q => my_vdu_blink_count(7)
    );
  my_vdu_blink_count_6 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_6_1,
      Q => my_vdu_blink_count(6)
    );
  my_vdu_blink_count_5 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_5_1,
      Q => my_vdu_blink_count(5)
    );
  my_vdu_blink_count_4 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_4_1,
      Q => my_vdu_blink_count(4)
    );
  my_vdu_blink_count_3 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_3_1,
      Q => my_vdu_blink_count(3)
    );
  my_vdu_blink_count_2 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_2_1,
      Q => my_vdu_blink_count(2)
    );
  my_vdu_blink_count_1 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_1_1,
      Q => my_vdu_blink_count(1)
    );
  my_vdu_blink_count_0 : FD
    generic map(
      INIT => '0'
    )
    port map (
      C => my_vdu_vdu_clk_inv,
      D => my_vdu_Result_0_1,
      Q => my_vdu_blink_count(0)
    );
  my_vdu_reg_colour_0 : FDPE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_colour_not0002,
      D => cpu_data_out(0),
      PRE => reset,
      Q => my_vdu_reg_colour(0)
    );
  my_vdu_reg_colour_1 : FDPE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_colour_not0002,
      D => cpu_data_out(1),
      PRE => reset,
      Q => my_vdu_reg_colour(1)
    );
  my_vdu_reg_colour_2 : FDPE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_colour_not0002,
      D => cpu_data_out(2),
      PRE => reset,
      Q => my_vdu_reg_colour(2)
    );
  my_vdu_reg_colour_3 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_colour_not0002,
      CLR => reset,
      D => cpu_data_out(3),
      Q => my_vdu_reg_colour(3)
    );
  my_vdu_reg_colour_4 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_colour_not0002,
      CLR => reset,
      D => cpu_data_out(4),
      Q => my_vdu_reg_colour(4)
    );
  my_vdu_reg_colour_5 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_colour_not0002,
      CLR => reset,
      D => cpu_data_out(5),
      Q => my_vdu_reg_colour(5)
    );
  my_vdu_reg_colour_6 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_colour_not0002,
      CLR => reset,
      D => cpu_data_out(6),
      Q => my_vdu_reg_colour(6)
    );
  my_vdu_reg_colour_7 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_colour_not0002,
      CLR => reset,
      D => cpu_data_out(7),
      Q => my_vdu_reg_colour(7)
    );
  my_vdu_vga_fg_colour_2 : FDPE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_vga_bg_colour_not0002_inv,
      D => my_vdu_attr_data_out(2),
      PRE => reset,
      Q => my_vdu_vga_fg_colour(2)
    );
  my_vdu_vga_fg_colour_1 : FDPE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_vga_bg_colour_not0002_inv,
      D => my_vdu_attr_data_out(1),
      PRE => reset,
      Q => my_vdu_vga_fg_colour(1)
    );
  my_vdu_vga_fg_colour_0 : FDPE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_vga_bg_colour_not0002_inv,
      D => my_vdu_attr_data_out(0),
      PRE => reset,
      Q => my_vdu_vga_fg_colour(0)
    );
  my_vdu_vga_bg_colour_2 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_vga_bg_colour_not0002_inv,
      CLR => reset,
      D => my_vdu_attr_data_out(6),
      Q => my_vdu_vga_bg_colour(2)
    );
  my_vdu_vga_bg_colour_1 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_vga_bg_colour_not0002_inv,
      CLR => reset,
      D => my_vdu_attr_data_out(5),
      Q => my_vdu_vga_bg_colour(1)
    );
  my_vdu_vga_bg_colour_0 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_vga_bg_colour_not0002_inv,
      CLR => reset,
      D => my_vdu_attr_data_out(4),
      Q => my_vdu_vga_bg_colour(0)
    );
  my_vdu_vga_addr_10 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_addr_add0000(10),
      Q => my_vdu_vga_addr(10)
    );
  my_vdu_vga_addr_9 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_addr_add0000(9),
      Q => my_vdu_vga_addr(9)
    );
  my_vdu_vga_addr_8 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_addr_add0000(8),
      Q => my_vdu_vga_addr(8)
    );
  my_vdu_vga_addr_7 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_addr_add0000(7),
      Q => my_vdu_vga_addr(7)
    );
  my_vdu_vga_addr_6 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_addr_add0000(6),
      Q => my_vdu_vga_addr(6)
    );
  my_vdu_vga_addr_5 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_addr_add0000(5),
      Q => my_vdu_vga_addr(5)
    );
  my_vdu_vga_addr_4 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_N14,
      Q => my_vdu_vga_addr(4)
    );
  my_vdu_vga_addr_3 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_hor_addr(3),
      Q => my_vdu_vga_addr(3)
    );
  my_vdu_vga_addr_2 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_hor_addr(2),
      Q => my_vdu_vga_addr(2)
    );
  my_vdu_vga_addr_1 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_hor_addr(1),
      Q => my_vdu_vga_addr(1)
    );
  my_vdu_vga_addr_0 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_hor_addr(0),
      Q => my_vdu_vga_addr(0)
    );
  my_vdu_vga_rw : FDP_1
    port map (
      C => vdu_clk,
      D => my_vdu_vga2_rw_322,
      PRE => reset,
      Q => my_vdu_vga_rw_330
    );
  my_vdu_vga_cs : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga2_cs_326,
      Q => my_vdu_vga_cs_335
    );
  my_vdu_vga2_cs : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga1_cs_332,
      Q => my_vdu_vga2_cs_326
    );
  my_vdu_ver_addr_6 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_ver_addr_add0000(6),
      Q => my_vdu_ver_addr(6)
    );
  my_vdu_ver_addr_5 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_ver_addr_add0000(5),
      Q => my_vdu_ver_addr(5)
    );
  my_vdu_ver_addr_4 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_ver_addr_add0000(4),
      Q => my_vdu_ver_addr(4)
    );
  my_vdu_ver_addr_3 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_ver_addr_add0000(3),
      Q => my_vdu_ver_addr(3)
    );
  my_vdu_ver_addr_2 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_Madd_ver_addr_add0000,
      Q => my_vdu_ver_addr(2)
    );
  my_vdu_ver_addr_1 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row1_addr(1),
      Q => my_vdu_ver_addr(1)
    );
  my_vdu_ver_addr_0 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row1_addr(0),
      Q => my_vdu_ver_addr(0)
    );
  my_vdu_hor_addr_6 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col1_addr(6),
      Q => my_vdu_hor_addr(6)
    );
  my_vdu_hor_addr_5 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col1_addr(5),
      Q => my_vdu_hor_addr(5)
    );
  my_vdu_hor_addr_4 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col1_addr(4),
      Q => my_vdu_hor_addr(4)
    );
  my_vdu_hor_addr_3 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col1_addr(3),
      Q => my_vdu_hor_addr(3)
    );
  my_vdu_hor_addr_2 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col1_addr(2),
      Q => my_vdu_hor_addr(2)
    );
  my_vdu_hor_addr_1 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col1_addr(1),
      Q => my_vdu_hor_addr(1)
    );
  my_vdu_hor_addr_0 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col1_addr(0),
      Q => my_vdu_hor_addr(0)
    );
  my_vdu_row_addr_5 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_Madd_row_addr_mux0001_cy(4),
      Q => my_vdu_row_addr(5)
    );
  my_vdu_row_addr_4 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row_addr_mux0001(4),
      Q => my_vdu_row_addr(4)
    );
  my_vdu_row_addr_3 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row_addr_mux0001(3),
      Q => my_vdu_row_addr(3)
    );
  my_vdu_row_addr_2 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row_addr_mux0001(2),
      Q => my_vdu_row_addr(2)
    );
  my_vdu_row_addr_1 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row_addr_mux0001(1),
      Q => my_vdu_row_addr(1)
    );
  my_vdu_row_addr_0 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_N9,
      Q => my_vdu_row_addr(0)
    );
  my_vdu_vga2_rw : FDP_1
    port map (
      C => vdu_clk,
      D => my_vdu_vga1_rw_327,
      PRE => reset,
      Q => my_vdu_vga2_rw_322
    );
  my_vdu_cursor_on_v : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      D => utmi_databus16_8_OBUF_5,
      R => my_vdu_cursor_on_v_cmp_eq0000_inv,
      Q => my_vdu_cursor_on_v_315
    );
  my_vdu_cursor_on_h : FDR_1
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      D => utmi_databus16_8_OBUF_5,
      R => my_vdu_cursor_on_h_cmp_eq0000_inv,
      Q => my_vdu_cursor_on_h_318
    );
  my_vdu_col1_addr_6 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr(6),
      Q => my_vdu_col1_addr(6)
    );
  my_vdu_col1_addr_5 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr(5),
      Q => my_vdu_col1_addr(5)
    );
  my_vdu_col1_addr_4 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr(4),
      Q => my_vdu_col1_addr(4)
    );
  my_vdu_col1_addr_3 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr(3),
      Q => my_vdu_col1_addr(3)
    );
  my_vdu_col1_addr_2 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr(2),
      Q => my_vdu_col1_addr(2)
    );
  my_vdu_col1_addr_1 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr(1),
      Q => my_vdu_col1_addr(1)
    );
  my_vdu_col1_addr_0 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr(0),
      Q => my_vdu_col1_addr(0)
    );
  my_vdu_vga1_rw : FDP_1
    port map (
      C => vdu_clk,
      D => my_vdu_vga0_rw_309,
      PRE => reset,
      Q => my_vdu_vga1_rw_327
    );
  my_vdu_vga1_cs : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga0_cs_317,
      Q => my_vdu_vga1_cs_332
    );
  my_vdu_video_on : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_vga_bg_colour_not0002_inv,
      CLR => reset,
      D => my_vdu_video_on2_324,
      Q => my_vdu_video_on_314
    );
  my_vdu_vga_shift_7 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_shift_7_mux0002_331,
      Q => my_vdu_vga_shift(7)
    );
  my_vdu_vga_shift_6 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_shift_6_mux0002_312,
      Q => my_vdu_vga_shift(6)
    );
  my_vdu_vga0_rw : FDP_1
    port map (
      C => vdu_clk,
      D => my_vdu_vga0_rw_mux0001,
      PRE => reset,
      Q => my_vdu_vga0_rw_309
    );
  my_vdu_row1_addr_4 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row1_addr_mux0001(4),
      Q => my_vdu_row1_addr(4)
    );
  my_vdu_row1_addr_3 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row1_addr_mux0001(3),
      Q => my_vdu_row1_addr(3)
    );
  my_vdu_row1_addr_2 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row1_addr_mux0001(2),
      Q => my_vdu_row1_addr(2)
    );
  my_vdu_row1_addr_1 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row1_addr_mux0001(1),
      Q => my_vdu_row1_addr(1)
    );
  my_vdu_row1_addr_0 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_row1_addr_mux0001(0),
      Q => my_vdu_row1_addr(0)
    );
  my_vdu_vga_shift_5 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_shift_5_mux0002_316,
      Q => my_vdu_vga_shift(5)
    );
  my_vdu_vga_shift_4 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_shift_4_mux0003_323,
      Q => my_vdu_vga_shift(4)
    );
  my_vdu_vga_shift_3 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_shift_3_mux0002_325,
      Q => my_vdu_vga_shift(3)
    );
  my_vdu_vga_shift_2 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_shift_2_mux0002_329,
      Q => my_vdu_vga_shift(2)
    );
  my_vdu_vga_shift_1 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_shift_1_mux0002_333,
      Q => my_vdu_vga_shift(1)
    );
  my_vdu_vga_shift_0 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_shift_0_mux0003,
      Q => my_vdu_vga_shift(0)
    );
  my_vdu_req_write : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_req_write_not0001_334,
      CLR => reset,
      D => my_vdu_reg_voffset_and0001,
      Q => my_vdu_req_write_310
    );
  my_vdu_reg_voffset_4 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_voffset_and0001,
      CLR => reset,
      D => my_vdu_reg_voffset_mux0000(4),
      Q => my_vdu_reg_voffset(4)
    );
  my_vdu_reg_voffset_3 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_voffset_and0001,
      CLR => reset,
      D => my_vdu_reg_voffset_mux0000(3),
      Q => my_vdu_reg_voffset(3)
    );
  my_vdu_reg_voffset_2 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_voffset_and0001,
      CLR => reset,
      D => my_vdu_reg_voffset_mux0000(2),
      Q => my_vdu_reg_voffset(2)
    );
  my_vdu_reg_voffset_1 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_voffset_and0001,
      CLR => reset,
      D => my_vdu_reg_voffset_mux0000(1),
      Q => my_vdu_reg_voffset(1)
    );
  my_vdu_reg_voffset_0 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_voffset_and0001,
      CLR => reset,
      D => my_vdu_reg_voffset_mux0000(0),
      Q => my_vdu_reg_voffset(0)
    );
  my_vdu_horiz_sync : FD_1
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      D => my_vdu_horiz_sync_mux0002,
      Q => my_vdu_horiz_sync_10
    );
  my_vdu_video_on2 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_vga_bg_colour_not0002_inv,
      CLR => reset,
      D => my_vdu_video_on1,
      Q => my_vdu_video_on2_324
    );
  my_vdu_reg_hcursor_6 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_hcursor_not0002,
      CLR => reset,
      D => cpu_data_out(6),
      Q => my_vdu_reg_hcursor(6)
    );
  my_vdu_reg_hcursor_5 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_hcursor_not0002,
      CLR => reset,
      D => cpu_data_out(5),
      Q => my_vdu_reg_hcursor(5)
    );
  my_vdu_reg_hcursor_4 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_hcursor_not0002,
      CLR => reset,
      D => cpu_data_out(4),
      Q => my_vdu_reg_hcursor(4)
    );
  my_vdu_reg_hcursor_3 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_hcursor_not0002,
      CLR => reset,
      D => cpu_data_out(3),
      Q => my_vdu_reg_hcursor(3)
    );
  my_vdu_reg_hcursor_2 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_hcursor_not0002,
      CLR => reset,
      D => cpu_data_out(2),
      Q => my_vdu_reg_hcursor(2)
    );
  my_vdu_reg_hcursor_1 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_hcursor_not0002,
      CLR => reset,
      D => cpu_data_out(1),
      Q => my_vdu_reg_hcursor(1)
    );
  my_vdu_reg_hcursor_0 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_hcursor_not0002,
      CLR => reset,
      D => cpu_data_out(0),
      Q => my_vdu_reg_hcursor(0)
    );
  my_vdu_vga0_cs : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga0_cs_mux0001,
      Q => my_vdu_vga0_cs_317
    );
  my_vdu_reg_character_7 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_character_not0002,
      CLR => reset,
      D => cpu_data_out(7),
      Q => my_vdu_reg_character(7)
    );
  my_vdu_reg_character_6 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_character_not0002,
      CLR => reset,
      D => cpu_data_out(6),
      Q => my_vdu_reg_character(6)
    );
  my_vdu_reg_character_5 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_character_not0002,
      CLR => reset,
      D => cpu_data_out(5),
      Q => my_vdu_reg_character(5)
    );
  my_vdu_reg_character_4 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_character_not0002,
      CLR => reset,
      D => cpu_data_out(4),
      Q => my_vdu_reg_character(4)
    );
  my_vdu_reg_character_3 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_character_not0002,
      CLR => reset,
      D => cpu_data_out(3),
      Q => my_vdu_reg_character(3)
    );
  my_vdu_reg_character_2 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_character_not0002,
      CLR => reset,
      D => cpu_data_out(2),
      Q => my_vdu_reg_character(2)
    );
  my_vdu_reg_character_1 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_character_not0002,
      CLR => reset,
      D => cpu_data_out(1),
      Q => my_vdu_reg_character(1)
    );
  my_vdu_reg_character_0 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_character_not0002,
      CLR => reset,
      D => cpu_data_out(0),
      Q => my_vdu_reg_character(0)
    );
  my_vdu_cursor_on : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_vga_bg_colour_not0002_inv,
      CLR => reset,
      D => my_vdu_cursor_on_and0000,
      Q => my_vdu_cursor_on_311
    );
  my_vdu_vga_green_o : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_green_o_mux0001,
      Q => my_vdu_vga_green_o_32
    );
  my_vdu_vga_blue_o : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_blue_o_mux0001,
      Q => my_vdu_vga_blue_o_29
    );
  my_vdu_col_addr_6 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr_mux0001(6),
      Q => my_vdu_col_addr(6)
    );
  my_vdu_col_addr_5 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr_mux0001(5),
      Q => my_vdu_col_addr(5)
    );
  my_vdu_col_addr_4 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr_mux0001(4),
      Q => my_vdu_col_addr(4)
    );
  my_vdu_col_addr_3 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr_mux0001(3),
      Q => my_vdu_col_addr(3)
    );
  my_vdu_col_addr_2 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr_mux0001(2),
      Q => my_vdu_col_addr(2)
    );
  my_vdu_col_addr_1 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr_mux0001(1),
      Q => my_vdu_col_addr(1)
    );
  my_vdu_col_addr_0 : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_col_addr_mux0001(0),
      Q => my_vdu_col_addr(0)
    );
  my_vdu_vga_red_o : FDC_1
    port map (
      C => vdu_clk,
      CLR => reset,
      D => my_vdu_vga_red_o_mux0001,
      Q => my_vdu_vga_red_o_28
    );
  my_vdu_ack_write : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_ack_write_not0001,
      CLR => reset,
      D => my_vdu_ack_write_and0001,
      Q => my_vdu_ack_write_328
    );
  my_vdu_reg_vcursor_4 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_vcursor_not0002,
      CLR => reset,
      D => cpu_data_out(4),
      Q => my_vdu_reg_vcursor(4)
    );
  my_vdu_reg_vcursor_3 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_vcursor_not0002,
      CLR => reset,
      D => cpu_data_out(3),
      Q => my_vdu_reg_vcursor(3)
    );
  my_vdu_reg_vcursor_2 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_vcursor_not0002,
      CLR => reset,
      D => cpu_data_out(2),
      Q => my_vdu_reg_vcursor(2)
    );
  my_vdu_reg_vcursor_1 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_vcursor_not0002,
      CLR => reset,
      D => cpu_data_out(1),
      Q => my_vdu_reg_vcursor(1)
    );
  my_vdu_reg_vcursor_0 : FDCE_1
    port map (
      C => vdu_clk,
      CE => my_vdu_reg_vcursor_not0002,
      CLR => reset,
      D => cpu_data_out(0),
      Q => my_vdu_reg_vcursor(0)
    );
  my_vdu_video_on_v : FD_1
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      D => my_vdu_video_on_v_mux0002_320,
      Q => my_vdu_video_on_v_319
    );
  my_cpu_left_ctrl_10_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N0,
      O => my_cpu_left_ctrl_10_wg_cy(0)
    );
  my_cpu_left_ctrl_10_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_ix_ctrl(0),
      I1 => my_cpu_left_ctrl_cmp_eq0000,
      I2 => my_cpu_alu_ctrl_cmp_eq0011,
      I3 => my_cpu_left_ctrl_cmp_eq0003,
      O => N12
    );
  my_cpu_left_ctrl_10_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_left_ctrl_10_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N12,
      O => my_cpu_left_ctrl_10_wg_cy(1)
    );
  my_cpu_left_ctrl_10_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0024,
      I1 => my_cpu_md(6),
      I2 => my_cpu_N175,
      I3 => my_cpu_sp_ctrl_cmp_eq0057,
      O => N2
    );
  my_cpu_left_ctrl_10_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_left_ctrl_10_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N2,
      O => my_cpu_left_ctrl_10_wg_cy(2)
    );
  my_cpu_left_ctrl_10_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"0501"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0011,
      I1 => my_cpu_sp_ctrl_or0000,
      I2 => my_cpu_alu_ctrl_cmp_eq0006,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => N31
    );
  my_cpu_left_ctrl_10_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_left_ctrl_10_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N31,
      O => my_cpu_left_ctrl_10_wg_cy(3)
    );
  my_cpu_left_ctrl_10_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"31F5"
    )
    port map (
      I0 => my_cpu_N330,
      I1 => my_cpu_N197,
      I2 => my_cpu_Mrom_md_3_0_rom0000,
      I3 => my_cpu_N250,
      O => N41
    );
  my_cpu_left_ctrl_10_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_left_ctrl_10_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N41,
      O => my_cpu_left_ctrl_10_wg_cy(4)
    );
  my_cpu_left_ctrl_10_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"0105"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0008,
      I1 => my_cpu_N192,
      I2 => my_cpu_dout_ctrl_cmp_eq0029,
      I3 => my_cpu_alu_ctrl_3_map23,
      O => N52
    );
  my_cpu_left_ctrl_10_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_left_ctrl_10_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N52,
      O => my_cpu_left_ctrl_10_wg_cy(5)
    );
  my_cpu_left_ctrl_10_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0025,
      I1 => my_cpu_alu_ctrl_cmp_eq0026,
      I2 => my_cpu_N1212,
      I3 => my_cpu_left_ctrl_cmp_eq0002,
      O => N61
    );
  my_cpu_left_ctrl_10_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_left_ctrl_10_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N61,
      O => my_cpu_left_ctrl_10_wg_cy(6)
    );
  my_cpu_left_ctrl_10_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_Mrom_md_3_0_rom000025,
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_alu_ctrl_cmp_eq0030,
      I3 => my_cpu_left_ctrl_mux0014(10),
      O => N71
    );
  my_cpu_left_ctrl_10_wg_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_left_ctrl_10_wg_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => N71,
      O => my_cpu_left_ctrl(10)
    );
  my_cpu_addr_ctrl_6_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N8,
      O => my_cpu_addr_ctrl_6_wg_cy(0)
    );
  my_cpu_addr_ctrl_6_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0049,
      I1 => my_cpu_sp_ctrl_cmp_eq0050,
      I2 => my_cpu_dout_ctrl_cmp_eq0030,
      I3 => my_cpu_sp_ctrl_cmp_eq0051,
      O => N91
    );
  my_cpu_addr_ctrl_6_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_addr_ctrl_6_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N91,
      O => my_cpu_addr_ctrl_6_wg_cy(1)
    );
  my_cpu_addr_ctrl_6_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0052,
      I1 => my_cpu_sp_ctrl_cmp_eq0055,
      I2 => my_cpu_sp_ctrl_cmp_eq0071,
      I3 => my_cpu_sp_ctrl_cmp_eq0053,
      O => N101
    );
  my_cpu_addr_ctrl_6_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_addr_ctrl_6_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N101,
      O => my_cpu_addr_ctrl_6_wg_cy(2)
    );
  my_cpu_addr_ctrl_6_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0054,
      I1 => my_cpu_dout_ctrl_cmp_eq0000,
      I2 => my_cpu_sp_ctrl_cmp_eq0073,
      I3 => my_cpu_dout_ctrl_cmp_eq0027,
      O => N111
    );
  my_cpu_addr_ctrl_6_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_addr_ctrl_6_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N111,
      O => my_cpu_addr_ctrl_6_wg_cy(3)
    );
  my_cpu_addr_ctrl_6_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0016,
      I1 => my_cpu_sp_ctrl_cmp_eq0019,
      I2 => my_cpu_sp_ctrl_cmp_eq0067,
      I3 => my_cpu_sp_ctrl_cmp_eq0069,
      O => N121
    );
  my_cpu_addr_ctrl_6_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_addr_ctrl_6_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N121,
      O => my_cpu_addr_ctrl_6_wg_cy(4)
    );
  my_cpu_addr_ctrl_6_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0075,
      I1 => my_cpu_sp_ctrl_cmp_eq0045,
      I2 => my_cpu_sp_ctrl_cmp_eq0018,
      I3 => my_cpu_sp_ctrl_cmp_eq0047,
      O => N131
    );
  my_cpu_addr_ctrl_6_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_addr_ctrl_6_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N131,
      O => my_cpu_addr_ctrl_6_wg_cy(5)
    );
  my_cpu_addr_ctrl_6_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0013,
      I1 => my_cpu_sp_ctrl_cmp_eq0063,
      I2 => my_cpu_sp_ctrl_cmp_eq0065,
      I3 => my_cpu_sp_ctrl_cmp_eq0017,
      O => N141
    );
  my_cpu_addr_ctrl_6_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_addr_ctrl_6_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N141,
      O => my_cpu_addr_ctrl_6_Q
    );
  my_cpu_data_out_0_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_up(8),
      I1 => my_cpu_up(0),
      I2 => my_cpu_dout_ctrl(9),
      I3 => my_cpu_dout_ctrl(8),
      O => N151
    );
  my_cpu_data_out_0_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N151,
      O => my_cpu_data_out_0_wg_cy(0)
    );
  my_cpu_data_out_0_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_accb(0),
      I1 => my_cpu_sp(8),
      I2 => my_cpu_dout_ctrl(2),
      I3 => my_cpu_dout_ctrl(11),
      O => N161
    );
  my_cpu_data_out_0_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_data_out_0_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N161,
      O => my_cpu_data_out_0_wg_cy(1)
    );
  my_cpu_data_out_0_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_cc(0),
      I1 => my_cpu_sp(0),
      I2 => my_cpu_dout_ctrl(0),
      I3 => my_cpu_dout_ctrl(10),
      O => N17
    );
  my_cpu_data_out_0_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_data_out_0_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N17,
      O => my_cpu_data_out_0_wg_cy(2)
    );
  my_cpu_data_out_0_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(0),
      I1 => my_cpu_yreg(8),
      I2 => my_cpu_dout_ctrl(12),
      I3 => my_cpu_dout_ctrl(7),
      O => N18
    );
  my_cpu_data_out_0_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_data_out_0_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N18,
      O => my_cpu_data_out_0_wg_cy(3)
    );
  my_cpu_data_out_0_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(8),
      I1 => my_cpu_yreg(0),
      I2 => my_cpu_dout_ctrl(13),
      I3 => my_cpu_dout_ctrl(6),
      O => N19
    );
  my_cpu_data_out_0_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_data_out_0_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N19,
      O => my_cpu_data_out_0_wg_cy(4)
    );
  my_cpu_data_out_0_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(0),
      I1 => my_cpu_xreg(8),
      I2 => my_cpu_dout_ctrl(14),
      I3 => my_cpu_dout_ctrl(5),
      O => N20
    );
  my_cpu_data_out_0_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_data_out_0_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N20,
      O => my_cpu_data_out_0_wg_cy(5)
    );
  my_cpu_data_out_0_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_dp(0),
      I1 => my_cpu_xreg(0),
      I2 => my_cpu_dout_ctrl(3),
      I3 => my_cpu_dout_ctrl(4),
      O => N21
    );
  my_cpu_data_out_0_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_data_out_0_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N21,
      O => my_cpu_data_out_0_wg_cy(6)
    );
  my_cpu_data_out_0_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(8),
      I1 => my_cpu_acca(0),
      I2 => my_cpu_dout_ctrl(15),
      I3 => my_cpu_dout_ctrl(1),
      O => N22
    );
  my_cpu_data_out_0_wg_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_data_out_0_wg_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => N22,
      O => cpu_data_out(0)
    );
  my_cpu_data_out_1_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_up(9),
      I1 => my_cpu_up(1),
      I2 => my_cpu_dout_ctrl(9),
      I3 => my_cpu_dout_ctrl(8),
      O => N23
    );
  my_cpu_data_out_1_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N23,
      O => my_cpu_data_out_1_wg_cy(0)
    );
  my_cpu_data_out_1_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_accb(1),
      I1 => my_cpu_sp(9),
      I2 => my_cpu_dout_ctrl(2),
      I3 => my_cpu_dout_ctrl(11),
      O => N24
    );
  my_cpu_data_out_1_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_data_out_1_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N24,
      O => my_cpu_data_out_1_wg_cy(1)
    );
  my_cpu_data_out_1_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_cc(1),
      I1 => my_cpu_sp(1),
      I2 => my_cpu_dout_ctrl(0),
      I3 => my_cpu_dout_ctrl(10),
      O => N25
    );
  my_cpu_data_out_1_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_data_out_1_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N25,
      O => my_cpu_data_out_1_wg_cy(2)
    );
  my_cpu_data_out_1_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(1),
      I1 => my_cpu_yreg(9),
      I2 => my_cpu_dout_ctrl(12),
      I3 => my_cpu_dout_ctrl(7),
      O => N26
    );
  my_cpu_data_out_1_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_data_out_1_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N26,
      O => my_cpu_data_out_1_wg_cy(3)
    );
  my_cpu_data_out_1_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(9),
      I1 => my_cpu_yreg(1),
      I2 => my_cpu_dout_ctrl(13),
      I3 => my_cpu_dout_ctrl(6),
      O => N27
    );
  my_cpu_data_out_1_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_data_out_1_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N27,
      O => my_cpu_data_out_1_wg_cy(4)
    );
  my_cpu_data_out_1_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_xreg(9),
      I2 => my_cpu_dout_ctrl(14),
      I3 => my_cpu_dout_ctrl(5),
      O => N28
    );
  my_cpu_data_out_1_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_data_out_1_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N28,
      O => my_cpu_data_out_1_wg_cy(5)
    );
  my_cpu_data_out_1_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_dp(1),
      I1 => my_cpu_xreg(1),
      I2 => my_cpu_dout_ctrl(3),
      I3 => my_cpu_dout_ctrl(4),
      O => N29
    );
  my_cpu_data_out_1_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_data_out_1_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N29,
      O => my_cpu_data_out_1_wg_cy(6)
    );
  my_cpu_data_out_1_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(9),
      I1 => my_cpu_acca(1),
      I2 => my_cpu_dout_ctrl(15),
      I3 => my_cpu_dout_ctrl(1),
      O => N30
    );
  my_cpu_data_out_1_wg_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_data_out_1_wg_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => N30,
      O => cpu_data_out(1)
    );
  my_cpu_data_out_2_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_up(10),
      I1 => my_cpu_up(2),
      I2 => my_cpu_dout_ctrl(9),
      I3 => my_cpu_dout_ctrl(8),
      O => N311
    );
  my_cpu_data_out_2_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N311,
      O => my_cpu_data_out_2_wg_cy(0)
    );
  my_cpu_data_out_2_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_accb(2),
      I1 => my_cpu_sp(10),
      I2 => my_cpu_dout_ctrl(2),
      I3 => my_cpu_dout_ctrl(11),
      O => N32
    );
  my_cpu_data_out_2_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_data_out_2_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N32,
      O => my_cpu_data_out_2_wg_cy(1)
    );
  my_cpu_data_out_2_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_cc(2),
      I1 => my_cpu_sp(2),
      I2 => my_cpu_dout_ctrl(0),
      I3 => my_cpu_dout_ctrl(10),
      O => N331
    );
  my_cpu_data_out_2_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_data_out_2_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N331,
      O => my_cpu_data_out_2_wg_cy(2)
    );
  my_cpu_data_out_2_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(2),
      I1 => my_cpu_yreg(10),
      I2 => my_cpu_dout_ctrl(12),
      I3 => my_cpu_dout_ctrl(7),
      O => N34
    );
  my_cpu_data_out_2_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_data_out_2_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N34,
      O => my_cpu_data_out_2_wg_cy(3)
    );
  my_cpu_data_out_2_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(10),
      I1 => my_cpu_yreg(2),
      I2 => my_cpu_dout_ctrl(13),
      I3 => my_cpu_dout_ctrl(6),
      O => N35
    );
  my_cpu_data_out_2_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_data_out_2_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N35,
      O => my_cpu_data_out_2_wg_cy(4)
    );
  my_cpu_data_out_2_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_xreg(10),
      I2 => my_cpu_dout_ctrl(14),
      I3 => my_cpu_dout_ctrl(5),
      O => N36
    );
  my_cpu_data_out_2_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_data_out_2_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N36,
      O => my_cpu_data_out_2_wg_cy(5)
    );
  my_cpu_data_out_2_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_dp(2),
      I1 => my_cpu_xreg(2),
      I2 => my_cpu_dout_ctrl(3),
      I3 => my_cpu_dout_ctrl(4),
      O => N37
    );
  my_cpu_data_out_2_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_data_out_2_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N37,
      O => my_cpu_data_out_2_wg_cy(6)
    );
  my_cpu_data_out_2_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(10),
      I1 => my_cpu_acca(2),
      I2 => my_cpu_dout_ctrl(15),
      I3 => my_cpu_dout_ctrl(1),
      O => N38
    );
  my_cpu_data_out_2_wg_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_data_out_2_wg_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => N38,
      O => cpu_data_out(2)
    );
  my_cpu_data_out_3_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_up(11),
      I1 => my_cpu_up(3),
      I2 => my_cpu_dout_ctrl(9),
      I3 => my_cpu_dout_ctrl(8),
      O => N39
    );
  my_cpu_data_out_3_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N39,
      O => my_cpu_data_out_3_wg_cy(0)
    );
  my_cpu_data_out_3_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_accb(3),
      I1 => my_cpu_sp(11),
      I2 => my_cpu_dout_ctrl(2),
      I3 => my_cpu_dout_ctrl(11),
      O => N40
    );
  my_cpu_data_out_3_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_data_out_3_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N40,
      O => my_cpu_data_out_3_wg_cy(1)
    );
  my_cpu_data_out_3_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_cc(3),
      I1 => my_cpu_sp(3),
      I2 => my_cpu_dout_ctrl(0),
      I3 => my_cpu_dout_ctrl(10),
      O => N411
    );
  my_cpu_data_out_3_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_data_out_3_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N411,
      O => my_cpu_data_out_3_wg_cy(2)
    );
  my_cpu_data_out_3_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(3),
      I1 => my_cpu_yreg(11),
      I2 => my_cpu_dout_ctrl(12),
      I3 => my_cpu_dout_ctrl(7),
      O => N421
    );
  my_cpu_data_out_3_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_data_out_3_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N421,
      O => my_cpu_data_out_3_wg_cy(3)
    );
  my_cpu_data_out_3_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(11),
      I1 => my_cpu_yreg(3),
      I2 => my_cpu_dout_ctrl(13),
      I3 => my_cpu_dout_ctrl(6),
      O => N431
    );
  my_cpu_data_out_3_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_data_out_3_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N431,
      O => my_cpu_data_out_3_wg_cy(4)
    );
  my_cpu_data_out_3_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_xreg(11),
      I2 => my_cpu_dout_ctrl(14),
      I3 => my_cpu_dout_ctrl(5),
      O => N441
    );
  my_cpu_data_out_3_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_data_out_3_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N441,
      O => my_cpu_data_out_3_wg_cy(5)
    );
  my_cpu_data_out_3_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_dp(3),
      I1 => my_cpu_xreg(3),
      I2 => my_cpu_dout_ctrl(3),
      I3 => my_cpu_dout_ctrl(4),
      O => N45
    );
  my_cpu_data_out_3_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_data_out_3_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N45,
      O => my_cpu_data_out_3_wg_cy(6)
    );
  my_cpu_data_out_3_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(11),
      I1 => my_cpu_acca(3),
      I2 => my_cpu_dout_ctrl(15),
      I3 => my_cpu_dout_ctrl(1),
      O => N46
    );
  my_cpu_data_out_3_wg_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_data_out_3_wg_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => N46,
      O => cpu_data_out(3)
    );
  my_cpu_data_out_4_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_up(12),
      I1 => my_cpu_up(4),
      I2 => my_cpu_dout_ctrl(9),
      I3 => my_cpu_dout_ctrl(8),
      O => N471
    );
  my_cpu_data_out_4_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N471,
      O => my_cpu_data_out_4_wg_cy(0)
    );
  my_cpu_data_out_4_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_accb(4),
      I1 => my_cpu_sp(12),
      I2 => my_cpu_dout_ctrl(2),
      I3 => my_cpu_dout_ctrl(11),
      O => N481
    );
  my_cpu_data_out_4_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_data_out_4_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N481,
      O => my_cpu_data_out_4_wg_cy(1)
    );
  my_cpu_data_out_4_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_cc(4),
      I1 => my_cpu_sp(4),
      I2 => my_cpu_dout_ctrl(0),
      I3 => my_cpu_dout_ctrl(10),
      O => N491
    );
  my_cpu_data_out_4_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_data_out_4_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N491,
      O => my_cpu_data_out_4_wg_cy(2)
    );
  my_cpu_data_out_4_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(4),
      I1 => my_cpu_yreg(12),
      I2 => my_cpu_dout_ctrl(12),
      I3 => my_cpu_dout_ctrl(7),
      O => N50
    );
  my_cpu_data_out_4_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_data_out_4_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N50,
      O => my_cpu_data_out_4_wg_cy(3)
    );
  my_cpu_data_out_4_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(12),
      I1 => my_cpu_yreg(4),
      I2 => my_cpu_dout_ctrl(13),
      I3 => my_cpu_dout_ctrl(6),
      O => N511
    );
  my_cpu_data_out_4_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_data_out_4_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N511,
      O => my_cpu_data_out_4_wg_cy(4)
    );
  my_cpu_data_out_4_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_xreg(12),
      I2 => my_cpu_dout_ctrl(14),
      I3 => my_cpu_dout_ctrl(5),
      O => N521
    );
  my_cpu_data_out_4_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_data_out_4_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N521,
      O => my_cpu_data_out_4_wg_cy(5)
    );
  my_cpu_data_out_4_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_dp(4),
      I1 => my_cpu_xreg(4),
      I2 => my_cpu_dout_ctrl(3),
      I3 => my_cpu_dout_ctrl(4),
      O => N53
    );
  my_cpu_data_out_4_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_data_out_4_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N53,
      O => my_cpu_data_out_4_wg_cy(6)
    );
  my_cpu_data_out_4_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(12),
      I1 => my_cpu_acca(4),
      I2 => my_cpu_dout_ctrl(15),
      I3 => my_cpu_dout_ctrl(1),
      O => N541
    );
  my_cpu_data_out_4_wg_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_data_out_4_wg_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => N541,
      O => cpu_data_out(4)
    );
  my_cpu_data_out_5_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_up(13),
      I1 => my_cpu_up(5),
      I2 => my_cpu_dout_ctrl(9),
      I3 => my_cpu_dout_ctrl(8),
      O => N551
    );
  my_cpu_data_out_5_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N551,
      O => my_cpu_data_out_5_wg_cy(0)
    );
  my_cpu_data_out_5_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_accb(5),
      I1 => my_cpu_sp(13),
      I2 => my_cpu_dout_ctrl(2),
      I3 => my_cpu_dout_ctrl(11),
      O => N56
    );
  my_cpu_data_out_5_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_data_out_5_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N56,
      O => my_cpu_data_out_5_wg_cy(1)
    );
  my_cpu_data_out_5_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_cc(5),
      I1 => my_cpu_sp(5),
      I2 => my_cpu_dout_ctrl(0),
      I3 => my_cpu_dout_ctrl(10),
      O => N57
    );
  my_cpu_data_out_5_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_data_out_5_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N57,
      O => my_cpu_data_out_5_wg_cy(2)
    );
  my_cpu_data_out_5_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(5),
      I1 => my_cpu_yreg(13),
      I2 => my_cpu_dout_ctrl(12),
      I3 => my_cpu_dout_ctrl(7),
      O => N58
    );
  my_cpu_data_out_5_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_data_out_5_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N58,
      O => my_cpu_data_out_5_wg_cy(3)
    );
  my_cpu_data_out_5_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(13),
      I1 => my_cpu_yreg(5),
      I2 => my_cpu_dout_ctrl(13),
      I3 => my_cpu_dout_ctrl(6),
      O => N59
    );
  my_cpu_data_out_5_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_data_out_5_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N59,
      O => my_cpu_data_out_5_wg_cy(4)
    );
  my_cpu_data_out_5_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(5),
      I1 => my_cpu_xreg(13),
      I2 => my_cpu_dout_ctrl(14),
      I3 => my_cpu_dout_ctrl(5),
      O => N60
    );
  my_cpu_data_out_5_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_data_out_5_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N60,
      O => my_cpu_data_out_5_wg_cy(5)
    );
  my_cpu_data_out_5_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_dp(5),
      I1 => my_cpu_xreg(5),
      I2 => my_cpu_dout_ctrl(3),
      I3 => my_cpu_dout_ctrl(4),
      O => N611
    );
  my_cpu_data_out_5_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_data_out_5_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N611,
      O => my_cpu_data_out_5_wg_cy(6)
    );
  my_cpu_data_out_5_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(13),
      I1 => my_cpu_acca(5),
      I2 => my_cpu_dout_ctrl(15),
      I3 => my_cpu_dout_ctrl(1),
      O => N62
    );
  my_cpu_data_out_5_wg_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_data_out_5_wg_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => N62,
      O => cpu_data_out(5)
    );
  my_cpu_data_out_6_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_up(14),
      I1 => my_cpu_up(6),
      I2 => my_cpu_dout_ctrl(9),
      I3 => my_cpu_dout_ctrl(8),
      O => N63
    );
  my_cpu_data_out_6_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N63,
      O => my_cpu_data_out_6_wg_cy(0)
    );
  my_cpu_data_out_6_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_accb(6),
      I1 => my_cpu_sp(14),
      I2 => my_cpu_dout_ctrl(2),
      I3 => my_cpu_dout_ctrl(11),
      O => N64
    );
  my_cpu_data_out_6_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_data_out_6_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N64,
      O => my_cpu_data_out_6_wg_cy(1)
    );
  my_cpu_data_out_6_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_cc(6),
      I1 => my_cpu_sp(6),
      I2 => my_cpu_dout_ctrl(0),
      I3 => my_cpu_dout_ctrl(10),
      O => N65
    );
  my_cpu_data_out_6_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_data_out_6_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N65,
      O => my_cpu_data_out_6_wg_cy(2)
    );
  my_cpu_data_out_6_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(6),
      I1 => my_cpu_yreg(14),
      I2 => my_cpu_dout_ctrl(12),
      I3 => my_cpu_dout_ctrl(7),
      O => N66
    );
  my_cpu_data_out_6_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_data_out_6_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N66,
      O => my_cpu_data_out_6_wg_cy(3)
    );
  my_cpu_data_out_6_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(14),
      I1 => my_cpu_yreg(6),
      I2 => my_cpu_dout_ctrl(13),
      I3 => my_cpu_dout_ctrl(6),
      O => N67
    );
  my_cpu_data_out_6_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_data_out_6_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N67,
      O => my_cpu_data_out_6_wg_cy(4)
    );
  my_cpu_data_out_6_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_xreg(14),
      I2 => my_cpu_dout_ctrl(14),
      I3 => my_cpu_dout_ctrl(5),
      O => N68
    );
  my_cpu_data_out_6_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_data_out_6_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N68,
      O => my_cpu_data_out_6_wg_cy(5)
    );
  my_cpu_data_out_6_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_dp(6),
      I1 => my_cpu_xreg(6),
      I2 => my_cpu_dout_ctrl(3),
      I3 => my_cpu_dout_ctrl(4),
      O => N69
    );
  my_cpu_data_out_6_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_data_out_6_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N69,
      O => my_cpu_data_out_6_wg_cy(6)
    );
  my_cpu_data_out_6_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(14),
      I1 => my_cpu_acca(6),
      I2 => my_cpu_dout_ctrl(15),
      I3 => my_cpu_dout_ctrl(1),
      O => N70
    );
  my_cpu_data_out_6_wg_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_data_out_6_wg_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => N70,
      O => cpu_data_out(6)
    );
  my_cpu_data_out_7_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_up(15),
      I1 => my_cpu_up(7),
      I2 => my_cpu_dout_ctrl(9),
      I3 => my_cpu_dout_ctrl(8),
      O => N711
    );
  my_cpu_data_out_7_wg_cy_0_Q : MUXCY
    port map (
      CI => cf_cs1_OBUF_9,
      DI => utmi_databus16_8_OBUF_5,
      S => N711,
      O => my_cpu_data_out_7_wg_cy(0)
    );
  my_cpu_data_out_7_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_accb(7),
      I1 => my_cpu_sp(15),
      I2 => my_cpu_dout_ctrl(2),
      I3 => my_cpu_dout_ctrl(11),
      O => N72
    );
  my_cpu_data_out_7_wg_cy_1_Q : MUXCY
    port map (
      CI => my_cpu_data_out_7_wg_cy(0),
      DI => utmi_databus16_8_OBUF_5,
      S => N72,
      O => my_cpu_data_out_7_wg_cy(1)
    );
  my_cpu_data_out_7_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_cc(7),
      I1 => my_cpu_sp(7),
      I2 => my_cpu_dout_ctrl(0),
      I3 => my_cpu_dout_ctrl(10),
      O => N73
    );
  my_cpu_data_out_7_wg_cy_2_Q : MUXCY
    port map (
      CI => my_cpu_data_out_7_wg_cy(1),
      DI => utmi_databus16_8_OBUF_5,
      S => N73,
      O => my_cpu_data_out_7_wg_cy(2)
    );
  my_cpu_data_out_7_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(7),
      I1 => my_cpu_yreg(15),
      I2 => my_cpu_dout_ctrl(12),
      I3 => my_cpu_dout_ctrl(7),
      O => N74
    );
  my_cpu_data_out_7_wg_cy_3_Q : MUXCY
    port map (
      CI => my_cpu_data_out_7_wg_cy(2),
      DI => utmi_databus16_8_OBUF_5,
      S => N74,
      O => my_cpu_data_out_7_wg_cy(3)
    );
  my_cpu_data_out_7_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_pc(15),
      I1 => my_cpu_yreg(7),
      I2 => my_cpu_dout_ctrl(13),
      I3 => my_cpu_dout_ctrl(6),
      O => N75
    );
  my_cpu_data_out_7_wg_cy_4_Q : MUXCY
    port map (
      CI => my_cpu_data_out_7_wg_cy(3),
      DI => utmi_databus16_8_OBUF_5,
      S => N75,
      O => my_cpu_data_out_7_wg_cy(4)
    );
  my_cpu_data_out_7_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_xreg(15),
      I2 => my_cpu_dout_ctrl(14),
      I3 => my_cpu_dout_ctrl(5),
      O => N76
    );
  my_cpu_data_out_7_wg_cy_5_Q : MUXCY
    port map (
      CI => my_cpu_data_out_7_wg_cy(4),
      DI => utmi_databus16_8_OBUF_5,
      S => N76,
      O => my_cpu_data_out_7_wg_cy(5)
    );
  my_cpu_data_out_7_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_dp(7),
      I1 => my_cpu_xreg(7),
      I2 => my_cpu_dout_ctrl(3),
      I3 => my_cpu_dout_ctrl(4),
      O => N77
    );
  my_cpu_data_out_7_wg_cy_6_Q : MUXCY
    port map (
      CI => my_cpu_data_out_7_wg_cy(5),
      DI => utmi_databus16_8_OBUF_5,
      S => N77,
      O => my_cpu_data_out_7_wg_cy(6)
    );
  my_cpu_data_out_7_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_md(15),
      I1 => my_cpu_acca(7),
      I2 => my_cpu_dout_ctrl(15),
      I3 => my_cpu_dout_ctrl(1),
      O => N78
    );
  my_cpu_data_out_7_wg_cy_7_Q : MUXCY
    port map (
      CI => my_cpu_data_out_7_wg_cy(6),
      DI => utmi_databus16_8_OBUF_5,
      S => N78,
      O => cpu_data_out(7)
    );
  my_uart_Mrom_CtrlReg_6_5_rom000011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_uart_CtrlReg(5),
      I1 => my_uart_CtrlReg(6),
      O => fpga_rts_OBUF_4
    );
  my_secd_ram_ram_cen1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => secd_ram_cs,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => cf_we_OBUF_11
    );
  my_secd_ram_dout8_7_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_mux0000,
      O => my_secd_ram_dout8_7_and0001
    );
  my_secd_ram_dout8_7_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_secd_ram_mux0000,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_secd_ram_dout8_7_and0000
    );
  my_secd_ram_dout8_6_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_mux0001,
      O => my_secd_ram_dout8_6_and0001
    );
  my_secd_ram_dout8_6_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_secd_ram_mux0001,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_secd_ram_dout8_6_and0000
    );
  my_secd_ram_dout8_5_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_mux0002,
      O => my_secd_ram_dout8_5_and0001
    );
  my_secd_ram_dout8_5_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_secd_ram_mux0002,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_secd_ram_dout8_5_and0000
    );
  my_secd_ram_dout8_4_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_mux0003,
      O => my_secd_ram_dout8_4_and0001
    );
  my_secd_ram_dout8_4_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_secd_ram_mux0003,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_secd_ram_dout8_4_and0000
    );
  my_secd_ram_dout8_3_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_mux0004,
      O => my_secd_ram_dout8_3_and0001
    );
  my_secd_ram_dout8_3_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_secd_ram_mux0004,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_secd_ram_dout8_3_and0000
    );
  my_secd_ram_dout8_2_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_mux0005,
      O => my_secd_ram_dout8_2_and0001
    );
  my_secd_ram_dout8_2_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_secd_ram_mux0005,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_secd_ram_dout8_2_and0000
    );
  my_secd_ram_dout8_1_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_mux0006,
      O => my_secd_ram_dout8_1_and0001
    );
  my_secd_ram_dout8_1_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_secd_ram_mux0006,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_secd_ram_dout8_1_and0000
    );
  my_secd_ram_dout8_0_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_mux0007,
      O => my_secd_ram_dout8_0_and0001
    );
  my_secd_ram_dout8_0_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_secd_ram_mux0007,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_secd_ram_dout8_0_and0000
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0001111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(4),
      I1 => make_secd_my_secd_system_read_sel(3),
      O => make_secd_my_secd_system_my_datapath_N981
    );
  make_secd_my_secd_system_my_datapath_alu_out_0_mux000041 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(4),
      I1 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      O => make_secd_my_secd_system_my_datapath_N751
    );
  make_secd_my_secd_system_my_datapath_alu_out_0_mux000031 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(4),
      I1 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      O => make_secd_my_secd_system_my_datapath_N741
    );
  make_secd_my_secd_system_my_datapath_alu_out_0_mux000011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(4),
      I1 => make_secd_my_secd_system_my_datapath_alu_out_3_or0000,
      O => make_secd_my_secd_system_my_datapath_N631
    );
  reset1 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_clock_synthesis_vdu_clk_locked,
      I1 => reset_sw_IBUF_22,
      I2 => my_clock_synthesis_cpu_clk_locked,
      O => reset
    );
  my_uart_Mmux_TxD11 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => my_uart_TxDev_TxDbit_235,
      I1 => my_uart_CtrlReg(5),
      I2 => my_uart_CtrlReg(6),
      O => fpga_txd_OBUF_13
    );
  my_secd_ram_next_state_mux0003_0_11 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_secd_ram_state(0),
      I1 => make_secd_my_secd_system_my_datapath_ram_write_23,
      I2 => make_secd_my_secd_system_my_datapath_ram_read_26,
      O => N3
    );
  my_secd_ram_mux000021 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => secd_ram_cs,
      I1 => cpu_rw,
      I2 => cpu_addr(0),
      O => N15
    );
  my_secd_ram_mux000011 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => secd_ram_cs,
      I1 => cpu_rw,
      I2 => cpu_addr(0),
      O => N10
    );
  make_secd_my_secd_system_my_datapath_state_reg_and00001 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(4),
      I1 => make_secd_my_secd_system_alu_sel(2),
      I2 => make_secd_my_secd_system_alu_sel(3),
      O => make_secd_my_secd_system_my_datapath_state_reg_and0000
    );
  make_secd_my_secd_system_my_datapath_root_not000211 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(1),
      I1 => make_secd_my_secd_system_write_sel(3),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => make_secd_my_secd_system_my_datapath_N931
    );
  make_secd_my_secd_system_my_datapath_parent_not000211 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(1),
      I1 => make_secd_my_secd_system_write_sel(3),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => make_secd_my_secd_system_my_datapath_N951
    );
  make_secd_my_secd_system_my_datapath_parent_and000111 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(3),
      I1 => make_secd_my_secd_system_alu_sel(2),
      I2 => make_secd_my_secd_system_alu_sel(4),
      O => make_secd_my_secd_system_my_datapath_buf2_10_and0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_or000121 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(1),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_N661
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_or000111 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(2),
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_N551
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001111 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(2),
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_N561
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq001111 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(1),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(3),
      O => make_secd_my_secd_system_my_datapath_N541
    );
  make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq000211 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(1),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_N881
    );
  make_secd_my_secd_system_my_datapath_car_not000211 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(0),
      I1 => make_secd_my_secd_system_write_sel(1),
      I2 => make_secd_my_secd_system_write_sel(3),
      O => make_secd_my_secd_system_my_datapath_N941
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_131 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      O => make_secd_my_secd_system_my_control_unit_N53
    );
  make_secd_my_secd_system_my_control_unit_mpc_and00061 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N55,
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(29),
      O => make_secd_my_secd_system_my_control_unit_mpc_and0006
    );
  make_secd_my_secd_system_my_control_unit_mpc_and000511 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      O => make_secd_my_secd_system_my_control_unit_N55
    );
  Mmux_user_ram_en11 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => cpu_vma,
      I1 => cpu_addr(14),
      I2 => cpu_addr(15),
      O => user_ram_en
    );
  Mmux_rom_cs11 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_vma,
      I2 => cpu_addr(15),
      O => rom_cs
    );
  my_secd_ram_ram_a_9_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(8),
      I2 => secd_ram_addr_hi(2),
      O => ram_a_9_OBUF_43
    );
  my_secd_ram_ram_a_8_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(7),
      I2 => secd_ram_addr_hi(1),
      O => ram_a_8_OBUF_44
    );
  my_secd_ram_ram_a_7_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(6),
      I2 => secd_ram_addr_hi(0),
      O => ram_a_7_OBUF_45
    );
  my_secd_ram_ram_a_6_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(5),
      I2 => cpu_addr(7),
      O => ram_a_6_OBUF_46
    );
  my_secd_ram_ram_a_5_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(4),
      I2 => cpu_addr(6),
      O => ram_a_5_OBUF_47
    );
  my_secd_ram_ram_a_4_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(3),
      I2 => cpu_addr(5),
      O => ram_a_4_OBUF_48
    );
  my_secd_ram_ram_a_3_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(2),
      I2 => cpu_addr(4),
      O => ram_a_3_OBUF_49
    );
  my_secd_ram_ram_a_2_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(1),
      I2 => cpu_addr(3),
      O => ram_a_2_OBUF_50
    );
  my_secd_ram_ram_a_1_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(0),
      I2 => cpu_addr(2),
      O => ram_a_1_OBUF_51
    );
  my_secd_ram_ram_a_14_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(13),
      I2 => secd_ram_addr_hi(7),
      O => ram_a_14_OBUF_38
    );
  my_secd_ram_ram_a_13_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(12),
      I2 => secd_ram_addr_hi(6),
      O => ram_a_13_OBUF_39
    );
  my_secd_ram_ram_a_12_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(11),
      I2 => secd_ram_addr_hi(5),
      O => ram_a_12_OBUF_40
    );
  my_secd_ram_ram_a_11_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(10),
      I2 => secd_ram_addr_hi(4),
      O => ram_a_11_OBUF_41
    );
  my_secd_ram_ram_a_10_mux00001 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => make_secd_my_secd_system_my_datapath_mar(9),
      I2 => secd_ram_addr_hi(3),
      O => ram_a_10_OBUF_42
    );
  my_secd_ram_ram_oen1 : LUT4
    generic map(
      INIT => X"1555"
    )
    port map (
      I0 => my_secd_ram_oe32_68,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I2 => secd_ram_cs,
      I3 => cpu_rw,
      O => cf_iord_OBUF_12
    );
  my_secd_ram_oe32_mux00021 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_secd_ram_state(0),
      I1 => make_secd_my_secd_system_my_datapath_ram_read_26,
      I2 => my_secd_ram_state(1),
      I3 => my_secd_ram_state(2),
      O => my_secd_ram_oe32_mux0002
    );
  my_secd_ram_mux00071 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N10,
      I1 => N21420,
      I2 => N21428,
      I3 => N15,
      O => my_secd_ram_mux0007
    );
  my_secd_ram_mux00061 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N10,
      I1 => N21419,
      I2 => N21427,
      I3 => N15,
      O => my_secd_ram_mux0006
    );
  my_secd_ram_mux00051 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N10,
      I1 => N21418,
      I2 => N21426,
      I3 => N15,
      O => my_secd_ram_mux0005
    );
  my_secd_ram_mux00041 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N10,
      I1 => N21417,
      I2 => N21425,
      I3 => N15,
      O => my_secd_ram_mux0004
    );
  my_secd_ram_mux00031 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N10,
      I1 => N21416,
      I2 => N21424,
      I3 => N15,
      O => my_secd_ram_mux0003
    );
  my_secd_ram_mux00021 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N10,
      I1 => N21415,
      I2 => N21423,
      I3 => N15,
      O => my_secd_ram_mux0002
    );
  my_secd_ram_mux00011 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N10,
      I1 => N21414,
      I2 => N21422,
      I3 => N15,
      O => my_secd_ram_mux0001
    );
  my_secd_ram_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N10,
      I1 => N21413,
      I2 => N21421,
      I3 => N15,
      O => my_secd_ram_mux0000
    );
  make_secd_my_secd_system_my_datapath_mul_result_not000221 : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(2),
      I1 => make_secd_my_secd_system_alu_sel(3),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => make_secd_my_secd_system_my_datapath_alu_out_19_or0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(1),
      I3 => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0002
    );
  make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq00011 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(0),
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_read_sel(2),
      O => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0001
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq00081 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(2),
      I1 => make_secd_my_secd_system_alu_sel(1),
      I2 => make_secd_my_secd_system_alu_sel(0),
      I3 => make_secd_my_secd_system_alu_sel(3),
      O => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(3),
      I1 => make_secd_my_secd_system_alu_sel(1),
      I2 => make_secd_my_secd_system_alu_sel(2),
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq00011 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(3),
      I1 => make_secd_my_secd_system_alu_sel(2),
      I2 => make_secd_my_secd_system_alu_sel(0),
      I3 => make_secd_my_secd_system_alu_sel(1),
      O => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq00001 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(3),
      I1 => make_secd_my_secd_system_alu_sel(2),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000
    );
  make_secd_my_secd_system_my_control_unit_stop_instruction_mux00151 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I3 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      O => make_secd_my_secd_system_my_control_unit_stop_instruction_mux0015
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_0_211 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I3 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      O => make_secd_my_secd_system_my_control_unit_push_stack_mux0013
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_0_11 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I3 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      O => make_secd_my_secd_system_my_control_unit_N11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_31 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      O => make_secd_my_secd_system_my_control_unit_N36
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_21 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      O => make_secd_my_secd_system_my_control_unit_N34
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_421 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I3 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      O => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_11 : LUT4
    generic map(
      INIT => X"FFEB"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I3 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      O => make_secd_my_secd_system_my_control_unit_N21
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_or00021 : LUT4
    generic map(
      INIT => X"2008"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_alu_sel(3),
      I2 => make_secd_my_secd_system_alu_sel(2),
      I3 => make_secd_my_secd_system_alu_sel(1),
      O => make_secd_my_secd_system_my_datapath_alu_out_19_or0002
    );
  make_secd_my_secd_system_my_datapath_alu_out_3_or00001 : LUT4
    generic map(
      INIT => X"0680"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_alu_sel(1),
      I2 => make_secd_my_secd_system_alu_sel(2),
      I3 => make_secd_my_secd_system_alu_sel(3),
      O => make_secd_my_secd_system_my_datapath_alu_out_3_or0000
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_119 : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I2 => make_secd_my_secd_system_flags(3),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(30),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000137 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(2),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(5),
      O => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq00001_map17
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000150 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(6),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(7),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(9),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(8),
      O => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq00001_map24
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000151 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq00001_map17,
      I1 => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq00001_map24,
      O => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq00001_map25
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_281 : LUT4
    generic map(
      INIT => X"5E54"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(31),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => make_secd_my_secd_system_flags(5),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map24
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_299 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I3 => make_secd_my_secd_system_flags(3),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map30
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2117 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map24,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map30,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map32
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2130 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_and0006,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_and0005,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map32,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map33
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000191 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_flags(4),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(15),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(14),
      O => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000_map10
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq000041 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(27),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(26),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(25),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(24),
      O => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000_map18
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq000054 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(23),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(22),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(21),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(20),
      O => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000_map25
    );
  make_secd_my_secd_system_my_control_unit_mpc_and000512 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N55,
      I1 => make_secd_my_secd_system_my_datapath_data_bus(0),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(1),
      O => make_secd_my_secd_system_my_control_unit_mpc_and0005_map6
    );
  make_secd_my_secd_system_my_control_unit_mpc_and000525 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(13),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(12),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(11),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(10),
      O => make_secd_my_secd_system_my_control_unit_mpc_and0005_map10
    );
  make_secd_my_secd_system_my_control_unit_mpc_and000530 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(9),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(8),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(7),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(6),
      O => make_secd_my_secd_system_my_control_unit_mpc_and0005_map13
    );
  my_vdu_video_on11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_vdu_video_on_h_321,
      I1 => my_vdu_video_on_v_319,
      O => my_vdu_video_on1
    );
  my_vdu_ack_write_and00011 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_vdu_ack_write_328,
      I1 => my_vdu_req_write_310,
      O => my_vdu_ack_write_and0001
    );
  my_uart_TxDev_TxState_Out01 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd3_217,
      I1 => my_uart_TxDev_TxState_FFd2_218,
      O => my_uart_TxDev_TxState_cmp_eq0001
    );
  my_uart_TxDev_TxClkEdge_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => baudclk_25,
      I1 => my_uart_TxDev_TxClkDel_233,
      O => my_uart_TxDev_TxClkEdge_and0000
    );
  my_uart_TxDev_TRegEEdge_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_uart_TxDev_TRegE_212,
      I1 => my_uart_TxDev_TRegEDel_207,
      O => my_uart_TxDev_TRegEEdge_and0000
    );
  my_uart_StatReg_1_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => fpga_cts_IBUF_7,
      I1 => my_uart_TxDev_TBufE_236,
      O => my_uart_StatReg_1_and0000
    );
  my_uart_RxDev_RxDatEdge_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_uart_RxDev_RxDeb_229,
      I1 => my_uart_RxDev_RxDatDel_227,
      O => my_uart_RxDev_RxDatEdge_and0000
    );
  my_uart_RxDev_RxClkEdge_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_uart_TxDev_TxClkDel_233,
      I1 => baudclk_25,
      O => my_uart_RxDev_RxClkEdge_and0000
    );
  make_secd_my_secd_system_my_clock_gen_state_Out31 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_state_FFd3_58,
      I1 => make_secd_my_secd_system_my_clock_gen_state_FFd1_60,
      O => make_secd_my_secd_system_my_clock_gen_state_cmp_eq0004
    );
  make_secd_my_secd_system_my_clock_gen_state_Out01 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_state_FFd2_59,
      I1 => make_secd_my_secd_system_my_clock_gen_state_FFd3_58,
      O => make_secd_my_secd_system_my_clock_gen_state_cmp_eq0001
    );
  my_vdu_Madd_ver_addr_add00001 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => my_vdu_row1_addr(2),
      I1 => my_vdu_row1_addr(0),
      O => my_vdu_Madd_ver_addr_add0000
    );
  my_uart_TxDev_Mcount_TxClkCnt_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => my_uart_TxDev_TxClkCnt(1),
      I1 => my_uart_TxDev_TxClkCnt(0),
      O => my_uart_TxDev_Result(1)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_5usec_count_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(1),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(0),
      O => my_keyboard_my_ps2_keyboard_interface_Result_1_2
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_bit_count_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_bit_count(1),
      I1 => my_keyboard_my_ps2_keyboard_interface_bit_count(0),
      O => my_keyboard_my_ps2_keyboard_interface_Result_1_1
    );
  Mcount_baud_count_xor_1_11 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => baud_count(1),
      I1 => baud_count(0),
      O => Result(1)
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_In1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86,
      I1 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I2 => my_keyboard_kbd_write_109,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_In
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd10_In1 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_90,
      I1 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I2 => my_keyboard_kbd_write_109,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd10_In
    );
  make_secd_my_secd_system_my_datapath_alu_out_29_mux00011 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(4),
      I1 => make_secd_my_secd_system_my_datapath_alu_out_3_or0000,
      I2 => make_secd_my_secd_system_my_datapath_arg(29),
      O => make_secd_my_secd_system_my_datapath_alu_out_29_mux0001
    );
  make_secd_my_secd_system_my_datapath_alu_out_28_mux00011 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(4),
      I1 => make_secd_my_secd_system_my_datapath_alu_out_3_or0000,
      I2 => make_secd_my_secd_system_my_datapath_arg(28),
      O => make_secd_my_secd_system_my_datapath_alu_out_28_mux0001
    );
  make_secd_my_secd_system_my_clock_gen_state_Out11 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_state_FFd2_59,
      I1 => make_secd_my_secd_system_my_clock_gen_state_FFd1_60,
      I2 => make_secd_my_secd_system_my_clock_gen_state_FFd3_58,
      O => make_secd_my_secd_system_my_clock_gen_state_cmp_eq0002
    );
  my_uart_TxDev_Mcount_TxClkCnt_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => my_uart_TxDev_TxClkCnt(2),
      I1 => my_uart_TxDev_TxClkCnt(0),
      I2 => my_uart_TxDev_TxClkCnt(1),
      O => my_uart_TxDev_Result(2)
    );
  my_uart_RxDev_RxParity_mux00011 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => my_uart_RxDev_RxParity_228,
      I1 => my_uart_RxDev_RxState(3),
      I2 => fpga_rxd_IBUF_6,
      O => my_uart_RxDev_RxParity_mux0001
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_5usec_count_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(2),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(0),
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(1),
      O => my_keyboard_my_ps2_keyboard_interface_Result_2_2
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_bit_count_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_bit_count(2),
      I1 => my_keyboard_my_ps2_keyboard_interface_bit_count(0),
      I2 => my_keyboard_my_ps2_keyboard_interface_bit_count(1),
      O => my_keyboard_my_ps2_keyboard_interface_Result_2_1
    );
  Mcount_baud_count_xor_2_11 : LUT3
    generic map(
      INIT => X"6A"
    )
    port map (
      I0 => baud_count(2),
      I1 => baud_count(0),
      I2 => baud_count(1),
      O => Result(2)
    );
  my_uart_RxDev_ParityErr_mux00031 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => my_uart_RxDev_RxParity_228,
      I1 => my_uart_CtrlReg(2),
      I2 => fpga_rxd_IBUF_6,
      O => my_uart_RxDev_ParityErr_mux0003
    );
  my_vdu_cursor_on_and00001 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_vdu_blink_count(22),
      I1 => my_vdu_attr_data_out(3),
      I2 => my_vdu_cursor_on_h_318,
      I3 => my_vdu_cursor_on_v_315,
      O => my_vdu_cursor_on_and0000
    );
  my_uart_RxDev_RxDeb_or00011 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_uart_RxDev_RxDebDel2_221,
      I1 => my_uart_RxDev_RxDebDel3_222,
      I2 => my_uart_RxDev_RxDebDel0_219,
      I3 => my_uart_RxDev_RxDebDel1_220,
      O => my_uart_RxDev_RxDeb_or0001
    );
  my_uart_TxDev_DataCnt_mux0001_3_1 : LUT4
    generic map(
      INIT => X"20A8"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd3_217,
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_CtrlReg(4),
      I3 => my_uart_TxDev_DataCnt(0),
      O => my_uart_TxDev_DataCnt_mux0001(3)
    );
  my_uart_TxDev_TxParity_mux00011 : LUT4
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => my_uart_TxDev_TReg(0),
      I1 => my_uart_TxDev_TxParity_215,
      I2 => my_uart_TxDev_TxState_FFd3_217,
      I3 => my_uart_TxDev_TxState_FFd2_218,
      O => my_uart_TxDev_TxParity_mux0001
    );
  my_uart_TxDev_DataCnt_mux0001_2_1 : LUT4
    generic map(
      INIT => X"82AA"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd3_217,
      I1 => my_uart_TxDev_DataCnt(0),
      I2 => my_uart_TxDev_DataCnt(1),
      I3 => my_uart_TxDev_TxState_FFd2_218,
      O => my_uart_TxDev_DataCnt_mux0001(2)
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_In1 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_108,
      I2 => my_keyboard_my_ps2_keyboard_interface_ps2_data_s_89,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_85,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_In
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_In1 : LUT4
    generic map(
      INIT => X"4D4C"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ps2_data_s_89,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_97,
      I2 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_85,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_In
    );
  make_secd_my_secd_system_my_datapath_state_reg_mux0000_1_1 : LUT4
    generic map(
      INIT => X"8ACA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_state_reg(0),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_state_reg_and0000,
      I3 => make_secd_my_secd_system_alu_sel(1),
      O => make_secd_my_secd_system_my_datapath_state_reg_mux0000(1)
    );
  make_secd_my_secd_system_my_datapath_state_reg_mux0000_0_1 : LUT4
    generic map(
      INIT => X"8ACA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_state_reg(1),
      I1 => make_secd_my_secd_system_alu_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_state_reg_and0000,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => make_secd_my_secd_system_my_datapath_state_reg_mux0000(0)
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_5usec_count_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(2),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(3),
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(1),
      I3 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(0),
      O => my_keyboard_my_ps2_keyboard_interface_Result_3_2
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_bit_count_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_bit_count(2),
      I1 => my_keyboard_my_ps2_keyboard_interface_bit_count(3),
      I2 => my_keyboard_my_ps2_keyboard_interface_bit_count(1),
      I3 => my_keyboard_my_ps2_keyboard_interface_bit_count(0),
      O => my_keyboard_my_ps2_keyboard_interface_Result_3_1
    );
  Mcount_baud_count_xor_3_11 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => baud_count(2),
      I1 => baud_count(3),
      I2 => baud_count(1),
      I3 => baud_count(0),
      O => Result(3)
    );
  my_vdu_Madd_ver_addr_add0000_xor_3_11 : LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => my_vdu_row1_addr(2),
      I1 => my_vdu_row1_addr(0),
      I2 => my_vdu_row1_addr(3),
      I3 => my_vdu_row1_addr(1),
      O => my_vdu_ver_addr_add0000(3)
    );
  my_secd_ram_next_state_mux0003_7_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_secd_ram_next_state(0),
      I1 => N3,
      I2 => my_secd_ram_state(7),
      O => my_secd_ram_next_state_mux0003(7)
    );
  my_secd_ram_next_state_mux0003_5_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_secd_ram_next_state(2),
      I1 => N3,
      I2 => my_secd_ram_state(1),
      O => my_secd_ram_next_state_mux0003(5)
    );
  my_secd_ram_next_state_mux0003_3_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_secd_ram_next_state(4),
      I1 => N3,
      I2 => my_secd_ram_state(3),
      O => my_secd_ram_next_state_mux0003(3)
    );
  my_secd_ram_next_state_mux0003_2_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_secd_ram_next_state(5),
      I1 => N3,
      I2 => my_secd_ram_state(4),
      O => my_secd_ram_next_state_mux0003(2)
    );
  my_secd_ram_next_state_mux0003_1_1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_secd_ram_next_state(6),
      I1 => N3,
      I2 => my_secd_ram_state(5),
      O => my_secd_ram_next_state_mux0003(1)
    );
  my_secd_ram_next_state_mux0003_6_1 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_secd_ram_state(0),
      I1 => my_secd_ram_next_state(1),
      I2 => make_secd_my_secd_system_my_datapath_ram_write_23,
      I3 => make_secd_my_secd_system_my_datapath_ram_read_26,
      O => my_secd_ram_next_state_mux0003(6)
    );
  my_secd_ram_next_state_mux0003_4_1 : LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_ram_write_23,
      I1 => make_secd_my_secd_system_my_datapath_ram_read_26,
      I2 => my_secd_ram_state(0),
      I3 => my_secd_ram_next_state(3),
      O => my_secd_ram_next_state_mux0003(4)
    );
  my_secd_ram_next_state_mux0003_0_1 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_secd_ram_next_state(7),
      I1 => N3,
      I2 => my_secd_ram_state(6),
      I3 => my_secd_ram_state(2),
      O => my_secd_ram_next_state_mux0003(0)
    );
  my_cpu_nmi_req_and00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => joy_up_IBUF_20,
      I1 => my_cpu_nmi_ack_168,
      O => my_cpu_nmi_req_and0001
    );
  my_uart_TxDev_TBufE_not00011 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_uart_TxDev_TBufE_236,
      I1 => my_uart_TxDev_TRegEEdge_214,
      I2 => my_uart_Load_240,
      O => my_uart_TxDev_TBufE_not0001
    );
  my_uart_RxDev_tmpRxVal_not00011 : LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => my_uart_Read_242,
      I1 => my_uart_RxDev_RxValid_225,
      I2 => my_uart_RxDev_tmpRxVal_230,
      O => my_uart_RxDev_tmpRxVal_not0001
    );
  my_keyboard_my_ps2_keyboard_interface_enable_timer_5usec_inv1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_98,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_91,
      O => my_keyboard_my_ps2_keyboard_interface_enable_timer_5usec_inv
    );
  my_cpu_nmi_req_and00001 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => joy_up_IBUF_20,
      I1 => my_cpu_nmi_ack_168,
      O => my_cpu_nmi_req_and0000
    );
  my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_90,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd9_96,
      O => my_keyboard_my_ps2_keyboard_interface_enable_timer_60usec_inv
    );
  make_secd_my_secd_system_my_datapath_ram_write_or00001 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(4),
      I1 => make_secd_my_secd_system_my_clock_gen_phi_write_56,
      I2 => make_secd_my_secd_system_my_datapath_N941,
      I3 => make_secd_my_secd_system_write_sel(2),
      O => make_secd_my_secd_system_my_datapath_ram_write_or0000
    );
  make_secd_my_secd_system_my_datapath_ram_read_or00001 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(4),
      I1 => make_secd_my_secd_system_my_clock_gen_phi_write_56,
      I2 => make_secd_my_secd_system_my_datapath_N951,
      I3 => make_secd_my_secd_system_write_sel(2),
      O => make_secd_my_secd_system_my_datapath_ram_read_or0000
    );
  my_keyboard_my_ps2_keyboard_interface_Result_4_12 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(4),
      I1 => my_keyboard_my_ps2_keyboard_interface_Result_4_1_bdd0,
      O => my_keyboard_my_ps2_keyboard_interface_Result_4_1
    );
  Result_4_2 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => baud_count(4),
      I1 => Result_4_bdd0,
      O => Result(4)
    );
  my_vdu_Mxor_vga_red_o_xor0000_Result1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => my_vdu_cursor_on_311,
      I1 => my_vdu_vga_shift(7),
      O => my_vdu_vga_red_o_xor0000
    );
  my_uart_TxDev_Result_3_11 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_uart_TxDev_TxClkCnt(0),
      I1 => my_uart_TxDev_TxClkCnt(2),
      I2 => my_uart_TxDev_TxClkCnt(1),
      O => my_uart_TxDev_Result_3_bdd0
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd1_In11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_state_FFd3_58,
      I1 => make_secd_my_secd_system_my_clock_gen_state_FFd2_59,
      I2 => make_secd_my_secd_system_my_clock_gen_state_FFd1_60,
      O => make_secd_my_secd_system_my_clock_gen_state_cmp_eq0003
    );
  my_vdu_col_addr_mux0001_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_h_count(9),
      I2 => my_vdu_reg_hcursor(6),
      O => my_vdu_col_addr_mux0001(6)
    );
  my_vdu_col_addr_mux0001_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_h_count(8),
      I2 => my_vdu_reg_hcursor(5),
      O => my_vdu_col_addr_mux0001(5)
    );
  my_vdu_col_addr_mux0001_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_h_count(7),
      I2 => my_vdu_reg_hcursor(4),
      O => my_vdu_col_addr_mux0001(4)
    );
  my_vdu_col_addr_mux0001_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_h_count(6),
      I2 => my_vdu_reg_hcursor(3),
      O => my_vdu_col_addr_mux0001(3)
    );
  my_vdu_col_addr_mux0001_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_h_count(5),
      I2 => my_vdu_reg_hcursor(2),
      O => my_vdu_col_addr_mux0001(2)
    );
  my_vdu_col_addr_mux0001_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_h_count(4),
      I2 => my_vdu_reg_hcursor(1),
      O => my_vdu_col_addr_mux0001(1)
    );
  my_vdu_col_addr_mux0001_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_h_count(3),
      I2 => my_vdu_reg_hcursor(0),
      O => my_vdu_col_addr_mux0001(0)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_8_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_keyboard_kbd_write_ack,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(9),
      I2 => my_keyboard_kbd_tx_data(7),
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(8)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_7_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_keyboard_kbd_write_ack,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(8),
      I2 => my_keyboard_kbd_tx_data(6),
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(7)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_6_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_keyboard_kbd_write_ack,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(7),
      I2 => my_keyboard_kbd_tx_data(5),
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(6)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_5_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_keyboard_kbd_write_ack,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(6),
      I2 => my_keyboard_kbd_tx_data(4),
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(5)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_keyboard_kbd_write_ack,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(5),
      I2 => my_keyboard_kbd_tx_data(3),
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(4)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_keyboard_kbd_write_ack,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(4),
      I2 => my_keyboard_kbd_tx_data(2),
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(3)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_keyboard_kbd_write_ack,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(3),
      I2 => my_keyboard_kbd_tx_data(1),
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(2)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_keyboard_kbd_write_ack,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(2),
      I2 => my_keyboard_kbd_tx_data(0),
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(1)
    );
  my_uart_TxDev_Result_4_1 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => my_uart_TxDev_TxClkCnt(4),
      I1 => my_uart_TxDev_Result_3_bdd0,
      I2 => my_uart_TxDev_TxClkCnt(3),
      O => my_uart_TxDev_Result(4)
    );
  my_keyboard_my_ps2_keyboard_interface_Result_5_11 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(5),
      I1 => my_keyboard_my_ps2_keyboard_interface_Result_4_1_bdd0,
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(4),
      O => my_keyboard_my_ps2_keyboard_interface_Result_5_1
    );
  Result_5_1 : LUT3
    generic map(
      INIT => X"9A"
    )
    port map (
      I0 => baud_count(5),
      I1 => Result_4_bdd0,
      I2 => baud_count(4),
      O => Result(5)
    );
  my_uart_TxDev_DataCnt_mux0001_0_11 : LUT4
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => my_uart_TxDev_DataCnt(3),
      I1 => my_uart_TxDev_DataCnt_mux0001_0_bdd0,
      I2 => my_uart_TxDev_TxState_FFd3_217,
      I3 => my_uart_TxDev_TxState_FFd2_218,
      O => my_uart_TxDev_DataCnt_mux0001(0)
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_In1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_tx_shifting_done,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd4_93,
      I2 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_85,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_In
    );
  my_keyboard_my_ps2_keyboard_interface_Result_4_111 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(2),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(1),
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(0),
      I3 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(3),
      O => my_keyboard_my_ps2_keyboard_interface_Result_4_1_bdd0
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd1_In1 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_state_FFd1_60,
      I1 => my_secd_ram_state(7),
      I2 => my_secd_ram_state(0),
      I3 => make_secd_my_secd_system_my_clock_gen_state_cmp_eq0003,
      O => make_secd_my_secd_system_my_clock_gen_state_FFd1_In
    );
  Result_4_11 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => baud_count(2),
      I1 => baud_count(1),
      I2 => baud_count(0),
      I3 => baud_count(3),
      O => Result_4_bdd0
    );
  my_vdu_vga_red_o_mux00011 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => my_vdu_video_on_314,
      I1 => my_vdu_vga_red_o_xor0000,
      I2 => my_vdu_vga_fg_colour(0),
      I3 => my_vdu_vga_bg_colour(0),
      O => my_vdu_vga_red_o_mux0001
    );
  my_vdu_vga_green_o_mux00011 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => my_vdu_video_on_314,
      I1 => my_vdu_vga_red_o_xor0000,
      I2 => my_vdu_vga_fg_colour(1),
      I3 => my_vdu_vga_bg_colour(1),
      O => my_vdu_vga_green_o_mux0001
    );
  my_vdu_vga_blue_o_mux00011 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => my_vdu_video_on_314,
      I1 => my_vdu_vga_red_o_xor0000,
      I2 => my_vdu_vga_fg_colour(2),
      I3 => my_vdu_vga_bg_colour(2),
      O => my_vdu_vga_blue_o_mux0001
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_9_1 : LUT4
    generic map(
      INIT => X"9F90"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_Mxor_tx_parity_bit_xor0000_xo(4),
      I1 => my_keyboard_my_ps2_keyboard_interface_Mxor_tx_parity_bit_xor0000_xo(5),
      I2 => my_keyboard_kbd_write_ack,
      I3 => my_keyboard_my_ps2_keyboard_interface_q(10),
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(9)
    );
  my_uart_TxDev_Result_5_1 : LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => my_uart_TxDev_TxClkCnt(5),
      I1 => my_uart_TxDev_Result_3_bdd0,
      I2 => my_uart_TxDev_TxClkCnt(4),
      I3 => my_uart_TxDev_TxClkCnt(3),
      O => my_uart_TxDev_Result(5)
    );
  my_keyboard_my_ps2_keyboard_interface_Mxor_tx_parity_bit_xor0000_xo_5_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => my_keyboard_kbd_tx_data(4),
      I1 => my_keyboard_kbd_tx_data(5),
      I2 => my_keyboard_kbd_tx_data(6),
      I3 => my_keyboard_kbd_tx_data(7),
      O => my_keyboard_my_ps2_keyboard_interface_Mxor_tx_parity_bit_xor0000_xo(5)
    );
  my_keyboard_my_ps2_keyboard_interface_Mxor_tx_parity_bit_xor0000_xo_4_1 : LUT4
    generic map(
      INIT => X"6996"
    )
    port map (
      I0 => my_keyboard_kbd_tx_data(0),
      I1 => my_keyboard_kbd_tx_data(1),
      I2 => my_keyboard_kbd_tx_data(2),
      I3 => my_keyboard_kbd_tx_data(3),
      O => my_keyboard_my_ps2_keyboard_interface_Mxor_tx_parity_bit_xor0000_xo(4)
    );
  my_uart_TxDev_TxDbit_mux0001_SW0 : LUT4
    generic map(
      INIT => X"FBBB"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd1_211,
      I1 => my_uart_TxDev_TxState_FFd3_217,
      I2 => my_uart_TxDev_TxState_FFd2_218,
      I3 => my_uart_TxDev_TReg(0),
      O => N656
    );
  my_uart_TxDev_TxDbit_mux0001_SW1 : LUT4
    generic map(
      INIT => X"9D15"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd3_217,
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_TxDev_TxState_FFd1_211,
      I3 => my_uart_TxDev_TReg(0),
      O => N657
    );
  my_uart_TxDev_TxDbit_mux0001 : LUT4
    generic map(
      INIT => X"F960"
    )
    port map (
      I0 => my_uart_CtrlReg(2),
      I1 => my_uart_TxDev_TxParity_215,
      I2 => N657,
      I3 => N656,
      O => my_uart_TxDev_TxDbit_mux0001_210
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z12 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_97,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_85,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_95,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd4_93,
      O => my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z_map6
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z17 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_88,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_91,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_98,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd13_94,
      O => my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z_map9
    );
  my_vdu_vga_shift_0_mux00031 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_attr_data_out(7),
      I2 => my_vdu_char_data_out(0),
      I3 => my_vdu_vga_shift_0_mux0000,
      O => my_vdu_vga_shift_0_mux0003
    );
  my_uart_RxDev_tmpRxVal_not0001111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_uart_RxDev_tmpRxVal_230,
      I1 => my_uart_RxDev_RxValid_225,
      O => my_uart_RxDev_tmpRxVal_and0001
    );
  my_uart_RxDev_DataOut_not00021 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_uart_RxDev_RxBdEdge_234,
      I1 => my_uart_RxDev_RxValid_cmp_eq0000,
      O => my_uart_RxDev_DataOut_not0002
    );
  my_keyboard_my_ps2_keyboard_interface_bit_count_or00011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_87,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_88,
      O => my_keyboard_my_ps2_keyboard_interface_bit_count_or0001
    );
  my_uart_RxDev_RxStart_not00011 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_uart_RxDev_RxStart_231,
      I1 => my_uart_RxDev_RxDatEdge_223,
      I2 => my_uart_RxDev_N3,
      O => my_uart_RxDev_RxStart_not0001
    );
  my_uart_Reset1 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_uart_CtrlReg(1),
      I1 => my_uart_CtrlReg(0),
      I2 => reset,
      O => my_uart_Reset
    );
  my_keyboard_kbd_write_ack1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_keyboard_kbd_write_109,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_90,
      O => my_keyboard_kbd_write_ack
    );
  my_vdu_ack_write_not00011 : LUT3
    generic map(
      INIT => X"60"
    )
    port map (
      I0 => my_vdu_ack_write_328,
      I1 => my_vdu_req_write_310,
      I2 => my_vdu_vga_bg_colour_not0002_inv,
      O => my_vdu_ack_write_not0001
    );
  my_uart_RxDev_RxValid_cmp_eq00001 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_uart_RxDev_RxState(2),
      I1 => my_uart_RxDev_RxState(3),
      I2 => my_uart_RxDev_RxState(1),
      I3 => my_uart_RxDev_RxState(0),
      O => my_uart_RxDev_RxValid_cmp_eq0000
    );
  my_uart_RxDev_RxDeb_and0000_SW0 : LUT4
    generic map(
      INIT => X"7FFE"
    )
    port map (
      I0 => my_uart_RxDev_RxDebDel3_222,
      I1 => my_uart_RxDev_RxDebDel2_221,
      I2 => my_uart_RxDev_RxDebDel1_220,
      I3 => my_uart_RxDev_RxDebDel0_219,
      O => N732
    );
  my_uart_RxDev_RxDeb_and0000 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_uart_RxDev_RxClkEdge_224,
      I1 => my_uart_Reset,
      I2 => N732,
      O => my_uart_RxDev_RxDeb_and0000_232
    );
  my_uart_TxDev_DataCnt_mux0001_0_31 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_uart_TxDev_DataCnt(2),
      I1 => my_uart_TxDev_DataCnt(1),
      I2 => my_uart_TxDev_DataCnt(0),
      O => my_uart_TxDev_DataCnt_mux0001_0_bdd0
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_In1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_91,
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done,
      I2 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_In
    );
  my_uart_RxDev_ShtReg_mux0001_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_uart_RxDev_N2,
      I1 => fpga_rxd_IBUF_6,
      I2 => my_uart_RxDev_ShtReg(7),
      I3 => my_uart_RxDev_N7,
      O => my_uart_RxDev_ShtReg_mux0001(7)
    );
  my_uart_RxDev_ShtReg_mux0001_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_uart_RxDev_N2,
      I1 => my_uart_RxDev_ShtReg(7),
      I2 => my_uart_RxDev_ShtReg(6),
      I3 => my_uart_RxDev_N7,
      O => my_uart_RxDev_ShtReg_mux0001(6)
    );
  my_uart_RxDev_ShtReg_mux0001_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_uart_RxDev_N2,
      I1 => my_uart_RxDev_ShtReg(6),
      I2 => my_uart_RxDev_ShtReg(5),
      I3 => my_uart_RxDev_N7,
      O => my_uart_RxDev_ShtReg_mux0001(5)
    );
  my_uart_RxDev_ShtReg_mux0001_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_uart_RxDev_N2,
      I1 => my_uart_RxDev_ShtReg(5),
      I2 => my_uart_RxDev_ShtReg(4),
      I3 => my_uart_RxDev_N7,
      O => my_uart_RxDev_ShtReg_mux0001(4)
    );
  my_uart_RxDev_ShtReg_mux0001_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_uart_RxDev_N2,
      I1 => my_uart_RxDev_ShtReg(4),
      I2 => my_uart_RxDev_ShtReg(3),
      I3 => my_uart_RxDev_N7,
      O => my_uart_RxDev_ShtReg_mux0001(3)
    );
  my_uart_RxDev_ShtReg_mux0001_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_uart_RxDev_N2,
      I1 => my_uart_RxDev_ShtReg(3),
      I2 => my_uart_RxDev_ShtReg(2),
      I3 => my_uart_RxDev_N7,
      O => my_uart_RxDev_ShtReg_mux0001(2)
    );
  my_uart_RxDev_ShtReg_mux0001_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_uart_RxDev_N2,
      I1 => my_uart_RxDev_ShtReg(2),
      I2 => my_uart_RxDev_ShtReg(1),
      I3 => my_uart_RxDev_N7,
      O => my_uart_RxDev_ShtReg_mux0001(1)
    );
  my_uart_RxDev_ShtReg_mux0001_0_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_uart_RxDev_N2,
      I1 => my_uart_RxDev_ShtReg(1),
      I2 => my_uart_RxDev_ShtReg(0),
      I3 => my_uart_RxDev_N7,
      O => my_uart_RxDev_ShtReg_mux0001(0)
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_In1 : LUT4
    generic map(
      INIT => X"EE4C"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_91,
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_95,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_In
    );
  my_uart_RxDev_ShtReg_mux0001_0_3_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_uart_RxDev_RxState(1),
      I1 => my_uart_CtrlReg(4),
      O => N745
    );
  my_uart_RxDev_ShtReg_mux0001_0_3 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_uart_RxDev_RxState(3),
      I1 => my_uart_RxDev_RxState(0),
      I2 => my_uart_RxDev_RxState(2),
      I3 => N745,
      O => my_uart_RxDev_N7
    );
  my_uart_RxDev_ShtReg_mux0001_0_2 : LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      I0 => N745,
      I1 => my_uart_RxDev_RxState(0),
      I2 => my_uart_RxDev_RxState(2),
      I3 => my_uart_RxDev_RxState(3),
      O => my_uart_RxDev_N2
    );
  baudclk_mux0002_SW0 : LUT4
    generic map(
      INIT => X"AB2A"
    )
    port map (
      I0 => baudclk_25,
      I1 => baud_count(4),
      I2 => baud_count(0),
      I3 => baud_count(2),
      O => N753
    );
  my_uart_TxDev_TxState_FFd1_In1_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_TxDev_DataCnt_mux0001_0_bdd0,
      I2 => my_uart_TxDev_DataCnt(3),
      O => N755
    );
  my_uart_TxDev_TxState_FFd1_In1 : LUT4
    generic map(
      INIT => X"5010"
    )
    port map (
      I0 => N755,
      I1 => my_uart_CtrlReg(4),
      I2 => my_uart_TxDev_TxState_FFd3_217,
      I3 => my_uart_CtrlReg(3),
      O => my_uart_TxDev_TxState_FFd1_In
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In18 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In_map4,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd10_92,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In
    );
  my_uart_TxDev_TxState_FFd3_In_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_uart_TxDev_DataCnt(3),
      I1 => my_uart_TxDev_DataCnt(2),
      I2 => my_uart_TxDev_DataCnt(1),
      I3 => my_uart_TxDev_DataCnt(0),
      O => my_uart_TxDev_TxState_FFd2_In_map2
    );
  my_uart_TxDev_TxState_FFd3_In : LUT4
    generic map(
      INIT => X"AB23"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd3_217,
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_TxDev_TBufE_236,
      I3 => my_uart_TxDev_TxState_FFd2_In_map2,
      O => my_uart_TxDev_TxState_FFd3_In_216
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z12 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd10_92,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_90,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_87,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86,
      O => my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z_map6
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z17 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd5_91,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_88,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_95,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd4_93,
      O => my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z_map9
    );
  baud_count_cmp_eq000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => baud_count(1),
      I1 => baud_count(3),
      I2 => baud_count(5),
      O => baudclk_and0000
    );
  my_vdu_v_count_and000021 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => my_vdu_v_count(0),
      I1 => my_vdu_v_count(6),
      I2 => my_vdu_v_count(3),
      I3 => my_vdu_v_count(2),
      O => my_vdu_N26
    );
  baud_count_cmp_eq00001 : LUT4
    generic map(
      INIT => X"2000"
    )
    port map (
      I0 => baud_count(4),
      I1 => baud_count(2),
      I2 => baud_count(0),
      I3 => baudclk_and0000,
      O => baud_count_cmp_eq0000
    );
  my_uart_TxDev_TxBdEdge_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_uart_TxDev_TxBdDel_209,
      I1 => my_uart_TxDev_TxBdClk,
      O => my_uart_TxDev_TxBdEdge_and0000
    );
  my_uart_RxDev_RxBdEdge_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_uart_RxDev_RxBdDel_226,
      I1 => my_uart_RxDev_RxBdClk,
      O => my_uart_RxDev_RxBdEdge_and0000
    );
  my_keyboard_my_ps2_keyboard_interface_tx_shifting_done_cmp_eq00001 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_bit_count(0),
      I1 => my_keyboard_my_ps2_keyboard_interface_bit_count(3),
      I2 => my_keyboard_my_ps2_keyboard_interface_bit_count(2),
      I3 => my_keyboard_my_ps2_keyboard_interface_bit_count(1),
      O => my_keyboard_my_ps2_keyboard_interface_tx_shifting_done
    );
  my_uart_RxDev_Mcount_RxClkCnt_xor_2_11 : LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      I0 => my_uart_RxDev_N01,
      I1 => my_uart_RxDev_RxClkCnt(2),
      I2 => my_uart_RxDev_RxClkCnt(0),
      I3 => my_uart_RxDev_RxClkCnt(1),
      O => my_uart_RxDev_Mcount_RxClkCnt6
    );
  my_vdu_vert_sync_and0000_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_vdu_v_count(2),
      I1 => my_vdu_v_count(0),
      I2 => my_vdu_v_count(3),
      O => N877
    );
  my_vdu_vert_sync_and0000 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_vdu_v_count(6),
      I1 => my_vdu_N25,
      I2 => N877,
      I3 => my_vdu_v_count(4),
      O => my_vdu_vert_sync_and0000_308
    );
  my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_cmp_eq0000_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(4),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(5),
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(1),
      O => N879
    );
  my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_cmp_eq0000 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(2),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(3),
      I2 => N879,
      I3 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(0),
      O => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_In_SW0 : LUT4
    generic map(
      INIT => X"31F5"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd4_93,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_98,
      I2 => my_keyboard_my_ps2_keyboard_interface_tx_shifting_done,
      I3 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done,
      O => N881
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_In : LUT3
    generic map(
      INIT => X"23"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_95,
      I1 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I2 => N881,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd7_In_111
    );
  my_uart_RxDev_RxState_mux0003_3_6 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => my_uart_RxDev_RxState(1),
      I1 => my_uart_RxDev_RxState(2),
      I2 => fpga_rxd_IBUF_6,
      O => my_uart_RxDev_RxState_mux0003_3_map3
    );
  my_uart_RxDev_RxState_mux0003_3_25 : LUT4
    generic map(
      INIT => X"3313"
    )
    port map (
      I0 => my_uart_RxDev_RxState(2),
      I1 => my_uart_RxDev_RxState(0),
      I2 => my_uart_RxDev_RxState(1),
      I3 => my_uart_CtrlReg(4),
      O => my_uart_RxDev_RxState_mux0003_3_map10
    );
  my_uart_RxDev_RxState_mux0003_3_33 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_uart_RxDev_RxState(0),
      I1 => my_uart_RxDev_RxState(1),
      I2 => my_uart_CtrlReg(3),
      I3 => my_uart_RxDev_RxState(2),
      O => my_uart_RxDev_RxState_mux0003_3_map14
    );
  my_uart_RxDev_RxState_mux0003_3_63 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => my_uart_RxDev_RxState(3),
      I1 => my_uart_RxDev_RxState_mux0003_3_map10,
      I2 => my_uart_RxDev_RxState_mux0003_3_map14,
      I3 => my_uart_RxDev_RxState_mux0003_3_map3,
      O => my_uart_RxDev_RxState_mux0003(3)
    );
  my_vdu_video_on_h_mux00028 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_vdu_h_count(8),
      I1 => my_vdu_h_count(4),
      I2 => my_vdu_h_count(3),
      I3 => my_vdu_h_count(7),
      O => my_vdu_video_on_h_mux0002_map4
    );
  my_vdu_video_on_h_mux000217 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => my_vdu_h_count(6),
      I1 => my_vdu_h_count(5),
      I2 => my_vdu_N110,
      O => my_vdu_video_on_h_mux0002_map9
    );
  my_vdu_video_on_h_mux000251 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_vdu_h_count(6),
      I1 => my_vdu_h_count(4),
      I2 => my_vdu_h_count(5),
      I3 => my_vdu_h_count(3),
      O => my_vdu_video_on_h_mux0002_map19
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_9_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(9),
      I3 => make_secd_my_secd_system_my_datapath_y2(9),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_9_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_9_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(9),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_9_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_9_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_9_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(9),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_9_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(9)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_8_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(8),
      I3 => make_secd_my_secd_system_my_datapath_y2(8),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_8_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_8_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(8),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_8_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_8_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_8_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(8),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_8_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(8)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_7_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(7),
      I3 => make_secd_my_secd_system_my_datapath_y2(7),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_7_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_7_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(7),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_7_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_7_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_7_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(7),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_7_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(7)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_6_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(6),
      I3 => make_secd_my_secd_system_my_datapath_y2(6),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_6_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_6_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(6),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_6_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_6_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_6_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(6),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_6_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(6)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_5_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(5),
      I3 => make_secd_my_secd_system_my_datapath_y2(5),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_5_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_5_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(5),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_5_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_5_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_5_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(5),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_5_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(5)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_4_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(4),
      I3 => make_secd_my_secd_system_my_datapath_y2(4),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_4_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_4_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(4),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_4_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_4_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_4_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(4),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_4_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(4)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_3_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(3),
      I3 => make_secd_my_secd_system_my_datapath_y2(3),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_3_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_3_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(3),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_3_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_3_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_3_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(3),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_3_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(3)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_2_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(2),
      I3 => make_secd_my_secd_system_my_datapath_y2(2),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_2_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_2_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(2),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_2_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_2_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_2_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(2),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_2_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(2)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_1_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(1),
      I3 => make_secd_my_secd_system_my_datapath_y2(1),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_1_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_1_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(1),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_1_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_1_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_1_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(1),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_1_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(1)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_13_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(13),
      I3 => make_secd_my_secd_system_my_datapath_y2(13),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_13_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_13_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(13),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_13_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_13_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_13_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(13),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_13_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(13)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_12_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(12),
      I3 => make_secd_my_secd_system_my_datapath_y2(12),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_12_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_12_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(12),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_12_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_12_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_12_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(12),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_12_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(12)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_11_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(11),
      I3 => make_secd_my_secd_system_my_datapath_y2(11),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_11_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_11_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(11),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_11_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_11_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_11_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(11),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_11_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(11)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_10_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(10),
      I3 => make_secd_my_secd_system_my_datapath_y2(10),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_10_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_10_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(10),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_10_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_10_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_10_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(10),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_10_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(10)
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_0_12 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(0),
      I3 => make_secd_my_secd_system_my_datapath_y2(0),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_0_map4
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_0_15 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_parent_and0001,
      I1 => make_secd_my_secd_system_my_datapath_parent(0),
      O => make_secd_my_secd_system_my_datapath_parent_mux0000_0_map6
    );
  make_secd_my_secd_system_my_datapath_parent_mux0000_0_40 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_parent_mux0000_0_map4,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(0),
      I3 => make_secd_my_secd_system_my_datapath_parent_mux0000_0_map6,
      O => make_secd_my_secd_system_my_datapath_parent_mux0000(0)
    );
  make_secd_my_secd_system_my_datapath_buf2_30_mux00005 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(30),
      O => make_secd_my_secd_system_my_datapath_buf2_30_mux0000_map2
    );
  make_secd_my_secd_system_my_datapath_buf2_30_mux000012 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(30),
      I1 => make_secd_my_secd_system_alu_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => make_secd_my_secd_system_my_datapath_buf2_30_mux0000_map6
    );
  make_secd_my_secd_system_my_datapath_buf2_30_mux000035 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_datapath_buf2_30_mux0000_map2,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(30),
      I3 => make_secd_my_secd_system_my_datapath_buf2_30_mux0000_map6,
      O => make_secd_my_secd_system_my_datapath_buf2_30_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_0_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(0),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(0),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_0_mux0000_map2
    );
  my_vdu_h_count_cmp_eq0000_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_vdu_h_count(6),
      I1 => my_vdu_h_count(4),
      I2 => my_vdu_h_count(3),
      I3 => my_vdu_h_count(5),
      O => N1461
    );
  my_vdu_h_count_cmp_eq0000 : LUT4
    generic map(
      INIT => X"0020"
    )
    port map (
      I0 => my_vdu_h_count(8),
      I1 => my_vdu_h_count(7),
      I2 => my_vdu_N110,
      I3 => N1461,
      O => my_vdu_h_count_cmp_eq0000_313
    );
  my_vdu_cursor_on_v_cmp_eq0000_inv26 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => my_vdu_v_count(5),
      I1 => my_vdu_reg_vcursor(1),
      I2 => my_vdu_v_count(4),
      I3 => my_vdu_reg_vcursor(0),
      O => my_vdu_cursor_on_v_cmp_eq0000_inv_map10
    );
  my_vdu_cursor_on_v_cmp_eq0000_inv76 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => my_vdu_v_count(7),
      I1 => my_vdu_reg_vcursor(3),
      I2 => my_vdu_v_count(6),
      I3 => my_vdu_reg_vcursor(2),
      O => my_vdu_cursor_on_v_cmp_eq0000_inv_map27
    );
  my_vdu_cursor_on_h_cmp_eq0000_inv26 : LUT4
    generic map(
      INIT => X"7BDE"
    )
    port map (
      I0 => my_vdu_reg_hcursor(4),
      I1 => my_vdu_reg_hcursor(5),
      I2 => my_vdu_h_count(7),
      I3 => my_vdu_h_count(8),
      O => my_vdu_cursor_on_h_cmp_eq0000_inv_map10
    );
  my_vdu_cursor_on_h_cmp_eq0000_inv53 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => my_vdu_h_count(6),
      I1 => my_vdu_reg_hcursor(3),
      I2 => my_vdu_h_count(5),
      I3 => my_vdu_reg_hcursor(2),
      O => my_vdu_cursor_on_h_cmp_eq0000_inv_map21
    );
  my_vdu_cursor_on_h_cmp_eq0000_inv93 : LUT4
    generic map(
      INIT => X"6FF6"
    )
    port map (
      I0 => my_vdu_h_count(4),
      I1 => my_vdu_reg_hcursor(1),
      I2 => my_vdu_h_count(3),
      I3 => my_vdu_reg_hcursor(0),
      O => my_vdu_cursor_on_h_cmp_eq0000_inv_map33
    );
  my_vdu_cursor_on_h_cmp_eq0000_inv102 : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => my_vdu_h_count(9),
      I1 => my_vdu_reg_hcursor(6),
      O => my_vdu_cursor_on_h_cmp_eq0000_inv_map38
    );
  my_vdu_cursor_on_h_cmp_eq0000_inv119 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_vdu_cursor_on_h_cmp_eq0000_inv_map38,
      I1 => my_vdu_cursor_on_h_cmp_eq0000_inv_map33,
      I2 => my_vdu_cursor_on_h_cmp_eq0000_inv_map21,
      I3 => my_vdu_cursor_on_h_cmp_eq0000_inv_map10,
      O => my_vdu_cursor_on_h_cmp_eq0000_inv
    );
  my_vdu_v_count_cmp_eq00002 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_vdu_h_count(7),
      I1 => my_vdu_h_count(8),
      I2 => my_vdu_h_count(5),
      I3 => my_vdu_horiz_sync_and0000,
      O => my_vdu_v_count_cmp_eq0000
    );
  my_keyboard_my_ps2_keyboard_interface_caps_key_on_and00002 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => N11,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(4),
      I2 => my_keyboard_my_ps2_keyboard_interface_hold_released_84,
      I3 => N5,
      O => my_keyboard_my_ps2_keyboard_interface_caps_key_on_and0000
    );
  my_vdu_v_count_and000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_vdu_v_count(7),
      I1 => my_vdu_v_count(8),
      I2 => my_vdu_v_count(5),
      O => my_vdu_N25
    );
  my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_cmp_eq000011 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_q(5),
      I1 => my_keyboard_my_ps2_keyboard_interface_q(8),
      I2 => my_keyboard_my_ps2_keyboard_interface_q(6),
      O => N11
    );
  my_vdu_h_count_cmp_eq000011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_vdu_h_count(1),
      I1 => my_vdu_h_count(9),
      I2 => my_vdu_h_count(0),
      I3 => my_vdu_h_count(2),
      O => my_vdu_N110
    );
  my_vdu_video_on_v_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_vdu_v_count(1),
      I1 => my_vdu_N25,
      I2 => my_vdu_v_count(4),
      O => my_vdu_video_on_v_and0000
    );
  my_vdu_v_count_cmp_eq000011 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_vdu_h_count(3),
      I1 => my_vdu_h_count(6),
      I2 => my_vdu_h_count(4),
      I3 => my_vdu_N110,
      O => my_vdu_horiz_sync_and0000
    );
  my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_cmp_eq000021 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_q(7),
      I1 => my_keyboard_my_ps2_keyboard_interface_q(4),
      I2 => my_keyboard_my_ps2_keyboard_interface_q(1),
      I3 => N11,
      O => N43
    );
  my_vdu_Msub_row1_addr_addsub0000_cy_1_11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_vdu_row_addr(1),
      I1 => my_vdu_row_addr(0),
      O => my_vdu_Msub_row1_addr_addsub0000_cy(1)
    );
  my_uart_RxDev_Mcount_RxClkCnt_xor_3_111 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_uart_RxDev_N3,
      I1 => my_uart_RxDev_RxStart_231,
      O => my_uart_RxDev_N01
    );
  my_vdu_row1_addr_mux0001_0_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => my_vdu_row_addr(0),
      I1 => my_vdu_row1_addr_cmp_lt0000,
      O => my_vdu_row1_addr_mux0001(0)
    );
  my_vdu_row1_addr_mux0001_1_1 : LUT3
    generic map(
      INIT => X"A9"
    )
    port map (
      I0 => my_vdu_row_addr(1),
      I1 => my_vdu_row_addr(0),
      I2 => my_vdu_row1_addr_cmp_lt0000,
      O => my_vdu_row1_addr_mux0001(1)
    );
  my_uart_RxDev_Mcount_RxClkCnt_xor_4_111 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => my_uart_RxDev_RxState(0),
      I1 => my_uart_RxDev_RxState(3),
      I2 => my_uart_RxDev_RxState(2),
      I3 => my_uart_RxDev_RxState(1),
      O => my_uart_RxDev_N3
    );
  my_vdu_row1_addr_mux0001_4_1 : LUT4
    generic map(
      INIT => X"9AAA"
    )
    port map (
      I0 => my_vdu_row_addr(4),
      I1 => my_vdu_row1_addr_cmp_lt0000,
      I2 => my_vdu_Msub_row1_addr_addsub0000_cy(2),
      I3 => my_vdu_row_addr(3),
      O => my_vdu_row1_addr_mux0001(4)
    );
  my_vdu_row1_addr_mux0001_3_1 : LUT4
    generic map(
      INIT => X"A5A6"
    )
    port map (
      I0 => my_vdu_row_addr(3),
      I1 => my_vdu_row_addr(2),
      I2 => my_vdu_row1_addr_cmp_lt0000,
      I3 => my_vdu_Msub_row1_addr_addsub0000_cy(1),
      O => my_vdu_row1_addr_mux0001(3)
    );
  my_uart_RxDev_Mcount_RxClkCnt_xor_5_11 : LUT4
    generic map(
      INIT => X"6AC0"
    )
    port map (
      I0 => my_uart_RxDev_Mcount_RxClkCnt_cy(3),
      I1 => my_uart_RxDev_N01,
      I2 => my_uart_RxDev_RxClkCnt(5),
      I3 => my_uart_RxDev_RxClkCnt(4),
      O => my_uart_RxDev_Mcount_RxClkCnt15
    );
  my_vdu_row1_addr_cmp_lt00001_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_vdu_row_addr(4),
      I1 => my_vdu_row_addr(3),
      O => N1631
    );
  my_vdu_row1_addr_cmp_lt00001 : LUT4
    generic map(
      INIT => X"0515"
    )
    port map (
      I0 => my_vdu_row_addr(5),
      I1 => my_vdu_row_addr(2),
      I2 => N1631,
      I3 => my_vdu_Msub_row1_addr_addsub0000_cy(1),
      O => my_vdu_row1_addr_cmp_lt0000
    );
  my_uart_RxDev_Mcount_RxClkCnt_cy_4_11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_uart_RxDev_RxClkCnt(3),
      I1 => my_uart_RxDev_RxClkCnt(2),
      I2 => my_uart_RxDev_RxClkCnt(1),
      I3 => N1633,
      O => my_uart_RxDev_Mcount_RxClkCnt_cy(3)
    );
  my_keyboard_my_ps2_keyboard_interface_left_shift_key_mux0000_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_q(2),
      I1 => N43,
      I2 => my_keyboard_my_ps2_keyboard_interface_q(3),
      O => N1638
    );
  my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_mux0000_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_q(3),
      I1 => N43,
      I2 => my_keyboard_my_ps2_keyboard_interface_q(2),
      O => N1640
    );
  my_vdu_video_on_v_mux0002_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_vdu_v_count(2),
      I1 => my_vdu_v_count(0),
      I2 => my_vdu_v_count(3),
      I3 => my_vdu_v_count(6),
      O => N1642
    );
  my_vdu_video_on_v_mux0002 : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_vdu_N26,
      I1 => my_vdu_video_on_v_and0000,
      I2 => my_vdu_video_on_v_319,
      I3 => N1642,
      O => my_vdu_video_on_v_mux0002_320
    );
  make_secd_my_secd_system_my_control_unit_Mcount_sp_xor_1_11 : LUT3
    generic map(
      INIT => X"69"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(0),
      I1 => make_secd_my_secd_system_my_control_unit_push_stack_307,
      I2 => make_secd_my_secd_system_my_control_unit_sp(1),
      O => make_secd_my_secd_system_my_control_unit_Result(1)
    );
  make_secd_my_secd_system_my_control_unit_stack_6_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_6_8_251,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(8),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(8)
    );
  make_secd_my_secd_system_my_control_unit_stack_6_mux0000_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_6_7_250,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(7),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(7)
    );
  make_secd_my_secd_system_my_control_unit_stack_6_mux0000_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_6_6_249,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(6),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(6)
    );
  make_secd_my_secd_system_my_control_unit_stack_6_mux0000_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_6_5_248,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(5),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(5)
    );
  make_secd_my_secd_system_my_control_unit_stack_6_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_6_4_247,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(4),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(4)
    );
  make_secd_my_secd_system_my_control_unit_stack_6_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_6_3_246,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(3),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(3)
    );
  make_secd_my_secd_system_my_control_unit_stack_6_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_6_2_245,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(2),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(2)
    );
  make_secd_my_secd_system_my_control_unit_stack_6_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_6_1_244,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(1),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(1)
    );
  make_secd_my_secd_system_my_control_unit_stack_6_mux0000_0_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_6_0_243,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(0),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_6_mux0000(0)
    );
  make_secd_my_secd_system_my_control_unit_stack_5_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_5_8_260,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(8),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(8)
    );
  make_secd_my_secd_system_my_control_unit_stack_5_mux0000_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_5_7_259,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(7),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(7)
    );
  make_secd_my_secd_system_my_control_unit_stack_5_mux0000_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_5_6_258,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(6),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(6)
    );
  make_secd_my_secd_system_my_control_unit_stack_5_mux0000_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_5_5_257,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(5),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(5)
    );
  make_secd_my_secd_system_my_control_unit_stack_5_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_5_4_256,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(4),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(4)
    );
  make_secd_my_secd_system_my_control_unit_stack_5_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_5_3_255,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(3),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(3)
    );
  make_secd_my_secd_system_my_control_unit_stack_5_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_5_2_254,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(2),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(2)
    );
  make_secd_my_secd_system_my_control_unit_stack_5_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_5_1_253,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(1),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(1)
    );
  make_secd_my_secd_system_my_control_unit_stack_5_mux0000_0_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_5_0_252,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(0),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_5_mux0000(0)
    );
  make_secd_my_secd_system_my_control_unit_stack_4_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_4_8_269,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(8),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(8)
    );
  make_secd_my_secd_system_my_control_unit_stack_4_mux0000_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_4_7_268,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(7),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(7)
    );
  make_secd_my_secd_system_my_control_unit_stack_4_mux0000_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_4_6_267,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(6),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(6)
    );
  make_secd_my_secd_system_my_control_unit_stack_4_mux0000_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_4_5_266,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(5),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(5)
    );
  make_secd_my_secd_system_my_control_unit_stack_4_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_4_4_265,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(4),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(4)
    );
  make_secd_my_secd_system_my_control_unit_stack_4_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_4_3_264,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(3),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(3)
    );
  make_secd_my_secd_system_my_control_unit_stack_4_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_4_2_263,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(2),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(2)
    );
  make_secd_my_secd_system_my_control_unit_stack_4_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_4_1_262,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(1),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(1)
    );
  make_secd_my_secd_system_my_control_unit_stack_4_mux0000_0_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_4_0_261,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(0),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_4_mux0000(0)
    );
  make_secd_my_secd_system_my_control_unit_stack_3_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_8_278,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(8),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(8)
    );
  make_secd_my_secd_system_my_control_unit_stack_3_mux0000_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_7_277,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(7),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(7)
    );
  make_secd_my_secd_system_my_control_unit_stack_3_mux0000_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_6_276,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(6),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(6)
    );
  make_secd_my_secd_system_my_control_unit_stack_3_mux0000_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_5_275,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(5),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(5)
    );
  make_secd_my_secd_system_my_control_unit_stack_3_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_4_274,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(4),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(4)
    );
  make_secd_my_secd_system_my_control_unit_stack_3_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_3_273,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(3),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(3)
    );
  make_secd_my_secd_system_my_control_unit_stack_3_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_2_272,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(2),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(2)
    );
  make_secd_my_secd_system_my_control_unit_stack_3_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_1_271,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(1),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(1)
    );
  make_secd_my_secd_system_my_control_unit_stack_3_mux0000_0_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_0_270,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(0),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_3_mux0000(0)
    );
  make_secd_my_secd_system_my_control_unit_stack_2_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_2_8_287,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(8),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(8)
    );
  make_secd_my_secd_system_my_control_unit_stack_2_mux0000_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_2_7_286,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(7),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(7)
    );
  make_secd_my_secd_system_my_control_unit_stack_2_mux0000_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_2_6_285,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(6),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(6)
    );
  make_secd_my_secd_system_my_control_unit_stack_2_mux0000_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_2_5_284,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(5),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(5)
    );
  make_secd_my_secd_system_my_control_unit_stack_2_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_2_4_283,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(4),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(4)
    );
  make_secd_my_secd_system_my_control_unit_stack_2_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_2_3_282,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(3),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(3)
    );
  make_secd_my_secd_system_my_control_unit_stack_2_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_2_2_281,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(2),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(2)
    );
  make_secd_my_secd_system_my_control_unit_stack_2_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_2_1_280,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(1),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(1)
    );
  make_secd_my_secd_system_my_control_unit_stack_2_mux0000_0_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_2_0_279,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(0),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_2_mux0000(0)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_8_296,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(8),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(8)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_mux0000_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_7_295,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(7),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(7)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_mux0000_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_6_294,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(6),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(6)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_mux0000_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_5_293,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(5),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(5)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_4_292,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(4),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(4)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_3_291,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(3),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(3)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_2_290,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(2),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(2)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_1_289,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(1),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(1)
    );
  make_secd_my_secd_system_my_control_unit_stack_1_mux0000_0_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_0_288,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(0),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_1_mux0000(0)
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_8_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_8_305,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(8),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(8)
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_7_304,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(7),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(7)
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_6_303,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(6),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(6)
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_5_302,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(5),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(5)
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_4_301,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(4),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(4)
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_3_300,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(3),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(3)
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_2_299,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(2),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(2)
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_1_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_1_298,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(1),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(1)
    );
  make_secd_my_secd_system_my_control_unit_stack_0_mux0000_0_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N11,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_0_297,
      I2 => make_secd_my_secd_system_my_control_unit_next_mpc(0),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_mux0013,
      O => make_secd_my_secd_system_my_control_unit_stack_0_mux0000(0)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_sp_xor_2_11 : LUT4
    generic map(
      INIT => X"78E1"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(0),
      I1 => make_secd_my_secd_system_my_control_unit_sp(1),
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      I3 => make_secd_my_secd_system_my_control_unit_push_stack_307,
      O => make_secd_my_secd_system_my_control_unit_Result(2)
    );
  my_keyboard_my_ps2_keyboard_interface_bit_count_or0000_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_85,
      I2 => reset,
      O => N1710
    );
  my_keyboard_my_ps2_keyboard_interface_bit_count_or0000 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N1710,
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86,
      I3 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      O => my_keyboard_my_ps2_keyboard_interface_bit_count_or0000_103
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_cmp_eq000018 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(0),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(2),
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(1),
      I3 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(3),
      O => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_cmp_eq0000_map9
    );
  my_secd_ram_read32_buf_7_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_state(1),
      O => my_secd_ram_read32_buf_7_and0000
    );
  my_secd_ram_read32_buf_20_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I1 => my_secd_ram_state(2),
      O => my_secd_ram_read32_buf_20_and0000
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_not0001_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(1),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(0),
      I3 => make_secd_my_secd_system_read_sel(3),
      O => N1740
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_not0001 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => N1740,
      I3 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_1_not0001_203
    );
  my_cpu_op_ctrl_0_1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_N2161,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N183,
      O => my_cpu_op_ctrl(0)
    );
  make_secd_my_secd_system_my_datapath_data_bus_31_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(31),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0002,
      I2 => make_secd_my_secd_system_my_datapath_buf1(31),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0001,
      O => make_secd_my_secd_system_my_datapath_data_bus_31_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_data_bus_31_mux000018 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N541,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(31),
      I3 => make_secd_my_secd_system_my_datapath_arg(31),
      O => make_secd_my_secd_system_my_datapath_data_bus_31_mux0000_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_30_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(30),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0002,
      I2 => make_secd_my_secd_system_my_datapath_buf1(30),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0001,
      O => make_secd_my_secd_system_my_datapath_data_bus_30_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_data_bus_30_mux000018 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N541,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(30),
      I3 => make_secd_my_secd_system_my_datapath_arg(30),
      O => make_secd_my_secd_system_my_datapath_data_bus_30_mux0000_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_29_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(29),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0002,
      I2 => make_secd_my_secd_system_my_datapath_buf1(29),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0001,
      O => make_secd_my_secd_system_my_datapath_data_bus_29_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_data_bus_29_mux000018 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N541,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(29),
      I3 => make_secd_my_secd_system_my_datapath_arg(29),
      O => make_secd_my_secd_system_my_datapath_data_bus_29_mux0000_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_28_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(28),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0002,
      I2 => make_secd_my_secd_system_my_datapath_buf1(28),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0001,
      O => make_secd_my_secd_system_my_datapath_data_bus_28_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_data_bus_28_mux000018 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N541,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(28),
      I3 => make_secd_my_secd_system_my_datapath_arg(28),
      O => make_secd_my_secd_system_my_datapath_data_bus_28_mux0000_map8
    );
  make_secd_my_secd_system_my_datapath_alu_out_1_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(1),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(1),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_1_mux0000_map2
    );
  make_secd_my_secd_system_my_datapath_alu_out_2_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(2),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(2),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_2_mux0000_map2
    );
  make_secd_my_secd_system_my_datapath_alu_out_3_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(3),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(3),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_3_mux0000_map2
    );
  make_secd_my_secd_system_my_datapath_alu_out_4_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(4),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(4),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_4_mux0000_map2
    );
  make_secd_my_secd_system_my_datapath_alu_out_5_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(5),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(5),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_5_mux0000_map2
    );
  my_cpu_next_state_mux0038_7_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_state_stack_0_7_147,
      O => my_cpu_next_state_mux0038(7)
    );
  make_secd_my_secd_system_my_datapath_alu_out_6_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(6),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(6),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_6_mux0000_map2
    );
  my_keyboard_my_ps2_keyboard_interface_hold_released_and00001 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => N44,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(5),
      I2 => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done,
      O => my_keyboard_my_ps2_keyboard_interface_hold_released_and0000
    );
  my_keyboard_my_ps2_keyboard_interface_hold_extended_and00001 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done,
      I1 => N44,
      I2 => my_keyboard_my_ps2_keyboard_interface_q(5),
      O => my_keyboard_my_ps2_keyboard_interface_hold_extended_and0000
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(9),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(9),
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(9),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(9),
      I3 => make_secd_my_secd_system_my_datapath_y2(9),
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(9),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(9),
      I3 => make_secd_my_secd_system_my_datapath_x2(9),
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(8),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(8),
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(8),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(8),
      I3 => make_secd_my_secd_system_my_datapath_y2(8),
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(8),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(8),
      I3 => make_secd_my_secd_system_my_datapath_x2(8),
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(7),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(7),
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(7),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(7),
      I3 => make_secd_my_secd_system_my_datapath_y2(7),
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(7),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(7),
      I3 => make_secd_my_secd_system_my_datapath_x2(7),
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(6),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(6),
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(6),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(6),
      I3 => make_secd_my_secd_system_my_datapath_y2(6),
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(6),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(6),
      I3 => make_secd_my_secd_system_my_datapath_x2(6),
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(5),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(5),
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(5),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(5),
      I3 => make_secd_my_secd_system_my_datapath_y2(5),
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(5),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(5),
      I3 => make_secd_my_secd_system_my_datapath_x2(5),
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(4),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(4),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(4),
      I3 => make_secd_my_secd_system_my_datapath_y2(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(4),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(4),
      I3 => make_secd_my_secd_system_my_datapath_x2(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(3),
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(3),
      I3 => make_secd_my_secd_system_my_datapath_y2(3),
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(3),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(3),
      I3 => make_secd_my_secd_system_my_datapath_x2(3),
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(2),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(2),
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(2),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(2),
      I3 => make_secd_my_secd_system_my_datapath_y2(2),
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(2),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(2),
      I3 => make_secd_my_secd_system_my_datapath_x2(2),
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(13),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(13),
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(13),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(13),
      I3 => make_secd_my_secd_system_my_datapath_y2(13),
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(13),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(13),
      I3 => make_secd_my_secd_system_my_datapath_x2(13),
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(12),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(12),
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(12),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(12),
      I3 => make_secd_my_secd_system_my_datapath_y2(12),
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(12),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(12),
      I3 => make_secd_my_secd_system_my_datapath_x2(12),
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(11),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(11),
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(11),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(11),
      I3 => make_secd_my_secd_system_my_datapath_y2(11),
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(11),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(11),
      I3 => make_secd_my_secd_system_my_datapath_x2(11),
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I1 => make_secd_my_secd_system_my_datapath_y1(10),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I3 => make_secd_my_secd_system_my_datapath_root(10),
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux00017 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(10),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map4
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux000125 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map8,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map4,
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux000159 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(10),
      I3 => make_secd_my_secd_system_my_datapath_y2(10),
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map20
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux0001146 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(10),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_N561,
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map42
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux0001166 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N661,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_s(10),
      I3 => make_secd_my_secd_system_my_datapath_x2(10),
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map48
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux0001184 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map42,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map48,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map38,
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map51
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_or0001,
      I1 => make_secd_my_secd_system_my_datapath_x2(1),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I3 => make_secd_my_secd_system_my_datapath_y1(1),
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux00019 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I1 => make_secd_my_secd_system_my_datapath_root(1),
      I2 => make_secd_my_secd_system_my_datapath_buf2(1),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0013,
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map5
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux000125 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003,
      I1 => make_secd_my_secd_system_my_datapath_arg(1),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map10,
      I3 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux00011111 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(1),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(1),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map30
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001129 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(1),
      I3 => make_secd_my_secd_system_my_datapath_y2(1),
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map36
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001222 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_alu_out(1),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map50,
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_or0001,
      I1 => make_secd_my_secd_system_my_datapath_x2(0),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010,
      I3 => make_secd_my_secd_system_my_datapath_y1(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map2
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux00019 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009,
      I1 => make_secd_my_secd_system_my_datapath_root(0),
      I2 => make_secd_my_secd_system_my_datapath_buf2(0),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0013,
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map5
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux000124 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(0),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(0),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map10
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux000132 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N981,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map10,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map2,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map5,
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux000175 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(0),
      I3 => make_secd_my_secd_system_my_datapath_mar(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map25
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001126 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => my_secd_ram_read32_buf(0),
      I3 => make_secd_my_secd_system_my_datapath_y2(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map33
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0000,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_my_datapath_buf1(0),
      I3 => make_secd_my_secd_system_my_datapath_x1(14),
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001176 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(0),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_s(0),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map50
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001180 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(4),
      I1 => make_secd_my_secd_system_read_sel(3),
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map53
    );
  make_secd_my_secd_system_my_datapath_alu_out_7_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(7),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(7),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_7_mux0000_map2
    );
  make_secd_my_secd_system_my_datapath_alu_out_8_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(8),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(8),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_8_mux0000_map2
    );
  my_vdu_vga_bg_colour_cmp_eq00001 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_vdu_h_count(2),
      I1 => my_vdu_h_count(1),
      I2 => my_vdu_h_count(0),
      O => my_vdu_vga_bg_colour_not0002_inv
    );
  make_secd_my_secd_system_my_datapath_alu_out_9_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(9),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(9),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_9_mux0000_map2
    );
  make_secd_my_secd_system_my_datapath_alu_out_10_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(10),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(10),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_10_mux0000_map2
    );
  make_secd_my_secd_system_my_datapath_alu_out_11_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(11),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(11),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_11_mux0000_map2
    );
  make_secd_my_secd_system_my_datapath_alu_out_12_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(12),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(12),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_12_mux0000_map2
    );
  my_cpu_next_state_mux0038_6_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_state_stack_0_6_146,
      O => my_cpu_next_state_mux0038(6)
    );
  my_cpu_next_state_mux0038_5_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_state_stack_0_5_145,
      O => my_cpu_next_state_mux0038(5)
    );
  make_secd_my_secd_system_my_control_unit_sp_not00011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_306,
      I1 => make_secd_my_secd_system_my_control_unit_push_stack_307,
      O => make_secd_my_secd_system_my_control_unit_sp_not0001
    );
  make_secd_my_secd_system_my_control_unit_stack_0_and00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(2),
      I1 => reset,
      I2 => make_secd_my_secd_system_my_control_unit_sp(1),
      I3 => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_stack_0_not0002_inv
    );
  make_secd_my_secd_system_my_datapath_y2_not0002_SW0 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(1),
      I1 => make_secd_my_secd_system_write_sel(0),
      I2 => make_secd_my_secd_system_write_sel(2),
      O => N4150
    );
  make_secd_my_secd_system_my_datapath_y2_not0002 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_N651,
      I2 => N4150,
      I3 => make_secd_my_secd_system_write_sel(4),
      O => make_secd_my_secd_system_my_datapath_y2_not0002_204
    );
  make_secd_my_secd_system_my_datapath_y1_not0002_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(2),
      I1 => make_secd_my_secd_system_write_sel(1),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => N4152
    );
  make_secd_my_secd_system_my_datapath_y1_not0002 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_N651,
      I2 => N4152,
      I3 => make_secd_my_secd_system_write_sel(4),
      O => make_secd_my_secd_system_my_datapath_y1_not0002_205
    );
  make_secd_my_secd_system_my_datapath_alu_out_13_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(13),
      I1 => make_secd_my_secd_system_my_datapath_N631,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(13),
      I3 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_13_mux0000_map2
    );
  my_cpu_next_state_2_41 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_ea(4),
      I1 => my_cpu_ea(5),
      O => my_cpu_N1171
    );
  my_cpu_next_state_4_411 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_ea(3),
      I1 => my_cpu_ea(2),
      I2 => my_cpu_ea(1),
      O => my_cpu_N1801
    );
  my_cpu_pre_code_or00001 : LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_N3021,
      I3 => my_cpu_N266,
      O => my_cpu_pre_code_or0000
    );
  make_secd_my_secd_system_my_datapath_data_bus_27_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(27),
      I3 => make_secd_my_secd_system_my_datapath_arg(27),
      O => make_secd_my_secd_system_my_datapath_data_bus_27_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_26_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(26),
      I3 => make_secd_my_secd_system_my_datapath_arg(26),
      O => make_secd_my_secd_system_my_datapath_data_bus_26_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_25_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(25),
      I3 => make_secd_my_secd_system_my_datapath_arg(25),
      O => make_secd_my_secd_system_my_datapath_data_bus_25_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_24_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(24),
      I3 => make_secd_my_secd_system_my_datapath_arg(24),
      O => make_secd_my_secd_system_my_datapath_data_bus_24_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_23_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(23),
      I3 => make_secd_my_secd_system_my_datapath_arg(23),
      O => make_secd_my_secd_system_my_datapath_data_bus_23_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_22_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(22),
      I3 => make_secd_my_secd_system_my_datapath_arg(22),
      O => make_secd_my_secd_system_my_datapath_data_bus_22_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_21_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(21),
      I3 => make_secd_my_secd_system_my_datapath_arg(21),
      O => make_secd_my_secd_system_my_datapath_data_bus_21_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_20_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(20),
      I3 => make_secd_my_secd_system_my_datapath_arg(20),
      O => make_secd_my_secd_system_my_datapath_data_bus_20_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_19_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(19),
      I3 => make_secd_my_secd_system_my_datapath_arg(19),
      O => make_secd_my_secd_system_my_datapath_data_bus_19_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_18_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(18),
      I3 => make_secd_my_secd_system_my_datapath_arg(18),
      O => make_secd_my_secd_system_my_datapath_data_bus_18_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_17_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(17),
      I3 => make_secd_my_secd_system_my_datapath_arg(17),
      O => make_secd_my_secd_system_my_datapath_data_bus_17_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_16_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(16),
      I3 => make_secd_my_secd_system_my_datapath_arg(16),
      O => make_secd_my_secd_system_my_datapath_data_bus_16_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_15_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(15),
      I3 => make_secd_my_secd_system_my_datapath_arg(15),
      O => make_secd_my_secd_system_my_datapath_data_bus_15_mux0001_map11
    );
  make_secd_my_secd_system_my_datapath_data_bus_14_mux000133 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N881,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => my_secd_ram_read32_buf(14),
      I3 => make_secd_my_secd_system_my_datapath_arg(14),
      O => make_secd_my_secd_system_my_datapath_data_bus_14_mux0001_map11
    );
  my_cpu_md_1_3 : LUT4
    generic map(
      INIT => X"AD8D"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_state_stack_0_0_140,
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(4),
      O => my_cpu_md_1_1
    );
  my_cpu_next_state_mux0038_4_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_state_stack_0_4_144,
      I1 => my_cpu_md(4),
      O => my_cpu_next_state_mux0038(4)
    );
  my_cpu_next_state_mux0038_3_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_state_stack_0_3_143,
      O => my_cpu_next_state_mux0038(3)
    );
  my_cpu_next_state_mux0038_0_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_state_stack_0_0_140,
      I1 => my_cpu_md(4),
      O => my_cpu_next_state_mux0038(0)
    );
  my_cpu_next_state_mux0038_2_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_state_stack_0_2_142,
      O => my_cpu_next_state_mux0038(2)
    );
  my_cpu_next_state_mux0046_7_1 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(1),
      O => my_cpu_next_state_mux0046(7)
    );
  my_keyboard_my_ps2_keyboard_interface_right_shift_key_cmp_eq000011 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_q(7),
      I1 => my_keyboard_my_ps2_keyboard_interface_q(2),
      I2 => my_keyboard_my_ps2_keyboard_interface_q(3),
      O => N51
    );
  my_keyboard_my_ps2_keyboard_interface_caps_key_on_and000011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => N51,
      I1 => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done,
      I2 => my_keyboard_my_ps2_keyboard_interface_q(1),
      O => N5
    );
  my_keyboard_my_ps2_keyboard_interface_rx_shifting_done_cmp_eq00001 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_bit_count(3),
      I1 => my_keyboard_my_ps2_keyboard_interface_bit_count(0),
      I2 => my_keyboard_my_ps2_keyboard_interface_bit_count(2),
      I3 => my_keyboard_my_ps2_keyboard_interface_bit_count(1),
      O => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done
    );
  my_keyboard_my_ps2_keyboard_interface_extended_and000011 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => N5,
      I1 => my_keyboard_my_ps2_keyboard_interface_q(6),
      I2 => my_keyboard_my_ps2_keyboard_interface_q(4),
      I3 => my_keyboard_my_ps2_keyboard_interface_q(8),
      O => N44
    );
  make_secd_my_secd_system_stop_clock_gen_or00001 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => make_secd_my_secd_system_stop_instruction_latched_55,
      I1 => secd_stop_31,
      O => make_secd_my_secd_system_stop_clock_gen
    );
  make_secd_my_secd_system_my_datapath_buf2_10_not000121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      O => make_secd_my_secd_system_my_datapath_alu_out_19_not0001
    );
  make_secd_my_secd_system_my_datapath_x1_not00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(2),
      I1 => make_secd_my_secd_system_my_datapath_N651,
      I2 => make_secd_my_secd_system_write_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_N931,
      O => make_secd_my_secd_system_my_datapath_x1_not0002
    );
  make_secd_my_secd_system_my_datapath_ram_out_not00011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(2),
      I1 => make_secd_my_secd_system_my_datapath_N941,
      I2 => make_secd_my_secd_system_write_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_N651,
      O => make_secd_my_secd_system_my_datapath_ram_out_not0001
    );
  make_secd_my_secd_system_my_datapath_mar_not00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(2),
      I1 => make_secd_my_secd_system_my_datapath_N951,
      I2 => make_secd_my_secd_system_write_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_N651,
      O => make_secd_my_secd_system_my_datapath_mar_not0002
    );
  make_secd_my_secd_system_my_datapath_car_not00021 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N651,
      I1 => make_secd_my_secd_system_write_sel(2),
      I2 => make_secd_my_secd_system_write_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_N941,
      O => make_secd_my_secd_system_my_datapath_car_not0002
    );
  make_secd_my_secd_system_my_datapath_buf2_10_not000111 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_write_sel(2),
      I2 => make_secd_my_secd_system_write_sel(4),
      I3 => make_secd_my_secd_system_my_clock_gen_phi_write_56,
      O => make_secd_my_secd_system_my_datapath_N601
    );
  my_cpu_next_state_3_41 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_ea(6),
      I1 => my_cpu_ea(7),
      O => my_cpu_N1031
    );
  my_cpu_ea_ctrl_cmp_eq00221 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_N223,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N263,
      O => my_cpu_ea_ctrl_cmp_eq0022
    );
  my_cpu_st_ctrl_or00092 : LUT4
    generic map(
      INIT => X"5DC8"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(2),
      O => my_cpu_st_ctrl_or0009
    );
  make_secd_my_secd_system_my_datapath_alu_out_14_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(14),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_14_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_13_188,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(0),
      O => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_14_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(14),
      O => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_14_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(14),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_14_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(14),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(14),
      O => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_14_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_14_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_30_mux000016 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      O => make_secd_my_secd_system_my_datapath_N721
    );
  make_secd_my_secd_system_my_datapath_buf2_0_mux000052 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_alu_sel(1),
      I2 => make_secd_my_secd_system_alu_sel(0),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => make_secd_my_secd_system_my_datapath_N731
    );
  make_secd_my_secd_system_my_datapath_alu_out_15_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(15),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_15_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_12_189,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(1),
      O => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_15_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(15),
      O => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_15_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(15),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_15_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(15),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(15),
      O => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_15_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_15_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_16_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(16),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_16_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_11_190,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(2),
      O => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_16_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(16),
      O => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_16_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(16),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_16_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(16),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(16),
      O => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_16_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_16_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_17_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(17),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_17_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_10_191,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(3),
      O => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_17_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(17),
      O => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_17_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(17),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_17_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(17),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(17),
      O => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_17_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_17_mux0000
    );
  my_cpu_md_1_11 : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_cpu_state_stack_0_1_141,
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(4),
      O => my_cpu_md_1_2
    );
  make_secd_my_secd_system_my_datapath_alu_out_18_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(18),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_18_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_9_192,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(4),
      O => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_18_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(18),
      O => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_18_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(18),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_18_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(18),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(18),
      O => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_18_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_18_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(19),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_8_193,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(5),
      O => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(19),
      O => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(19),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(19),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(19),
      O => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_19_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_19_mux0000
    );
  my_cpu_next_state_mux0038_1_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_state_stack_0_1_141,
      I1 => my_cpu_md(4),
      O => my_cpu_next_state_mux0038(1)
    );
  make_secd_my_secd_system_my_datapath_alu_out_20_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(20),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_20_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_7_194,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(6),
      O => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_20_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(20),
      O => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_20_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(20),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_20_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(20),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(20),
      O => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_20_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_20_mux0000
    );
  my_cpu_next_state_3_31 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_ea(6),
      I1 => my_cpu_N110,
      O => my_cpu_N811
    );
  my_cpu_ea_ctrl_cmp_eq00031 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_N223,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N3411,
      O => my_cpu_ea_ctrl_cmp_eq0003
    );
  make_secd_my_secd_system_my_datapath_alu_out_21_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(21),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_21_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_6_195,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(7),
      O => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_21_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(21),
      O => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_21_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(21),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_21_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(21),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(21),
      O => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_21_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_21_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_22_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(22),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_22_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_5_196,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(8),
      O => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_22_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(22),
      O => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_22_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(22),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_22_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(22),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(22),
      O => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_22_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_22_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_23_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(23),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_23_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_4_197,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(9),
      O => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_23_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(23),
      O => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_23_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(23),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_23_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(23),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(23),
      O => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_23_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_23_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_24_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(24),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_24_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_3_198,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(10),
      O => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_24_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(24),
      O => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_24_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(24),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_24_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(24),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(24),
      O => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_24_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_24_mux0000
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001_7_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_100,
      I1 => my_keyboard_my_ps2_keyboard_interface_ascii(7),
      O => my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001(7)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001_6_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_100,
      I1 => my_keyboard_my_ps2_keyboard_interface_ascii(6),
      O => my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001(6)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001_5_1 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_100,
      I1 => my_keyboard_my_ps2_keyboard_interface_ascii(5),
      O => my_keyboard_my_ps2_keyboard_interface_rx_ascii_mux0001(5)
    );
  make_secd_my_secd_system_my_datapath_alu_out_25_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(25),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_25_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_2_199,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(11),
      O => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_25_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(25),
      O => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_25_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(25),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_25_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(25),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(25),
      O => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_25_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_25_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_26_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(26),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_26_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_1_200,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(12),
      O => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_26_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(26),
      O => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_26_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(26),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_26_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(26),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(26),
      O => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_26_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_26_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_27_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(27),
      I1 => make_secd_my_secd_system_my_datapath_N154,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_alu_out_27_mux00005 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I1 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_0_201,
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0008,
      I3 => make_secd_my_secd_system_my_datapath_y2(13),
      O => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_27_mux00006 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_or0002,
      I1 => make_secd_my_secd_system_my_datapath_arg(27),
      O => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map4
    );
  make_secd_my_secd_system_my_datapath_alu_out_27_mux000015 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(27),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map3,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map4,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map7
    );
  make_secd_my_secd_system_my_datapath_alu_out_27_mux000024 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(27),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(27),
      O => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map10
    );
  make_secd_my_secd_system_my_datapath_alu_out_27_mux000052 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map10,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000_map7,
      O => make_secd_my_secd_system_my_datapath_alu_out_27_mux0000
    );
  my_cpu_next_state_1_71 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_ea(7),
      I1 => my_cpu_ea(6),
      O => my_cpu_N134
    );
  my_cpu_ea_ctrl_and00001 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(6),
      O => my_cpu_ea_ctrl_and0000
    );
  my_cpu_next_state_or00131 : LUT3
    generic map(
      INIT => X"7E"
    )
    port map (
      I0 => my_cpu_iv(2),
      I1 => my_cpu_iv(0),
      I2 => my_cpu_iv(1),
      O => my_cpu_next_state_or0013
    );
  my_cpu_next_state_5_11 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N1411,
      I1 => my_cpu_N110,
      I2 => my_cpu_ea(7),
      I3 => my_cpu_ea(6),
      O => my_cpu_N02
    );
  my_cpu_md_ctrl_3_15 : LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md_ctrl_3_map4,
      I2 => my_cpu_N183,
      I3 => my_cpu_N472,
      O => my_cpu_md_ctrl_3_map6
    );
  my_cpu_md_ctrl_3_25 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(4),
      O => my_cpu_md_ctrl_3_map10
    );
  my_cpu_md_ctrl_3_71 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_md_ctrl_3_map20,
      I1 => my_cpu_md_ctrl_3_map6,
      I2 => my_cpu_md_ctrl_3_map10,
      I3 => my_cpu_md_ctrl_3_map17,
      O => my_cpu_md_ctrl(3)
    );
  my_cpu_st_ctrl_2_49 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea_ctrl_cmp_eq0022,
      I1 => my_cpu_md(4),
      I2 => my_cpu_N1881,
      I3 => my_cpu_st_ctrl_2_map10,
      O => my_cpu_st_ctrl_2_map14
    );
  my_cpu_st_ctrl_2_72 : LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_st_ctrl_or0009,
      I2 => my_cpu_md(7),
      I3 => my_cpu_Mrom_md_3_0_rom000020,
      O => my_cpu_st_ctrl_2_map19
    );
  my_cpu_st_ctrl_2_80 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_ea_ctrl_cmp_eq0016,
      I1 => my_cpu_st_ctrl_2_map19,
      I2 => my_cpu_st_ctrl_2_map14,
      O => my_cpu_st_ctrl_2_map21
    );
  my_cpu_st_ctrl_2_165 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => my_cpu_st_ctrl_2_map39,
      I1 => my_cpu_state(3),
      I2 => my_cpu_st_ctrl_2_map26,
      O => my_cpu_st_ctrl_2_map42
    );
  my_cpu_st_ctrl_2_196 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_st_ctrl_2_map21,
      I1 => my_cpu_ea(4),
      I2 => my_cpu_st_ctrl_or0012_167,
      I3 => my_cpu_st_ctrl_2_map42,
      O => my_cpu_st_ctrl_2_map44
    );
  my_cpu_ea_ctrl_3_1 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => my_cpu_ea_ctrl_cmp_eq0004,
      I2 => my_cpu_ea_ctrl_cmp_eq0003,
      I3 => my_cpu_ea_ctrl_cmp_eq0002,
      O => my_cpu_ea_ctrl(3)
    );
  my_cpu_cc_ctrl_0_Q : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N7698,
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_N169,
      I3 => my_cpu_op_code_3_0_rom0000_0_Q,
      O => my_cpu_cc_ctrl(0)
    );
  my_cpu_next_state_and00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_nmi_ack_168,
      I1 => my_cpu_nmi_req_165,
      O => my_cpu_next_state_and0000
    );
  my_cpu_addr_ctrl_0_421 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(0),
      O => my_cpu_N307
    );
  my_cpu_st_ctrl_or00021 : LUT3
    generic map(
      INIT => X"86"
    )
    port map (
      I0 => my_cpu_op_code(1),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(0),
      O => my_cpu_st_ctrl_or0002
    );
  my_cpu_next_state_or00146 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => my_cpu_N2161,
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(3),
      O => my_cpu_next_state_or0014_map3
    );
  my_cpu_next_state_or0014111 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(4),
      O => my_cpu_next_state_or0014_map6
    );
  my_cpu_next_state_or001427 : LUT4
    generic map(
      INIT => X"BFA8"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(6),
      O => my_cpu_next_state_or0014_map13
    );
  my_cpu_next_state_or001454 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_next_state_or0014_map13,
      I1 => my_cpu_state(7),
      I2 => my_cpu_next_state_or0014_map3,
      I3 => my_cpu_next_state_or0014_map6,
      O => my_cpu_next_state_or0014
    );
  my_cpu_next_state_7_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0021,
      I1 => my_cpu_N02,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_63_Q,
      O => my_cpu_next_state_7_map2
    );
  my_cpu_next_state_7_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0003,
      I1 => my_cpu_op_code_3_0_rom0000_71_Q,
      I2 => my_cpu_op_code_3_0_rom0000_79_Q,
      I3 => my_cpu_op_ctrl_cmp_eq0003,
      O => my_cpu_next_state_7_map6
    );
  my_cpu_next_state_7_20 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_next_state_7_map6,
      I2 => my_cpu_N120,
      I3 => my_cpu_next_state_7_map2,
      O => my_cpu_next_state_7_map8
    );
  my_cpu_next_state_7_29 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_ea(7),
      I1 => my_cpu_N771,
      I2 => my_cpu_next_state_7_map8,
      O => my_cpu_next_state_7_map10
    );
  my_cpu_next_state_7_130 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N1311,
      I1 => my_cpu_state_stack_0_7_147,
      I2 => my_cpu_next_state_7_map10,
      I3 => my_cpu_next_state_7_map31,
      O => my_cpu_next_state(7)
    );
  make_secd_my_secd_system_my_datapath_x2_not00021 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N681,
      I1 => make_secd_my_secd_system_write_sel(2),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => make_secd_my_secd_system_my_datapath_x2_not0002
    );
  make_secd_my_secd_system_my_datapath_s_not00021 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N671,
      I1 => make_secd_my_secd_system_write_sel(2),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => make_secd_my_secd_system_my_datapath_s_not0002
    );
  make_secd_my_secd_system_my_datapath_free_not00021 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N681,
      I1 => make_secd_my_secd_system_write_sel(2),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => make_secd_my_secd_system_my_datapath_free_not0002
    );
  make_secd_my_secd_system_my_datapath_e_not00021 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N671,
      I1 => make_secd_my_secd_system_write_sel(2),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => make_secd_my_secd_system_my_datapath_e_not0002
    );
  make_secd_my_secd_system_my_datapath_d_not00021 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_N681,
      I2 => make_secd_my_secd_system_write_sel(2),
      O => make_secd_my_secd_system_my_datapath_d_not0002
    );
  make_secd_my_secd_system_my_datapath_c_not00022 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N681,
      I1 => make_secd_my_secd_system_write_sel(2),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => make_secd_my_secd_system_my_datapath_c_not0002
    );
  make_secd_my_secd_system_my_datapath_buf1_not00021 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_N671,
      I2 => make_secd_my_secd_system_write_sel(2),
      O => make_secd_my_secd_system_my_datapath_buf1_not0002
    );
  make_secd_my_secd_system_my_datapath_arg_not00021 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N671,
      I1 => make_secd_my_secd_system_write_sel(2),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => make_secd_my_secd_system_my_datapath_arg_not0002
    );
  make_secd_my_secd_system_my_datapath_y1_not0002111 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_write_56,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I2 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      O => make_secd_my_secd_system_my_datapath_N651
    );
  make_secd_my_secd_system_my_datapath_c_not000211 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_N651,
      I2 => make_secd_my_secd_system_write_sel(4),
      I3 => make_secd_my_secd_system_write_sel(3),
      O => make_secd_my_secd_system_my_datapath_N681
    );
  make_secd_my_secd_system_my_datapath_arg_not000221 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_write_sel(3),
      I1 => make_secd_my_secd_system_my_datapath_N651,
      I2 => make_secd_my_secd_system_write_sel(4),
      I3 => make_secd_my_secd_system_write_sel(1),
      O => make_secd_my_secd_system_my_datapath_N671
    );
  my_cpu_next_state_0_61 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_ea(3),
      I1 => my_cpu_ea(2),
      I2 => my_cpu_ea(4),
      O => my_cpu_N135
    );
  my_cpu_state_stack_0_mux0001_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_0_7_147,
      I2 => my_cpu_st_ctrl(2),
      I3 => my_cpu_state_stack_1_7_136,
      O => my_cpu_state_stack_0_mux0001(7)
    );
  my_cpu_state_stack_0_mux0001_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_0_6_146,
      I2 => my_cpu_st_ctrl(2),
      I3 => my_cpu_state_stack_1_6_135,
      O => my_cpu_state_stack_0_mux0001(6)
    );
  my_cpu_ea_0_or0000_SW0 : LUT4
    generic map(
      INIT => X"EBAA"
    )
    port map (
      I0 => my_cpu_ea_ctrl_cmp_eq0022,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N3231,
      O => N7917
    );
  my_cpu_ea_0_or0000 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => N7917,
      I2 => my_cpu_ea_ctrl(3),
      I3 => my_cpu_ea_ctrl(2),
      O => my_cpu_ea_0_or0000_161
    );
  my_cpu_ea_ctrl_2_121 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N3421,
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(0),
      O => my_cpu_ea_ctrl_2_map4
    );
  my_cpu_ea_ctrl_2_197 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_ea_ctrl_2_map44,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(5),
      I3 => my_cpu_ea_ctrl_2_map20,
      O => my_cpu_ea_ctrl_2_map49
    );
  my_cpu_next_state_5_7 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N189,
      I1 => my_cpu_next_state_mux0051_5_1,
      I2 => my_cpu_N330,
      I3 => my_cpu_N1114,
      O => my_cpu_next_state_5_map3
    );
  my_cpu_next_state_5_261 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0056,
      I1 => my_cpu_alu_ctrl_cmp_eq0030,
      I2 => my_cpu_next_state_or0014,
      I3 => my_cpu_alu_ctrl_cmp_eq0031,
      O => my_cpu_next_state_5_map9
    );
  my_cpu_next_state_5_40 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0004,
      I1 => my_cpu_op_code_3_0_rom0000_61_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0025,
      I3 => my_cpu_next_state_5_map12,
      O => my_cpu_next_state_5_map15
    );
  my_cpu_next_state_5_58 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(5),
      I1 => my_cpu_sp_ctrl_or0002,
      I2 => my_cpu_next_state_5_map9,
      I3 => my_cpu_next_state_5_map15,
      O => my_cpu_next_state_5_map18
    );
  my_cpu_next_state_5_87 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2351,
      I1 => my_cpu_next_state_mux0045_5_1,
      I2 => my_cpu_sp_ctrl_cmp_eq0005,
      I3 => my_cpu_next_state_5_map18,
      O => my_cpu_next_state_5_map22
    );
  my_cpu_next_state_6_111 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N330,
      I1 => my_cpu_next_state_mux0051_6_1,
      I2 => my_cpu_N713,
      I3 => my_cpu_N1161,
      O => my_cpu_next_state_6_map6
    );
  my_cpu_next_state_6_24 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N247,
      I1 => my_cpu_ea(5),
      I2 => my_cpu_N250,
      I3 => my_cpu_ea(6),
      O => my_cpu_next_state_6_map11
    );
  my_cpu_next_state_6_311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0004,
      I1 => my_cpu_op_code_3_0_rom0000_62_Q,
      I2 => my_cpu_N234,
      I3 => my_cpu_next_state_6_map11,
      O => my_cpu_next_state_6_map13
    );
  my_cpu_next_state_6_47 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ea(5),
      I1 => my_cpu_N248,
      I2 => my_cpu_N02,
      I3 => my_cpu_N247,
      O => my_cpu_next_state_6_map18
    );
  my_cpu_next_state_6_54 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(6),
      I1 => my_cpu_sp_ctrl_or0002,
      I2 => my_cpu_N260,
      I3 => my_cpu_next_state_6_map18,
      O => my_cpu_next_state_6_map20
    );
  my_cpu_next_state_6_62 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0003,
      I1 => my_cpu_op_code_3_0_rom0000_70_Q,
      I2 => my_cpu_op_code_3_0_rom0000_78_Q,
      I3 => my_cpu_op_ctrl_cmp_eq0003,
      O => my_cpu_next_state_6_map23
    );
  my_cpu_next_state_6_73 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0046,
      I1 => my_cpu_cc(7),
      I2 => my_cpu_next_state_6_map23,
      I3 => my_cpu_sp_ctrl_cmp_eq0005,
      O => my_cpu_next_state_6_map27
    );
  my_cpu_next_state_6_91 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N129,
      I1 => my_cpu_next_state_6_map13,
      I2 => my_cpu_next_state_6_map20,
      I3 => my_cpu_next_state_6_map27,
      O => my_cpu_next_state_6_map29
    );
  my_cpu_next_state_6_103 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N148,
      I1 => my_cpu_N109,
      I2 => my_cpu_next_state_6_map6,
      I3 => my_cpu_next_state_6_map29,
      O => my_cpu_next_state_6_map30
    );
  my_cpu_next_state_6_115 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N1311,
      I1 => my_cpu_state_stack_0_6_146,
      I2 => my_cpu_N562,
      I3 => my_cpu_next_state_6_map30,
      O => my_cpu_next_state(6)
    );
  my_cpu_next_state_5_262 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N80,
      I1 => my_cpu_dout_ctrl_cmp_eq0017,
      I2 => my_cpu_sp_ctrl_cmp_eq0030,
      I3 => my_cpu_sp_ctrl_cmp_eq0069,
      O => my_cpu_next_state_5_2_map3
    );
  my_cpu_next_state_5_220 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N136,
      I1 => my_cpu_next_state_5_2_map3,
      I2 => my_cpu_next_state_5_2_map8,
      O => my_cpu_next_state_5_2_map9
    );
  my_cpu_next_state_5_247 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => my_cpu_ea(5),
      I1 => my_cpu_dout_ctrl_cmp_eq0032,
      I2 => my_cpu_ea(0),
      I3 => my_cpu_dout_ctrl_cmp_eq0001,
      O => my_cpu_next_state_5_2_map16
    );
  my_cpu_next_state_5_256 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N230,
      I1 => my_cpu_N154,
      I2 => my_cpu_next_state_5_2_map13,
      I3 => my_cpu_next_state_5_2_map16,
      O => my_cpu_next_state_5_2_map18
    );
  my_cpu_next_state_5_274 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N1321,
      I1 => my_cpu_sp_ctrl_cmp_eq0021,
      I2 => my_cpu_N1031,
      I3 => my_cpu_sp_ctrl_cmp_eq0027,
      O => my_cpu_next_state_5_2_map25
    );
  my_cpu_next_state_5_290 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0025,
      I1 => my_cpu_N1331,
      I2 => my_cpu_alu_ctrl_2_2_map7,
      I3 => my_cpu_ea(7),
      O => my_cpu_next_state_5_2_map31
    );
  my_cpu_next_state_5_299 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_5_2_map22,
      I1 => my_cpu_next_state_5_2_map25,
      I2 => my_cpu_next_state_5_2_map28,
      I3 => my_cpu_next_state_5_2_map31,
      O => my_cpu_next_state_5_2_map33
    );
  my_cpu_next_state_5_21211 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_5_2_map0,
      I1 => my_cpu_next_state_5_2_map9,
      I2 => my_cpu_next_state_5_2_map18,
      I3 => my_cpu_next_state_5_2_map33,
      O => my_cpu_N562
    );
  my_cpu_state_stack_0_mux0001_1_131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_next_state_mux0049(5),
      I1 => my_cpu_return_state_or0003,
      I2 => my_cpu_return_state_or0005,
      I3 => my_cpu_return_state_or0009,
      O => my_cpu_N1601
    );
  my_cpu_next_state_5_3_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0007,
      I1 => my_cpu_return_state_cmp_eq0003,
      I2 => my_cpu_alu_ctrl_cmp_eq0033,
      I3 => my_cpu_sp_ctrl_cmp_eq0013,
      O => N8352
    );
  my_cpu_next_state_5_3 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_N149,
      I2 => my_cpu_alu_ctrl_cmp_eq0015,
      I3 => N8352,
      O => my_cpu_N1114
    );
  my_cpu_next_state_3_7 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0034,
      I1 => my_cpu_next_state_and0000,
      I2 => my_cpu_dout_ctrl_cmp_eq0028,
      I3 => N8354,
      O => my_cpu_N148
    );
  my_cpu_next_state_2_14_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_2_2_map7,
      I1 => my_cpu_ea(1),
      I2 => my_cpu_sp_ctrl_cmp_eq0041,
      I3 => my_cpu_sp_ctrl_cmp_eq0034,
      O => N8356
    );
  my_cpu_next_state_2_14 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0032,
      I1 => my_cpu_ea(5),
      I2 => my_cpu_sp_ctrl_cmp_eq0053,
      I3 => N8356,
      O => my_cpu_N1251
    );
  my_cpu_next_state_5_234 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ea(3),
      I1 => my_cpu_sp_ctrl_cmp_eq0022,
      I2 => my_cpu_sp_ctrl_cmp_eq0028,
      I3 => my_cpu_sp_ctrl_cmp_eq0024,
      O => my_cpu_next_state_5_23_map2
    );
  my_cpu_next_state_2_104 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N1331,
      I1 => my_cpu_sp_ctrl_cmp_eq0025,
      I2 => my_cpu_alu_ctrl_cmp_eq0012,
      I3 => my_cpu_alu_ctrl_cmp_eq0014,
      O => my_cpu_next_state_2_10_map2
    );
  my_cpu_cc_ctrl_2_5 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N257,
      I2 => my_cpu_N169,
      I3 => my_cpu_op_code_3_0_rom0000_2_Q,
      O => my_cpu_cc_ctrl_2_map2
    );
  my_cpu_next_state_2_915 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0004,
      I1 => my_cpu_sp_ctrl_cmp_eq0007,
      I2 => my_cpu_next_state_or0015,
      I3 => my_cpu_next_state_cmp_eq0003,
      O => my_cpu_next_state_2_9_map6
    );
  my_cpu_next_state_2_927 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_next_state_cmp_eq0003,
      I1 => my_cpu_N2141,
      I2 => my_cpu_next_state_2_9_map3,
      I3 => my_cpu_next_state_2_9_map6,
      O => my_cpu_N146
    );
  my_cpu_next_state_2_62 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N3311,
      I1 => my_cpu_ea(4),
      I2 => my_cpu_next_state_or0010,
      I3 => my_cpu_next_state_or0009,
      O => my_cpu_N1311
    );
  my_cpu_next_state_1_111 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_next_state_and0001,
      I1 => my_cpu_cc(6),
      I2 => my_uart_StatReg_7_Q,
      I3 => my_cpu_next_state_and0000,
      O => my_cpu_N149
    );
  my_cpu_next_state_2_34 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0019,
      I1 => my_cpu_N125,
      I2 => my_cpu_alu_ctrl_cmp_eq0022,
      I3 => my_cpu_sp_ctrl_cmp_eq0017,
      O => my_cpu_next_state_2_3_map2
    );
  my_cpu_next_state_2_336 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N1171,
      I1 => my_cpu_sp_ctrl_cmp_eq0065,
      I2 => my_cpu_dout_ctrl_cmp_eq0008,
      I3 => my_cpu_sp_ctrl_cmp_eq0018,
      O => my_cpu_next_state_2_3_map11
    );
  my_cpu_next_state_2_350 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N140,
      I1 => my_cpu_next_state_2_3_map8,
      I2 => my_cpu_next_state_2_3_map11,
      O => my_cpu_N1041
    );
  my_cpu_next_state_3_24 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_alu_ctrl_mux0009_34_Q,
      I1 => my_cpu_next_state_or0003,
      I2 => my_cpu_sp_ctrl_cmp_eq0007,
      I3 => my_cpu_dout_ctrl_cmp_eq0009,
      O => my_cpu_next_state_3_2_map2
    );
  my_cpu_next_state_3_235 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N234,
      I1 => my_cpu_N80,
      I2 => my_cpu_N1161,
      I3 => my_cpu_N260,
      O => my_cpu_next_state_3_2_map14
    );
  my_cpu_next_state_3_247 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_N233,
      I2 => my_cpu_dout_ctrl_cmp_eq0011,
      I3 => my_cpu_next_state_3_2_map14,
      O => my_cpu_next_state_3_2_map17
    );
  my_cpu_next_state_3_258 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => my_cpu_N1331,
      I1 => my_cpu_N260,
      I2 => my_cpu_ea(4),
      I3 => my_cpu_N234,
      O => my_cpu_next_state_3_2_map22
    );
  my_cpu_st_ctrl_0_38 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_N1881,
      I2 => my_cpu_st_ctrl_0_map13,
      O => my_cpu_st_ctrl_0_map14
    );
  my_cpu_st_ctrl_0_65 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_st_ctrl_0_map5,
      I1 => my_cpu_return_state_cmp_eq0024,
      I2 => my_cpu_st_ctrl_cmp_eq0022,
      I3 => my_cpu_st_ctrl_0_map14,
      O => my_cpu_st_ctrl_0_map18
    );
  my_cpu_st_ctrl_0_152 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ea_ctrl_cmp_eq0003,
      I1 => my_cpu_st_ctrl_0_map36,
      I2 => my_cpu_st_ctrl_0_map18,
      I3 => my_cpu_st_ctrl_0_map31,
      O => my_cpu_st_ctrl_0_map38
    );
  my_cpu_st_ctrl_0_371 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ea_ctrl_cmp_eq0002,
      I1 => my_cpu_st_ctrl_0_map85,
      I2 => my_cpu_st_ctrl_0_map38,
      I3 => my_cpu_st_ctrl_0_map75,
      O => my_cpu_st_ctrl_0_map87
    );
  my_cpu_st_ctrl_0_413 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_return_state_cmp_eq0015,
      I1 => my_cpu_alu_ctrl_3_map23,
      I2 => my_cpu_st_ctrl_or0003,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => my_cpu_st_ctrl_0_map100
    );
  my_cpu_st_ctrl_0_493 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_st_ctrl_0_map87,
      I1 => my_cpu_st_ctrl_0_map114,
      O => my_cpu_st_ctrl(0)
    );
  my_keyboard_my_ps2_keyboard_interface_shift_key_on1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_left_shift_key_99,
      I1 => my_keyboard_my_ps2_keyboard_interface_right_shift_key_81,
      O => my_keyboard_kbd_stat_4_Q
    );
  my_cpu_state_stack_2_mux0001_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_2_7_128,
      I2 => my_cpu_st_ctrl(1),
      I3 => my_cpu_state_stack_1_7_136,
      O => my_cpu_state_stack_2_mux0001(7)
    );
  my_cpu_state_stack_2_mux0001_6_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_2_6_127,
      I2 => my_cpu_st_ctrl(1),
      I3 => my_cpu_state_stack_1_6_135,
      O => my_cpu_state_stack_2_mux0001(6)
    );
  my_cpu_state_stack_2_mux0001_5_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_2_5_126,
      I2 => my_cpu_st_ctrl(1),
      I3 => my_cpu_state_stack_1_5_134,
      O => my_cpu_state_stack_2_mux0001(5)
    );
  my_cpu_state_stack_2_mux0001_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_2_4_125,
      I2 => my_cpu_st_ctrl(1),
      I3 => my_cpu_state_stack_1_4_133,
      O => my_cpu_state_stack_2_mux0001(4)
    );
  my_cpu_state_stack_2_mux0001_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_2_3_124,
      I2 => my_cpu_st_ctrl(1),
      I3 => my_cpu_state_stack_1_3_132,
      O => my_cpu_state_stack_2_mux0001(3)
    );
  my_cpu_state_stack_2_mux0001_2_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_2_2_123,
      I2 => my_cpu_st_ctrl(1),
      I3 => my_cpu_state_stack_1_2_131,
      O => my_cpu_state_stack_2_mux0001(2)
    );
  my_cpu_state_stack_0_mux0001_4_212 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_N1131,
      I1 => my_cpu_N503,
      I2 => my_cpu_return_state_or0004,
      I3 => my_cpu_return_state_cmp_eq0002,
      O => my_cpu_N911
    );
  my_cpu_iv_ctrl_4_1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_next_state_and0001,
      I1 => my_cpu_N300,
      I2 => my_cpu_cc(6),
      I3 => my_uart_StatReg_7_Q,
      O => my_cpu_iv_ctrl_4_Q
    );
  my_cpu_state_stack_1_mux0001_7_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_state_stack_2_7_128,
      I1 => my_cpu_st_ctrl(2),
      I2 => my_cpu_state_stack_1_7_136,
      I3 => my_cpu_st_ctrl(0),
      O => N8857
    );
  my_cpu_state_stack_1_mux0001_7_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_7_147,
      I2 => N8857,
      O => my_cpu_state_stack_1_mux0001(7)
    );
  my_cpu_state_stack_1_mux0001_6_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_state_stack_2_6_127,
      I1 => my_cpu_st_ctrl(2),
      I2 => my_cpu_state_stack_1_6_135,
      I3 => my_cpu_st_ctrl(0),
      O => N8859
    );
  my_cpu_state_stack_1_mux0001_6_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_6_146,
      I2 => N8859,
      O => my_cpu_state_stack_1_mux0001(6)
    );
  my_cpu_state_stack_1_mux0001_5_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_state_stack_2_5_126,
      I1 => my_cpu_st_ctrl(2),
      I2 => my_cpu_state_stack_1_5_134,
      I3 => my_cpu_st_ctrl(0),
      O => N8861
    );
  my_cpu_state_stack_1_mux0001_5_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_5_145,
      I2 => N8861,
      O => my_cpu_state_stack_1_mux0001(5)
    );
  my_cpu_state_stack_1_mux0001_4_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_state_stack_2_4_125,
      I1 => my_cpu_st_ctrl(2),
      I2 => my_cpu_state_stack_1_4_133,
      I3 => my_cpu_st_ctrl(0),
      O => N8863
    );
  my_cpu_state_stack_1_mux0001_4_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_4_144,
      I2 => N8863,
      O => my_cpu_state_stack_1_mux0001(4)
    );
  my_cpu_state_stack_1_mux0001_3_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_state_stack_2_3_124,
      I1 => my_cpu_st_ctrl(2),
      I2 => my_cpu_state_stack_1_3_132,
      I3 => my_cpu_st_ctrl(0),
      O => N8865
    );
  my_cpu_state_stack_1_mux0001_3_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_3_143,
      I2 => N8865,
      O => my_cpu_state_stack_1_mux0001(3)
    );
  my_cpu_state_stack_1_mux0001_2_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_state_stack_2_2_123,
      I1 => my_cpu_st_ctrl(2),
      I2 => my_cpu_state_stack_1_2_131,
      I3 => my_cpu_st_ctrl(0),
      O => N8867
    );
  my_cpu_state_stack_1_mux0001_2_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_2_142,
      I2 => N8867,
      O => my_cpu_state_stack_1_mux0001(2)
    );
  my_cpu_state_stack_1_mux0001_1_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_state_stack_2_1_122,
      I1 => my_cpu_st_ctrl(2),
      I2 => my_cpu_state_stack_1_1_130,
      I3 => my_cpu_st_ctrl(0),
      O => N8869
    );
  my_cpu_state_stack_1_mux0001_1_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_1_141,
      I2 => N8869,
      O => my_cpu_state_stack_1_mux0001(1)
    );
  my_cpu_state_stack_1_mux0001_0_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_state_stack_2_0_121,
      I1 => my_cpu_st_ctrl(2),
      I2 => my_cpu_state_stack_1_0_129,
      I3 => my_cpu_st_ctrl(0),
      O => N8871
    );
  my_cpu_state_stack_1_mux0001_0_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_0_140,
      I2 => N8871,
      O => my_cpu_state_stack_1_mux0001(0)
    );
  my_cpu_accb_or0000_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_N169,
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code_3_0_rom0000_41_Q,
      O => N8873
    );
  my_cpu_accb_or0000 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_accb_ctrl(1),
      I1 => my_cpu_ix_ctrl(0),
      I2 => my_cpu_accb_ctrl(2),
      I3 => N8873,
      O => my_cpu_accb_or0000_154
    );
  my_cpu_iv_or000047 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_iv_ctrl_4_Q,
      I1 => my_cpu_iv_or0000_map6,
      I2 => my_cpu_iv_or0000_map10,
      O => my_cpu_iv_or0000
    );
  my_cpu_state_stack_0_mux0001_5_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0003,
      I1 => my_cpu_N2111,
      I2 => my_cpu_sp_ctrl_cmp_eq0003,
      I3 => my_cpu_return_state_or0003,
      O => my_cpu_state_stack_0_mux0001_5_map6
    );
  my_cpu_state_stack_0_mux0001_5_26 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_return_state_cmp_eq0002,
      I1 => my_cpu_state_stack_0_mux0001_5_map6,
      I2 => my_cpu_N1131,
      I3 => my_cpu_return_state_cmp_eq0025,
      O => my_cpu_state_stack_0_mux0001_5_map9
    );
  my_cpu_accb_ctrl_1_132 : LUT4
    generic map(
      INIT => X"0009"
    )
    port map (
      I0 => my_cpu_md(0),
      I1 => my_cpu_md(3),
      I2 => my_cpu_md(2),
      I3 => my_cpu_md(1),
      O => my_cpu_accb_ctrl_1_map36
    );
  my_cpu_accb_ctrl_1_178 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_N165,
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_accb_ctrl_and0000,
      I3 => my_cpu_N192,
      O => my_cpu_accb_ctrl_1_map45
    );
  my_cpu_accb_ctrl_1_193 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N179,
      I1 => my_cpu_accb_ctrl_1_map15,
      I2 => my_cpu_accb_ctrl_1_map39,
      I3 => my_cpu_accb_ctrl_1_map45,
      O => my_cpu_accb_ctrl(1)
    );
  my_cpu_next_state_0_4 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N1321,
      I1 => my_cpu_sp_ctrl_cmp_eq0061,
      I2 => my_cpu_alu_ctrl_cmp_eq0032,
      I3 => my_cpu_alu_ctrl_cmp_eq0017,
      O => my_cpu_next_state_0_map2
    );
  my_cpu_next_state_0_27 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N2322,
      I1 => my_cpu_next_state_0_map2,
      I2 => my_cpu_next_state_0_map7,
      O => my_cpu_next_state_0_map9
    );
  my_cpu_next_state_0_83 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0028,
      I1 => my_cpu_N149,
      I2 => my_cpu_N1971,
      I3 => my_cpu_ea(2),
      O => my_cpu_next_state_0_map26
    );
  my_cpu_next_state_0_113 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_0_map22,
      I1 => my_cpu_next_state_0_map26,
      I2 => my_cpu_next_state_0_map29,
      I3 => my_cpu_next_state_0_map32,
      O => my_cpu_next_state_0_map34
    );
  my_cpu_next_state_0_125 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_next_state_0_map9,
      I1 => my_cpu_next_state_0_map14,
      I2 => my_cpu_next_state_0_map34,
      O => my_cpu_next_state_0_map35
    );
  my_cpu_next_state_0_162 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N1911,
      I1 => my_cpu_left_ctrl_cmp_eq0005,
      I2 => my_cpu_dout_ctrl_cmp_eq0008,
      I3 => my_cpu_dout_ctrl_cmp_eq0006,
      O => my_cpu_next_state_0_map41
    );
  my_cpu_next_state_0_167 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(0),
      I1 => my_cpu_sp_ctrl_or0002,
      I2 => my_cpu_alu_ctrl_cmp_eq0013,
      I3 => my_cpu_addr_ctrl_8_Q,
      O => my_cpu_next_state_0_map44
    );
  my_cpu_next_state_0_268 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0048,
      I1 => my_cpu_sp_ctrl_cmp_eq0029,
      I2 => my_cpu_sp_ctrl_cmp_eq0027,
      I3 => my_cpu_sp_ctrl_cmp_eq0023,
      O => my_cpu_next_state_0_map68
    );
  my_cpu_next_state_0_283 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => my_cpu_alu_ctrl_2_2_map7,
      I1 => my_cpu_ea(2),
      I2 => my_cpu_dout_ctrl_cmp_eq0024,
      I3 => my_cpu_sp_ctrl_cmp_eq0021,
      O => my_cpu_next_state_0_map75
    );
  my_cpu_iv_mux0001_1_SW0 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_iv_ctrl_0_Q_139,
      I1 => my_cpu_N220,
      I2 => my_cpu_N168,
      I3 => my_cpu_iv_ctrl_2_Q,
      O => N9298
    );
  my_cpu_iv_mux0001_1_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N9298,
      I1 => my_cpu_iv_or0000,
      I2 => my_cpu_iv(1),
      I3 => my_cpu_iv_ctrl_4_Q,
      O => my_cpu_iv_mux0001(1)
    );
  my_cpu_iv_mux0001_0_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_next_state_and0001,
      I1 => my_cpu_N300,
      I2 => my_cpu_iv_ctrl_2_Q,
      I3 => my_cpu_iv_ctrl_0_Q_139,
      O => N9300
    );
  my_cpu_iv_mux0001_0_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N9300,
      I1 => my_cpu_iv_or0000,
      I2 => my_cpu_iv(2),
      I3 => my_cpu_iv_ctrl_5_Q,
      O => my_cpu_iv_mux0001(0)
    );
  my_cpu_next_state_4_51 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0032,
      I1 => my_cpu_cc(7),
      I2 => my_cpu_next_state_or0010,
      I3 => my_cpu_ea(4),
      O => my_cpu_N200
    );
  my_cpu_next_state_1_31 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0069,
      I1 => my_cpu_ea(5),
      I2 => my_cpu_N1521,
      I3 => my_cpu_sp_ctrl_cmp_eq0067,
      O => my_cpu_N821
    );
  my_cpu_next_state_1_121 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0065,
      I1 => my_cpu_ea(7),
      I2 => my_cpu_sp_ctrl_cmp_eq0061,
      I3 => my_cpu_sp_ctrl_cmp_eq0063,
      O => my_cpu_N1521
    );
  my_cpu_next_state_1_19_SW0 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0042,
      I1 => my_cpu_N661,
      I2 => my_cpu_N166,
      I3 => my_cpu_sp_ctrl_cmp_eq0028,
      O => N9312
    );
  my_cpu_next_state_1_19 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0020,
      I1 => my_cpu_N1411,
      I2 => my_cpu_sp_ctrl_cmp_eq0054,
      I3 => N9312,
      O => my_cpu_N1941
    );
  my_cpu_acca_ctrl_3_SW0 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_N169,
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code_3_0_rom0000_48_Q,
      O => N9314
    );
  my_cpu_acca_ctrl_3_Q : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0021,
      I1 => my_cpu_dout_ctrl_cmp_eq0024,
      I2 => my_cpu_sp_ctrl_cmp_eq0033,
      I3 => N9314,
      O => my_cpu_acca_ctrl(3)
    );
  my_cpu_next_state_or000923 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_left_ctrl_cmp_eq0003,
      I1 => my_cpu_left_ctrl_cmp_eq0000,
      I2 => my_cpu_sp_ctrl_cmp_eq0057,
      I3 => my_cpu_next_state_or0009_map5,
      O => my_cpu_next_state_or0009
    );
  my_cpu_iy_ctrl_1_13 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(1),
      I1 => my_cpu_sp_ctrl_cmp_eq0011,
      I2 => my_cpu_N2111,
      I3 => my_cpu_op_code(0),
      O => my_cpu_iy_ctrl_1_map5
    );
  my_cpu_iy_ctrl_1_30 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0004,
      I1 => my_cpu_sp_ctrl_cmp_eq0003,
      I2 => my_cpu_N2421,
      I3 => my_cpu_sp_ctrl_cmp_eq0001,
      O => my_cpu_iy_ctrl_1_map10
    );
  my_cpu_iy_ctrl_1_33 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_Mrom_md_3_0_rom000020,
      I1 => my_cpu_sp_ctrl_cmp_eq0057,
      I2 => my_cpu_iy_ctrl_1_map5,
      I3 => my_cpu_iy_ctrl_1_map10,
      O => my_cpu_iy_ctrl_1_map11
    );
  my_cpu_state_stack_0_mux0001_1_211 : LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(5),
      I2 => my_cpu_N266,
      I3 => my_cpu_state(7),
      O => my_cpu_state_stack_0_mux0001_1_2_map4
    );
  my_cpu_state_stack_0_mux0001_1_238 : LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_N307,
      I2 => my_cpu_N1811,
      I3 => my_cpu_op_code(7),
      O => my_cpu_state_stack_0_mux0001_1_2_map14
    );
  my_cpu_state_stack_0_mux0001_1_250 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_return_state_cmp_eq0021,
      I1 => my_cpu_state_stack_0_mux0001_1_2_map4,
      I2 => my_cpu_state_stack_0_mux0001_1_2_map9,
      I3 => my_cpu_state_stack_0_mux0001_1_2_map14,
      O => my_cpu_state_stack_0_mux0001_1_2_map16
    );
  my_cpu_st_ctrl_1_8 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_return_state_cmp_eq0024,
      I1 => my_cpu_st_ctrl_cmp_eq0022,
      I2 => my_cpu_st_ctrl_1_map3,
      O => my_cpu_st_ctrl_1_map4
    );
  my_cpu_st_ctrl_1_21 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N77,
      I1 => my_cpu_ea_ctrl_cmp_eq0003,
      I2 => my_cpu_N2421,
      I3 => my_cpu_alu_ctrl_mux0009_34_Q,
      O => my_cpu_st_ctrl_1_map8
    );
  my_cpu_st_ctrl_1_40 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_ea_ctrl_cmp_eq0002,
      I1 => my_cpu_op_code(7),
      O => my_cpu_st_ctrl_1_map14
    );
  my_cpu_st_ctrl_1_49 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_st_ctrl_1_map13,
      I1 => my_cpu_st_ctrl_1_map14,
      I2 => my_cpu_st_ctrl_1_map4,
      I3 => my_cpu_st_ctrl_1_map8,
      O => my_cpu_st_ctrl_1_map16
    );
  my_cpu_st_ctrl_1_96 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0003,
      I1 => my_cpu_st_ctrl_or0003,
      I2 => my_cpu_return_state_cmp_eq0015,
      I3 => my_cpu_alu_ctrl_3_map23,
      O => my_cpu_st_ctrl_1_map29
    );
  my_cpu_st_ctrl_1_112 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_2_4_map6,
      I1 => my_cpu_st_ctrl_or0005,
      I2 => my_cpu_st_ctrl_1_map25,
      I3 => my_cpu_st_ctrl_1_map29,
      O => my_cpu_st_ctrl_1_map32
    );
  my_cpu_st_ctrl_1_154 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_ea_ctrl_cmp_eq0004,
      I1 => my_cpu_st_ctrl_1_map32,
      I2 => my_cpu_st_ctrl_1_map39,
      O => my_cpu_st_ctrl_1_map41
    );
  my_cpu_next_state_1_241 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0043,
      I1 => my_cpu_dout_ctrl_cmp_eq0025,
      I2 => my_cpu_dout_ctrl_cmp_eq0030,
      I3 => my_cpu_sp_ctrl_cmp_eq0059,
      O => my_cpu_next_state_1_2_map2
    );
  my_cpu_next_state_1_230 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0011,
      I1 => my_cpu_alu_ctrl_cmp_eq0024,
      I2 => my_cpu_sp_ctrl_cmp_eq0011,
      I3 => my_cpu_sp_ctrl_cmp_eq0050,
      O => my_cpu_next_state_1_2_map11
    );
  my_cpu_next_state_1_249 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_1_2_map2,
      I1 => my_cpu_next_state_1_2_map7,
      I2 => my_cpu_next_state_1_2_map11,
      I3 => my_cpu_next_state_1_2_map15,
      O => my_cpu_next_state_1_2_map17
    );
  my_cpu_next_state_1_2170 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ea(6),
      I1 => my_cpu_sp_ctrl_cmp_eq0063,
      I2 => my_cpu_dout_ctrl_cmp_eq0017,
      I3 => my_cpu_ea(3),
      O => my_cpu_next_state_1_2_map40
    );
  my_cpu_next_state_1_2178 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0075,
      I1 => my_cpu_ea(0),
      I2 => my_cpu_N3331,
      I3 => my_cpu_N1621,
      O => my_cpu_next_state_1_2_map44
    );
  my_cpu_next_state_1_2188 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N1114,
      I1 => my_cpu_next_state_1_2_map40,
      I2 => my_cpu_next_state_1_2_map44,
      O => my_cpu_next_state_1_2_map46
    );
  my_cpu_next_state_1_2279 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N1251,
      I1 => my_cpu_next_state_1_2_map36,
      I2 => my_cpu_next_state_1_2_map46,
      I3 => my_cpu_next_state_1_2_map65,
      O => my_cpu_next_state_1_2_map67
    );
  my_cpu_next_state_1_2289 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N200,
      I1 => my_cpu_next_state_1_2_map17,
      I2 => my_cpu_next_state_1_2_map67,
      O => my_cpu_N591
    );
  my_cpu_state_stack_0_mux0001_3_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_0_3_143,
      I2 => my_cpu_st_ctrl(2),
      I3 => my_cpu_state_stack_1_3_132,
      O => my_cpu_state_stack_0_mux0001_3_map2
    );
  my_cpu_state_stack_0_mux0001_3_9 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0009,
      I1 => my_cpu_return_state_or0003,
      I2 => my_cpu_alu_ctrl_cmp_eq0003,
      I3 => my_cpu_return_state_cmp_eq0011,
      O => my_cpu_state_stack_0_mux0001_3_map5
    );
  my_cpu_state_stack_0_mux0001_3_21 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_return_state_or0004,
      I1 => my_cpu_N503,
      I2 => my_cpu_alu_ctrl_mux0009_34_Q,
      I3 => my_cpu_alu_ctrl_mux0009_5_Q,
      O => my_cpu_state_stack_0_mux0001_3_map10
    );
  my_cpu_state_stack_0_mux0001_3_24 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => utmi_databus16_8_OBUF_5,
      I1 => my_cpu_return_state_or0005,
      I2 => my_cpu_state_stack_0_mux0001_3_map5,
      I3 => my_cpu_state_stack_0_mux0001_3_map10,
      O => my_cpu_state_stack_0_mux0001_3_map11
    );
  my_cpu_state_stack_0_mux0001_4_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_0_4_144,
      I2 => my_cpu_st_ctrl(2),
      I3 => my_cpu_state_stack_1_4_133,
      O => my_cpu_state_stack_0_mux0001_4_map2
    );
  my_cpu_state_stack_0_mux0001_4_77 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_N911,
      I1 => my_cpu_state_stack_0_mux0001_2_map23,
      I2 => my_cpu_st_ctrl(1),
      I3 => my_cpu_state_stack_0_mux0001_4_map15,
      O => my_cpu_state_stack_0_mux0001_4_map20
    );
  my_cpu_state_stack_0_mux0001_4_86 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_state_stack_0_mux0001_4_map2,
      I1 => my_cpu_state_stack_0_mux0001_4_map20,
      O => my_cpu_state_stack_0_mux0001(4)
    );
  my_cpu_state_stack_0_mux0001_1_34 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N721,
      I1 => my_cpu_N1601,
      I2 => my_cpu_state_stack_0_mux0001_1_map7,
      I3 => my_cpu_state_stack_0_mux0001_1_map9,
      O => my_cpu_state_stack_0_mux0001_1_map12
    );
  my_cpu_state_stack_0_mux0001_1_84 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_0_1_141,
      I2 => my_cpu_st_ctrl(2),
      I3 => my_cpu_state_stack_1_1_130,
      O => my_cpu_state_stack_0_mux0001_1_map19
    );
  my_cpu_state_stack_0_mux0001_2_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_0_2_142,
      I2 => my_cpu_st_ctrl(2),
      I3 => my_cpu_state_stack_1_2_131,
      O => my_cpu_state_stack_0_mux0001_2_map2
    );
  my_cpu_state_stack_0_mux0001_2_11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0009,
      I1 => my_cpu_N307,
      I2 => my_cpu_op_code(7),
      I3 => my_cpu_op_code(5),
      O => my_cpu_state_stack_0_mux0001_2_map6
    );
  my_cpu_state_stack_0_mux0001_2_90 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_N911,
      I1 => my_cpu_state_stack_0_mux0001_2_map23,
      I2 => my_cpu_st_ctrl(1),
      I3 => my_cpu_state_stack_0_mux0001_2_map20,
      O => my_cpu_state_stack_0_mux0001_2_map25
    );
  my_cpu_state_stack_0_mux0001_2_99 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_state_stack_0_mux0001_2_map2,
      I1 => my_cpu_state_stack_0_mux0001_2_map25,
      O => my_cpu_state_stack_0_mux0001(2)
    );
  my_cpu_state_stack_0_mux0001_0_103 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_0_0_140,
      I2 => my_cpu_st_ctrl(2),
      I3 => my_cpu_state_stack_1_0_129,
      O => my_cpu_state_stack_0_mux0001_0_map23
    );
  my_cpu_ix_ctrl_or00001 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N199,
      I1 => my_cpu_N247,
      I2 => my_cpu_sp_ctrl_cmp_eq0024,
      I3 => my_cpu_dout_ctrl_cmp_eq0018,
      O => my_cpu_ix_ctrl(3)
    );
  my_cpu_dout_ctrl_14_0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      O => my_cpu_dout_ctrl_14_map0
    );
  my_cpu_dout_ctrl_14_6 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(7),
      O => my_cpu_dout_ctrl_14_map4
    );
  my_cpu_dout_ctrl_14_14 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(5),
      O => my_cpu_dout_ctrl_14_map7
    );
  my_cpu_dout_ctrl_14_24 : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_dout_ctrl_14_map7,
      I2 => my_cpu_dout_ctrl_14_map4,
      I3 => my_cpu_dout_ctrl_14_map0,
      O => my_cpu_dout_ctrl_14_map10
    );
  my_cpu_dout_ctrl_14_47 : LUT4
    generic map(
      INIT => X"444E"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(7),
      I3 => my_cpu_state(2),
      O => my_cpu_dout_ctrl_14_map17
    );
  my_cpu_dout_ctrl_14_61 : LUT4
    generic map(
      INIT => X"FF13"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_N202,
      O => my_cpu_dout_ctrl_14_map23
    );
  my_cpu_dout_ctrl_14_71 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(7),
      O => my_cpu_dout_ctrl_14_map27
    );
  my_cpu_dout_ctrl_14_85 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_dout_ctrl_14_map23,
      I2 => my_cpu_state(1),
      I3 => my_cpu_dout_ctrl_14_map27,
      O => my_cpu_dout_ctrl_14_map30
    );
  my_cpu_dout_ctrl_14_131 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_dout_ctrl_14_map30,
      I1 => my_cpu_state(5),
      I2 => my_cpu_dout_ctrl_14_map10,
      I3 => my_cpu_dout_ctrl_14_map17,
      O => my_cpu_dout_ctrl_14_map34
    );
  my_cpu_dout_ctrl_14_158 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_dout_ctrl_14_map34,
      I2 => my_cpu_N601,
      O => my_cpu_dout_ctrl(14)
    );
  my_cpu_dout_ctrl_12_4 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_9_Q,
      I1 => my_cpu_dout_ctrl_cmp_eq0004,
      I2 => my_cpu_dout_ctrl_cmp_eq0006,
      I3 => my_cpu_sp_ctrl_cmp_eq0016,
      O => my_cpu_dout_ctrl_12_map2
    );
  my_cpu_dout_ctrl_12_14 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_N197,
      I2 => my_cpu_sp_ctrl_cmp_eq0045,
      I3 => my_cpu_N258,
      O => my_cpu_dout_ctrl_12_map8
    );
  my_cpu_dout_ctrl_12_28 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_dout_ctrl_12_map2,
      I1 => my_cpu_dout_ctrl_12_map10,
      O => my_cpu_dout_ctrl(12)
    );
  my_cpu_dout_ctrl_4_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0015,
      I1 => my_cpu_sp_ctrl_cmp_eq0051,
      I2 => my_cpu_ix_ctrl(2),
      I3 => my_cpu_sp_ctrl_cmp_eq0019,
      O => N10129
    );
  my_cpu_dout_ctrl_4_Q : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_N3181,
      I2 => my_cpu_sp_ctrl_cmp_eq0004,
      I3 => N10129,
      O => my_cpu_dout_ctrl(4)
    );
  my_cpu_dout_ctrl_5_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0052,
      I1 => my_cpu_sp_ctrl_cmp_eq0004,
      I2 => my_cpu_N2821,
      I3 => N10131,
      O => my_cpu_dout_ctrl(5)
    );
  my_cpu_iy_ctrl_or00011 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N235,
      I1 => my_cpu_N247,
      I2 => my_cpu_sp_ctrl_cmp_eq0027,
      I3 => my_cpu_dout_ctrl_cmp_eq0012,
      O => my_cpu_iy_ctrl(2)
    );
  my_cpu_dout_ctrl_6_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0049,
      I1 => my_cpu_sp_ctrl_cmp_eq0018,
      I2 => my_cpu_dout_ctrl_cmp_eq0011,
      I3 => my_cpu_iy_ctrl(2),
      O => N10134
    );
  my_cpu_dout_ctrl_6_Q : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N10134,
      I1 => my_cpu_N3181,
      I2 => my_cpu_sp_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code(3),
      O => my_cpu_dout_ctrl(6)
    );
  my_cpu_iy_ctrl_or00001 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0026,
      I1 => my_cpu_N661,
      I2 => my_cpu_N166,
      I3 => my_cpu_sp_ctrl_cmp_eq0038,
      O => my_cpu_iy_ctrl(3)
    );
  my_cpu_dout_ctrl_7_Q : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0050,
      I1 => my_cpu_sp_ctrl_cmp_eq0067,
      I2 => my_cpu_dout_ctrl_cmp_eq0013,
      I3 => N10138,
      O => my_cpu_dout_ctrl(7)
    );
  my_cpu_dout_ctrl_10_1 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0031,
      I1 => my_cpu_N276,
      I2 => my_cpu_sp_ctrl_cmp_eq0004,
      I3 => my_cpu_Mrom_rom00004,
      O => my_cpu_dout_ctrl(10)
    );
  my_cpu_dout_ctrl_11_1 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0032,
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_sp_ctrl_cmp_eq0004,
      I3 => my_cpu_N277,
      O => my_cpu_dout_ctrl(11)
    );
  my_cpu_dout_ctrl_2_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0021,
      I1 => my_cpu_sp_ctrl_cmp_eq0073,
      I2 => my_cpu_sp_ctrl_cmp_eq0054,
      I3 => my_cpu_N339,
      O => N10146
    );
  my_cpu_dout_ctrl_2_Q : LUT4
    generic map(
      INIT => X"FF28"
    )
    port map (
      I0 => my_cpu_N276,
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(1),
      I3 => N10146,
      O => my_cpu_dout_ctrl(2)
    );
  my_cpu_dout_ctrl_1_21 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_N202,
      I3 => my_cpu_dout_ctrl_cmp_eq0010,
      O => my_cpu_N3181
    );
  my_cpu_dout_ctrl_8_3 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_sp_ctrl(4),
      I1 => my_cpu_sp_ctrl_cmp_eq0047,
      I2 => my_cpu_sp_ctrl_cmp_eq0017,
      O => my_cpu_dout_ctrl_8_map2
    );
  my_cpu_dout_ctrl_1_12 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_dout_ctrl_cmp_eq0008,
      I2 => my_cpu_N202,
      I3 => my_cpu_op_code(6),
      O => my_cpu_N277
    );
  my_cpu_next_state_1_51 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0013,
      I1 => my_cpu_ea(6),
      I2 => my_cpu_N158,
      I3 => my_cpu_dout_ctrl_cmp_eq0032,
      O => my_cpu_N1181
    );
  my_cpu_next_state_1_1 : LUT4
    generic map(
      INIT => X"F3F1"
    )
    port map (
      I0 => N10216,
      I1 => my_cpu_ea(2),
      I2 => my_cpu_sp_ctrl_cmp_eq0022,
      I3 => my_cpu_sp_ctrl_cmp_eq0021,
      O => my_cpu_N216
    );
  my_cpu_acca_or00009 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_45_Q,
      I1 => my_cpu_N169,
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_sp_ctrl_cmp_eq0005,
      O => my_cpu_acca_or0000_map3
    );
  my_cpu_pc_ctrl_3_18 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_9_Q,
      I1 => my_cpu_sp_ctrl_cmp_eq0043,
      I2 => my_cpu_pc_ctrl_3_map3,
      I3 => my_cpu_pc_ctrl_3_map5,
      O => my_cpu_pc_ctrl(3)
    );
  my_cpu_acca_ctrl_1_9 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_N309,
      I2 => my_cpu_md(1),
      I3 => my_cpu_sp_ctrl_cmp_eq0057,
      O => my_cpu_acca_ctrl_1_map3
    );
  my_cpu_acca_ctrl_1_19 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_Mrom_md_6_5_rom00008,
      I2 => my_cpu_md(4),
      I3 => my_cpu_sp_ctrl_cmp_eq0059,
      O => my_cpu_acca_ctrl_1_map7
    );
  my_cpu_acca_ctrl_2_32 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_sp_ctrl_cmp_eq0059,
      I2 => my_cpu_md(7),
      I3 => my_cpu_Mrom_md_6_5_rom00008,
      O => my_cpu_acca_ctrl_2_map13
    );
  my_cpu_acca_ctrl_2_46 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N179,
      I1 => my_cpu_Mmux_acca_ctrl_mux0004_5_f51,
      I2 => my_cpu_N226,
      I3 => my_cpu_acca_ctrl_2_map14,
      O => my_cpu_acca_ctrl_2_map15
    );
  my_vdu_reg_voffset_mux0000_4_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => my_vdu_reg_voffset(4),
      I2 => cpu_data_out(4),
      O => my_vdu_reg_voffset_mux0000(4)
    );
  my_vdu_reg_voffset_mux0000_3_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => my_vdu_reg_voffset(3),
      I2 => cpu_data_out(3),
      O => my_vdu_reg_voffset_mux0000(3)
    );
  my_vdu_reg_voffset_mux0000_2_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => my_vdu_reg_voffset(2),
      I2 => cpu_data_out(2),
      O => my_vdu_reg_voffset_mux0000(2)
    );
  my_vdu_reg_voffset_mux0000_1_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => my_vdu_reg_voffset(1),
      I2 => cpu_data_out(1),
      O => my_vdu_reg_voffset_mux0000(1)
    );
  my_vdu_reg_voffset_mux0000_0_1 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => my_vdu_reg_voffset(0),
      I2 => cpu_data_out(0),
      O => my_vdu_reg_voffset_mux0000(0)
    );
  my_cpu_next_state_2_51 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N1041,
      I1 => my_cpu_N146,
      I2 => my_cpu_N1941,
      I3 => my_cpu_N1251,
      O => my_cpu_next_state_2_map2
    );
  my_cpu_next_state_2_93 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_next_state_2_map20,
      I2 => my_cpu_N2211,
      I3 => my_cpu_next_state_2_map12,
      O => my_cpu_next_state_2_map24
    );
  my_cpu_next_state_2_1211 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0016,
      I1 => my_cpu_ea(5),
      I2 => my_cpu_alu_ctrl_cmp_eq0030,
      I3 => my_cpu_dout_ctrl_cmp_eq0018,
      O => my_cpu_next_state_2_map28
    );
  my_cpu_next_state_2_134 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2322,
      I1 => my_cpu_N149,
      I2 => my_cpu_sp_ctrl_cmp_eq0001,
      I3 => my_cpu_next_state_2_map28,
      O => my_cpu_next_state_2_map32
    );
  my_cpu_next_state_2_142 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(2),
      I1 => my_cpu_sp_ctrl_or0002,
      I2 => my_cpu_sp_ctrl_cmp_eq0051,
      I3 => my_cpu_sp_ctrl_cmp_eq0032,
      O => my_cpu_next_state_2_map35
    );
  my_cpu_next_state_2_161 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0040,
      I1 => my_cpu_dout_ctrl_cmp_eq0009,
      I2 => my_cpu_sp_ctrl_cmp_eq0007,
      I3 => my_cpu_next_state_or0003,
      O => my_cpu_next_state_2_map43
    );
  my_cpu_next_state_2_184 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_next_state_2_map32,
      I1 => my_cpu_next_state_2_map35,
      I2 => my_cpu_next_state_2_map44,
      O => my_cpu_next_state_2_map46
    );
  my_cpu_next_state_2_225 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N150,
      I1 => my_cpu_next_state_2_map24,
      I2 => my_cpu_next_state_2_map46,
      I3 => my_cpu_next_state_2_map52,
      O => my_cpu_next_state_2_map54
    );
  my_cpu_next_state_2_250 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0002,
      I1 => my_cpu_N2141,
      I2 => my_cpu_alu_ctrl_mux0009_34_Q,
      I3 => my_cpu_sp_ctrl_cmp_eq0007,
      O => my_cpu_next_state_2_map58
    );
  my_cpu_next_state_2_260 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_N1331,
      I1 => my_cpu_sp_ctrl_cmp_eq0023,
      I2 => my_cpu_ea(4),
      I3 => my_cpu_N881,
      O => my_cpu_next_state_2_map62
    );
  my_cpu_next_state_2_280 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0071,
      I1 => my_cpu_ea(2),
      I2 => my_cpu_ea(1),
      I3 => my_cpu_sp_ctrl_cmp_eq0073,
      O => my_cpu_next_state_2_map68
    );
  my_cpu_next_state_2_320 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_next_state_2_map2,
      I1 => my_cpu_next_state_2_map54,
      I2 => my_cpu_next_state_2_map73,
      O => my_cpu_next_state_2_map74
    );
  my_cpu_next_state_2_334 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0017,
      I1 => my_cpu_N125,
      I2 => my_cpu_dout_ctrl_cmp_eq0022,
      I3 => my_cpu_N1171,
      O => my_cpu_next_state_2_map77
    );
  my_cpu_next_state_2_3501 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_N125,
      I1 => my_cpu_dout_ctrl_cmp_eq0032,
      I2 => my_cpu_dout_ctrl_cmp_eq0001,
      I3 => my_cpu_next_state_2_map82,
      O => my_cpu_next_state_2_map84
    );
  my_cpu_next_state_2_366 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_cpu_N1331,
      I1 => my_cpu_N216,
      I2 => my_cpu_ea(4),
      I3 => my_cpu_next_state_2_map84,
      O => my_cpu_next_state_2_map87
    );
  my_cpu_next_state_2_430 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_next_state_2_map77,
      I1 => my_cpu_ea(2),
      I2 => my_cpu_next_state_2_map97,
      I3 => my_cpu_next_state_2_map87,
      O => my_cpu_next_state_2_map100
    );
  my_cpu_next_state_2_459 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_ea(3),
      I1 => my_cpu_next_state_2_map100,
      I2 => my_cpu_next_state_2_map74,
      O => my_cpu_next_state(2)
    );
  my_cpu_next_state_1_74 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0015,
      I1 => my_cpu_dout_ctrl_cmp_eq0023,
      I2 => my_cpu_dout_ctrl_cmp_eq0031,
      I3 => my_cpu_ix_ctrl(0),
      O => my_cpu_next_state_1_map21
    );
  my_cpu_next_state_1_79 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0028,
      I1 => my_cpu_N149,
      I2 => my_cpu_left_ctrl_cmp_eq0001,
      I3 => my_cpu_sp_ctrl_cmp_eq0038,
      O => my_cpu_next_state_1_map24
    );
  my_cpu_next_state_1_88 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N1941,
      I1 => my_cpu_next_state_1_map21,
      I2 => my_cpu_next_state_1_map24,
      O => my_cpu_next_state_1_map26
    );
  my_cpu_next_state_1_99 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N134,
      I1 => my_cpu_sp_ctrl_cmp_eq0027,
      I2 => my_cpu_next_state_cmp_eq0003,
      I3 => my_cpu_sp_ctrl_cmp_eq0006,
      O => my_cpu_next_state_1_map29
    );
  my_cpu_next_state_1_146 : LUT4
    generic map(
      INIT => X"3313"
    )
    port map (
      I0 => my_cpu_return_state_cmp_eq0011,
      I1 => my_cpu_next_state_or0013,
      I2 => my_cpu_N237,
      I3 => my_cpu_N2211,
      O => my_cpu_next_state_1_map46
    );
  my_cpu_next_state_1_218 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_cpu_ea(6),
      I1 => my_cpu_sp_ctrl_cmp_eq0061,
      I2 => my_cpu_ea(7),
      I3 => my_cpu_sp_ctrl_cmp_eq0029,
      O => my_cpu_next_state_1_map54
    );
  my_cpu_next_state_1_251 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_next_state_1_map29,
      I1 => my_cpu_next_state_1_map49,
      I2 => my_cpu_next_state_1_map62,
      O => my_cpu_next_state_1_map63
    );
  my_cpu_next_state_1_277 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0004,
      I1 => my_cpu_op_code_3_0_rom0000_57_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0014,
      I3 => my_cpu_alu_ctrl_cmp_eq0018,
      O => my_cpu_next_state_1_map67
    );
  my_cpu_next_state_1_307 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_N126,
      I1 => my_cpu_next_state_1_map74,
      I2 => my_cpu_next_state_1_map69,
      O => my_cpu_next_state_1_map76
    );
  my_cpu_next_state_1_338 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N330,
      I1 => my_cpu_next_state_mux0051(1),
      I2 => my_cpu_N2412,
      I3 => my_cpu_next_state_1_map81,
      O => my_cpu_next_state_1_map84
    );
  my_cpu_next_state_1_357 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_1_map26,
      I1 => my_cpu_next_state_1_map63,
      I2 => my_cpu_next_state_1_map76,
      I3 => my_cpu_next_state_1_map84,
      O => my_cpu_next_state_1_map86
    );
  my_cpu_next_state_1_378 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ea(4),
      I1 => my_cpu_N1521,
      I2 => my_cpu_N134,
      I3 => my_cpu_sp_ctrl_cmp_eq0025,
      O => my_cpu_next_state_1_map93
    );
  my_cpu_next_state_1_389 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => my_cpu_next_state_1_map88,
      I1 => my_cpu_ea(6),
      I2 => my_cpu_next_state_1_map93,
      I3 => my_cpu_ea(5),
      O => my_cpu_next_state_1_map96
    );
  my_cpu_next_state_1_474 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_N1222,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_next_state_mux0049(5),
      I3 => my_cpu_op_code(6),
      O => my_cpu_next_state_1_map118
    );
  my_cpu_next_state_1_497 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_next_state_1_map118,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      I3 => my_cpu_next_state_1_map113,
      O => my_cpu_next_state_1_map123
    );
  my_cpu_next_state_1_548 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N138,
      I1 => my_cpu_state_stack_0_1_141,
      I2 => my_cpu_next_state_1_map100,
      I3 => my_cpu_next_state_1_map125,
      O => my_cpu_next_state_1_map128
    );
  my_cpu_next_state_1_560 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_next_state_1_map86,
      I1 => my_cpu_next_state_1_map96,
      I2 => my_cpu_next_state_1_map128,
      O => my_cpu_next_state_1_map129
    );
  my_cpu_next_state_1_613 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_1_map7,
      I1 => my_cpu_next_state_1_map17,
      I2 => my_cpu_next_state_1_map129,
      I3 => my_cpu_next_state_1_map137,
      O => my_cpu_next_state(1)
    );
  my_cpu_next_state_2_222 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_ea(0),
      I1 => my_cpu_alu_ctrl_cmp_eq0021,
      I2 => my_cpu_dout_ctrl_cmp_eq0026,
      O => my_cpu_N1281
    );
  my_cpu_next_state_1_62 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_ea(1),
      I1 => my_cpu_N1281,
      I2 => my_cpu_dout_ctrl_cmp_eq0024,
      O => my_cpu_N126
    );
  my_cpu_pc_ctrl_4_14 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0042,
      I1 => my_cpu_addr_ctrl_8_Q,
      I2 => my_cpu_pc_ctrl_4_map2,
      I3 => my_cpu_pc_ctrl_4_map4,
      O => my_cpu_pc_ctrl(4)
    );
  my_cpu_pc_0_or00005 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_ix_ctrl(0),
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_alu_ctrl_cmp_eq0003,
      I3 => my_cpu_op_code_3_0_rom0000_50_Q,
      O => my_cpu_pc_0_or0000_map2
    );
  my_cpu_pc_0_or000017 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_pc_ctrl(5),
      I1 => my_cpu_pc_ctrl(3),
      I2 => my_cpu_pc_ctrl(4),
      I3 => my_cpu_pc_0_or0000_map2,
      O => my_cpu_pc_0_or0000_map5
    );
  my_cpu_pc_0_or000021 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_pc_0_or0000_map5,
      O => my_cpu_pc_0_or0000
    );
  my_cpu_accb_ctrl_1_14 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0014,
      I1 => my_cpu_ea(2),
      I2 => my_cpu_alu_ctrl_cmp_eq0016,
      I3 => my_cpu_ea(4),
      O => my_cpu_accb_ctrl_1_1_map2
    );
  my_cpu_accb_ctrl_1_19 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0017,
      I1 => my_cpu_ea(5),
      I2 => my_cpu_alu_ctrl_cmp_eq0018,
      I3 => my_cpu_ea(6),
      O => my_cpu_accb_ctrl_1_1_map5
    );
  my_cpu_accb_ctrl_1_131 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0019,
      I1 => my_cpu_ea(7),
      I2 => my_cpu_alu_ctrl_cmp_eq0012,
      I3 => my_cpu_ea(0),
      O => my_cpu_accb_ctrl_1_1_map11
    );
  my_cpu_pc_ctrl_5_16 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(7),
      I3 => my_cpu_op_code_3_0_rom0000_55_Q,
      O => my_cpu_pc_ctrl_5_map7
    );
  my_cpu_pc_ctrl_5_31 : LUT4
    generic map(
      INIT => X"0501"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_cc_ctrl_and0034,
      I3 => my_cpu_N2111,
      O => my_cpu_pc_ctrl_5_map13
    );
  my_cpu_pc_ctrl_5_107 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_N149,
      I2 => my_cpu_sp_ctrl_cmp_eq0006,
      I3 => my_cpu_N2421,
      O => my_cpu_pc_ctrl_5_map25
    );
  my_cpu_pc_ctrl_5_125 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N224,
      I1 => my_cpu_pc_ctrl_5_map20,
      I2 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_ctrl(5)
    );
  my_cpu_cc_ctrl_1_15 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N179,
      I1 => my_cpu_alu_ctrl_cmp_eq0035,
      I2 => my_cpu_dout_ctrl_cmp_eq0006,
      I3 => my_cpu_cc_ctrl_1_map4,
      O => my_cpu_cc_ctrl_1_map6
    );
  my_cpu_cc_ctrl_1_50 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_md(7),
      I2 => my_cpu_md(6),
      I3 => my_cpu_md(5),
      O => my_cpu_cc_ctrl_1_map19
    );
  my_cpu_cc_ctrl_1_59 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_Mrom_md_3_0_rom000015,
      I1 => my_cpu_sp_ctrl_cmp_eq0057,
      I2 => my_cpu_sp_ctrl_cmp_eq0059,
      I3 => my_cpu_cc_ctrl_1_map19,
      O => my_cpu_cc_ctrl_1_map21
    );
  my_cpu_cc_ctrl_1_83 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_cc_ctrl_1_map13,
      I1 => my_cpu_Mmux_cc_ctrl_mux0002_5_f5_117,
      I2 => my_cpu_N226,
      I3 => my_cpu_cc_ctrl_1_map21,
      O => my_cpu_cc_ctrl_1_map25
    );
  my_cpu_cc_ctrl_1_92 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_cc_ctrl_1_map6,
      I1 => my_cpu_cc_ctrl_1_map25,
      O => my_cpu_cc_ctrl(1)
    );
  my_cpu_up_ctrl_2_7 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0017,
      I1 => my_cpu_N125,
      I2 => my_cpu_dout_ctrl_cmp_eq0019,
      I3 => my_cpu_ea(3),
      O => my_cpu_up_ctrl_2_map3
    );
  my_cpu_up_ctrl_2_71 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_ea(7),
      I2 => my_cpu_sp_ctrl_cmp_eq0068,
      I3 => my_cpu_N1331,
      O => my_cpu_up_ctrl_2_map19
    );
  my_cpu_up_ctrl_2_81 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_N235,
      I1 => my_cpu_up_ctrl_2_map15,
      I2 => my_cpu_up_ctrl_2_map19,
      O => my_cpu_up_ctrl_2_map21
    );
  my_cpu_up_ctrl_2_142 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N154,
      I1 => my_cpu_up_ctrl_2_map21,
      I2 => my_cpu_up_ctrl_2_map27,
      I3 => my_cpu_up_ctrl_2_map33,
      O => my_cpu_up_ctrl_2_map35
    );
  my_cpu_pc_ctrl_2_47 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_cc(0),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_N167,
      O => my_cpu_pc_ctrl_2_map18
    );
  my_cpu_pc_ctrl_2_122 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_cc(0),
      I1 => my_cpu_Mrom_rom000010,
      I2 => my_cpu_N202,
      I3 => my_cpu_return_state_cmp_eq0009,
      O => my_cpu_pc_ctrl_2_map35
    );
  my_cpu_pc_ctrl_2_134 : LUT4
    generic map(
      INIT => X"FBBB"
    )
    port map (
      I0 => my_cpu_pc_ctrl_2_map35,
      I1 => my_cpu_return_state_cmp_eq0003,
      I2 => my_cpu_acca_ctrl_mux0005(3),
      I3 => my_cpu_cc(1),
      O => my_cpu_pc_ctrl_2_map39
    );
  my_cpu_pc_ctrl_2_158 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_cc(2),
      I1 => my_cpu_pc_ctrl_2_map41,
      I2 => my_cpu_pc_ctrl_2_map31,
      I3 => my_cpu_pc_ctrl_2_map39,
      O => my_cpu_pc_ctrl_2_map43
    );
  my_cpu_pc_ctrl_2_247 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0011,
      I1 => my_cpu_pc_ctrl_2_map43,
      I2 => my_cpu_pc_ctrl_2_map9,
      I3 => my_cpu_pc_ctrl_2_map56,
      O => my_cpu_pc_ctrl(2)
    );
  my_cpu_next_state_3_18 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0012,
      I1 => my_cpu_N1031,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_59_Q,
      O => my_cpu_next_state_3_map9
    );
  my_cpu_next_state_3_69 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_75_Q,
      I1 => my_cpu_N77,
      I2 => my_cpu_alu_ctrl_cmp_eq0001,
      I3 => my_cpu_op_code_3_0_rom0000_67_Q,
      O => my_cpu_next_state_3_map24
    );
  my_cpu_next_state_3_159 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N137,
      I1 => my_cpu_N150,
      I2 => my_cpu_next_state_3_map39,
      O => my_cpu_next_state_3_map40
    );
  my_cpu_next_state_3_175 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_next_state_mux0038(3),
      I1 => my_cpu_sp_ctrl_or0002,
      I2 => my_cpu_alu_ctrl_cmp_eq0006,
      I3 => my_cpu_next_state_3_map41,
      O => my_cpu_next_state_3_map44
    );
  my_cpu_next_state_3_181 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0025,
      I1 => my_cpu_return_state_cmp_eq0024,
      I2 => my_cpu_alu_ctrl_cmp_eq0033,
      I3 => my_cpu_dout_ctrl_cmp_eq0002,
      O => my_cpu_next_state_3_map47
    );
  my_cpu_next_state_3_184 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_cc(7),
      I1 => my_cpu_sp_ctrl_cmp_eq0032,
      I2 => my_cpu_next_state_3_map47,
      O => my_cpu_next_state_3_map49
    );
  my_cpu_next_state_3_264 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_N1161,
      I1 => my_cpu_N881,
      I2 => my_cpu_ea(6),
      I3 => my_cpu_dout_ctrl_cmp_eq0032,
      O => my_cpu_next_state_3_map61
    );
  my_cpu_next_state_3_276 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_N126,
      I1 => my_cpu_ea(2),
      I2 => my_cpu_ea(3),
      I3 => my_cpu_dout_ctrl_cmp_eq0022,
      O => my_cpu_next_state_3_map66
    );
  my_cpu_next_state_3_295 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_next_state_3_map66,
      I1 => my_cpu_ea(4),
      I2 => my_cpu_dout_ctrl_cmp_eq0016,
      I3 => my_cpu_dout_ctrl_cmp_eq0020,
      O => my_cpu_next_state_3_map70
    );
  my_cpu_next_state_1_92 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_ea(0),
      I1 => my_cpu_ea(1),
      O => my_cpu_N1411
    );
  my_cpu_cc_mux0001_5_131 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_22_Q,
      I1 => my_cpu_alu_ctrl_24_Q,
      O => my_cpu_N1241
    );
  my_cpu_sp_ctrl_2_11 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_N330,
      I1 => my_cpu_md(2),
      I2 => my_cpu_N2151,
      I3 => my_cpu_sp_ctrl_or0002,
      O => my_cpu_N392
    );
  my_cpu_sp_ctrl_2_5 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N125,
      I1 => my_cpu_sp_ctrl_cmp_eq0069,
      I2 => my_cpu_N230,
      I3 => my_cpu_sp_ctrl_cmp_eq0071,
      O => my_cpu_sp_ctrl_2_map2
    );
  my_cpu_sp_ctrl_2_71 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ea(5),
      I1 => my_cpu_N248,
      I2 => my_cpu_ea(7),
      I3 => my_cpu_N247,
      O => my_cpu_sp_ctrl_2_map23
    );
  my_cpu_sp_ctrl_2_113 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_2_map2,
      I1 => my_cpu_sp_ctrl_2_map4,
      I2 => my_cpu_sp_ctrl_2_map20,
      I3 => my_cpu_sp_ctrl_2_map30,
      O => my_cpu_sp_ctrl_2_map32
    );
  my_cpu_sp_ctrl_2_146 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => my_cpu_md(5),
      I1 => my_cpu_sp_ctrl_cmp_eq0059,
      I2 => my_cpu_N3121,
      I3 => my_cpu_N392,
      O => my_cpu_sp_ctrl_2_map38
    );
  my_cpu_sp_ctrl_2_155 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_sp_ctrl_2_map38,
      I2 => my_cpu_N581,
      I3 => my_cpu_sp_ctrl_2_map32,
      O => my_cpu_sp_ctrl(2)
    );
  my_cpu_next_state_4_124 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N146,
      I1 => my_cpu_N1261,
      I2 => my_cpu_next_state_4_map21,
      O => my_cpu_next_state_4_map23
    );
  my_cpu_next_state_4_157 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_return_state_cmp_eq0003,
      I1 => my_cpu_sp_ctrl_cmp_eq0007,
      I2 => my_cpu_left_ctrl_cmp_eq0002,
      I3 => my_cpu_alu_ctrl_cmp_eq0018,
      O => my_cpu_next_state_4_map33
    );
  my_cpu_next_state_4_170 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N1801,
      I1 => my_cpu_ea(4),
      I2 => my_cpu_ea(0),
      I3 => my_cpu_ea(5),
      O => my_cpu_next_state_4_map38
    );
  my_cpu_next_state_4_188 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N129,
      I1 => my_cpu_next_state_4_map27,
      I2 => my_cpu_next_state_4_map40,
      O => my_cpu_next_state_4_map41
    );
  my_cpu_next_state_4_212 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N138,
      I1 => my_cpu_state_stack_0_4_144,
      I2 => my_cpu_N200,
      I3 => my_cpu_next_state_4_map41,
      O => my_cpu_next_state_4_map44
    );
  my_cpu_next_state_4_234 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N571,
      I1 => my_cpu_next_state_4_map23,
      I2 => my_cpu_next_state_4_map44,
      O => my_cpu_next_state_4_map46
    );
  my_cpu_next_state_4_259 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_N1421,
      I1 => my_cpu_ea(2),
      I2 => my_cpu_ea(3),
      I3 => my_cpu_sp_ctrl_cmp_eq0022,
      O => my_cpu_next_state_4_map53
    );
  my_cpu_next_state_4_326 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_ea(7),
      I1 => my_cpu_next_state_4_map60,
      I2 => my_cpu_next_state_4_map46,
      O => my_cpu_next_state(4)
    );
  secd_button_and0000_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => cpu_rw,
      I1 => cpu_data_in_0_and0008,
      I2 => cpu_vma,
      I3 => cpu_addr(0),
      O => N11926
    );
  secd_button_and0000 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => N7,
      I1 => N14,
      I2 => N11926,
      I3 => cpu_data_in_0_and0000,
      O => secd_button_and0000_24
    );
  my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and00004 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ascii(0),
      I1 => my_keyboard_my_ps2_keyboard_interface_ascii(1),
      I2 => my_keyboard_my_ps2_keyboard_interface_ascii(2),
      I3 => my_keyboard_my_ps2_keyboard_interface_ascii(3),
      O => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000_map2
    );
  my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and00009 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ascii(4),
      I1 => my_keyboard_my_ps2_keyboard_interface_ascii(5),
      I2 => my_keyboard_my_ps2_keyboard_interface_ascii(6),
      I3 => my_keyboard_my_ps2_keyboard_interface_ascii(7),
      O => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000_map5
    );
  my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and000025 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000_map10,
      I1 => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000_map2,
      I2 => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000_map5,
      O => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000
    );
  my_cpu_vma2 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_4_Q,
      I1 => my_cpu_N1212,
      I2 => my_cpu_addr_ctrl_2_Q_138,
      O => my_cpu_vma_map1
    );
  my_cpu_vma10 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_3_Q,
      I1 => my_cpu_addr_ctrl_7_Q,
      I2 => my_cpu_vma_map3,
      O => my_cpu_vma_map5
    );
  my_cpu_vma28 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_1_Q_137,
      I1 => my_cpu_vma_map1,
      I2 => my_cpu_addr_ctrl_6_Q,
      I3 => my_cpu_vma_map5,
      O => cpu_vma
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_311 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(0),
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => make_secd_my_secd_system_my_control_unit_N35
    );
  my_keyboard_kbd_read_not00011 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105,
      I1 => my_keyboard_kbd_read_and0000,
      O => my_keyboard_kbd_read_not0001
    );
  my_keyboard_kbd_ctrl_not00021 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => N33,
      O => my_keyboard_kbd_ctrl_not0002
    );
  led_reg_0_and00001 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cpu_rw,
      I1 => N7,
      I2 => cpu_addr(4),
      I3 => N42,
      O => led_reg_0_and0000
    );
  lcd_d_and00001 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => cpu_addr(4),
      I1 => N7,
      I2 => cpu_rw,
      I3 => N42,
      O => lcd_d_and0000
    );
  lcd_cs_mux00011_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => cpu_addr(7),
      I1 => cpu_addr(6),
      I2 => cpu_addr(5),
      O => N11982
    );
  lcd_cs_mux00011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => N54,
      I2 => N11982,
      I3 => N48,
      O => N42
    );
  my_keyboard_kbd_read_and000016 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cpu_addr(6),
      I1 => cpu_rw,
      I2 => cpu_addr(7),
      I3 => cpu_addr(0),
      O => my_keyboard_kbd_read_and0000_map7
    );
  my_keyboard_kbd_read_and000028 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => N54,
      I1 => N7,
      I2 => my_keyboard_kbd_read_and0000_map1,
      I3 => my_keyboard_kbd_read_and0000_map7,
      O => my_keyboard_kbd_read_and0000
    );
  my_cpu_rw_SW0 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_addr_ctrl_7_Q,
      I1 => my_cpu_N2161,
      I2 => my_cpu_N712,
      I3 => my_cpu_state(7),
      O => N12007
    );
  my_cpu_rw : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_addr_ctrl_2_Q_138,
      I3 => N12007,
      O => cpu_rw
    );
  my_uart_Read_mux00031 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => uart_cs,
      I1 => cpu_addr(0),
      I2 => cpu_rw,
      O => my_uart_Read_mux0003
    );
  my_secd_ram_write_pulse_mux00031 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_secd_ram_state(5),
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I2 => my_secd_ram_ram_out_mux(1),
      I3 => my_secd_ram_state(3),
      O => my_secd_ram_write_pulse_mux0003
    );
  my_vdu_reg_voffset_and000111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => cpu_rw,
      I1 => vdu_cs,
      O => my_vdu_reg_voffset_and0001
    );
  my_uart_Load_mux00031 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => uart_cs,
      I1 => cpu_addr(0),
      I2 => cpu_rw,
      O => my_uart_Load_mux0003
    );
  my_uart_CtrlReg_not00021 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => uart_cs,
      I1 => cpu_addr(0),
      I2 => cpu_rw,
      O => my_uart_CtrlReg_not0002
    );
  Mmux_uart_cs11 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => N7,
      I1 => N54,
      I2 => cpu_addr(5),
      I3 => N47,
      O => uart_cs
    );
  my_cpu_alu_ctrl_22_18 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f514,
      I2 => my_cpu_op_code_3_0_rom0000_239_Q,
      I3 => my_cpu_N192,
      O => my_cpu_alu_ctrl_22_map8
    );
  my_keyboard_kbd_write_not00011_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => cpu_addr(5),
      I1 => cpu_addr(6),
      I2 => cpu_addr(4),
      I3 => cpu_rw,
      O => N12035
    );
  my_keyboard_kbd_write_not00011 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => cpu_addr(7),
      I1 => N54,
      I2 => N7,
      I3 => N12035,
      O => N33
    );
  my_keyboard_kbd_write_not000121 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => N33,
      I1 => cpu_addr(0),
      O => my_keyboard_kbd_tx_data_not0002
    );
  my_vdu_req_write_not0001_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_vdu_req_write_310,
      I1 => my_vdu_ack_write_328,
      O => N12039
    );
  my_vdu_req_write_not0001_SW1 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => cpu_addr(1),
      I1 => cpu_addr(0),
      I2 => cpu_addr(2),
      O => N12040
    );
  my_vdu_req_write_not0001 : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => cpu_rw,
      I1 => vdu_cs,
      I2 => N12040,
      I3 => N12039,
      O => my_vdu_req_write_not0001_334
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_361 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(2),
      I1 => make_secd_my_secd_system_my_control_unit_sp(0),
      I2 => make_secd_my_secd_system_my_control_unit_sp(1),
      O => make_secd_my_secd_system_my_control_unit_N43
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_351 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(0),
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => make_secd_my_secd_system_my_control_unit_N42
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_341 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(2),
      I1 => make_secd_my_secd_system_my_control_unit_sp(1),
      I2 => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_N41
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_331 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(0),
      I1 => make_secd_my_secd_system_my_control_unit_sp(1),
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => make_secd_my_secd_system_my_control_unit_N40
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_321 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(2),
      I1 => make_secd_my_secd_system_my_control_unit_sp(0),
      I2 => make_secd_my_secd_system_my_control_unit_sp(1),
      O => make_secd_my_secd_system_my_control_unit_N37
    );
  my_secd_ram_ram_io_10_and00001 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => N6,
      I1 => my_secd_ram_state(3),
      I2 => my_secd_ram_state(4),
      I3 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_secd_ram_ram_io_10_not0000_inv
    );
  my_secd_ram_ram_io_0_mux000011 : LUT4
    generic map(
      INIT => X"5501"
    )
    port map (
      I0 => my_secd_ram_ram_out_mux(1),
      I1 => my_secd_ram_state(5),
      I2 => my_secd_ram_state(6),
      I3 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => N6
    );
  my_cpu_alu_ctrl_31_12 : LUT4
    generic map(
      INIT => X"B111"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f524,
      I2 => my_cpu_alu_ctrl_mux0009_5_Q,
      I3 => my_cpu_N2611,
      O => my_cpu_alu_ctrl_31_map6
    );
  my_cpu_cc_out_2_or000015 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_31_Q,
      I1 => my_cpu_alu_ctrl_11_Q,
      I2 => my_cpu_alu_ctrl_18_Q,
      I3 => my_cpu_alu_ctrl_9_Q,
      O => my_cpu_cc_out_2_or0000_map8
    );
  my_cpu_cc_out_2_or000024 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2171,
      I1 => my_cpu_N2310,
      I2 => my_cpu_cc_out_2_or0000_map2,
      I3 => my_cpu_cc_out_2_or0000_map9,
      O => my_cpu_cc_out_2_or0000
    );
  my_cpu_alu_ctrl_33_4 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0004,
      I1 => my_cpu_op_code_3_0_rom0000_139_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0031,
      I3 => my_cpu_alu_ctrl_cmp_eq0032,
      O => my_cpu_alu_ctrl_33_map2
    );
  my_cpu_alu_ctrl_33_35 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_250_Q,
      I2 => my_cpu_N159,
      I3 => my_cpu_op_code_3_0_rom0000_213_Q,
      O => my_cpu_alu_ctrl_33_map12
    );
  my_vdu_reg_vcursor_not000211 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_character_not0002_bdd2,
      O => my_vdu_reg_vcursor_not0002
    );
  my_vdu_reg_hcursor_not000211 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => cpu_addr(1),
      I1 => cpu_addr(0),
      I2 => my_vdu_reg_character_not0002_bdd2,
      O => my_vdu_reg_hcursor_not0002
    );
  my_vdu_reg_colour_not000211 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_character_not0002_bdd2,
      O => my_vdu_reg_colour_not0002
    );
  my_vdu_reg_character_not000231 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => vdu_cs,
      I2 => cpu_rw,
      O => my_vdu_reg_character_not0002_bdd2
    );
  my_vdu_reg_character_not000211 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_character_not0002_bdd2,
      O => my_vdu_reg_character_not0002
    );
  lcd_cs_mux0001111 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cpu_addr(8),
      I1 => cpu_vma,
      I2 => cpu_addr(9),
      I3 => cpu_data_in_0_and0008,
      O => N54
    );
  Mmux_vdu_cs11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => N7,
      I1 => N54,
      I2 => cpu_addr(5),
      I3 => N47,
      O => vdu_cs
    );
  Mmux_cpu_data_in_0_111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_addr(15),
      O => N7
    );
  my_secd_ram_write_pulse_mux000321 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => secd_ram_cs,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I2 => cpu_rw,
      O => my_secd_ram_ram_out_mux(1)
    );
  secd_ram_cs_mux000011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cpu_addr(11),
      I1 => cpu_addr(13),
      I2 => cpu_addr(10),
      I3 => cpu_addr(12),
      O => cpu_data_in_0_and0008
    );
  Mmux_secd_ram_cs11 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => N7,
      I1 => cpu_vma,
      I2 => cpu_data_in_0_and0008,
      I3 => N9,
      O => secd_ram_cs
    );
  my_secd_ram_ram_io_9_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(9),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(25),
      O => N12137
    );
  my_secd_ram_ram_io_9_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(1),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12137,
      O => my_secd_ram_ram_io_9_mux0000_78
    );
  my_secd_ram_ram_io_8_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(8),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(24),
      O => N12139
    );
  my_secd_ram_ram_io_8_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(0),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12139,
      O => my_secd_ram_ram_io_8_mux0000_62
    );
  my_secd_ram_ram_io_7_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(7),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(23),
      O => N12141
    );
  my_secd_ram_ram_io_7_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(7),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12141,
      O => my_secd_ram_ram_io_7_mux0000_65
    );
  my_secd_ram_ram_io_6_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(6),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(22),
      O => N12143
    );
  my_secd_ram_ram_io_6_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(6),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12143,
      O => my_secd_ram_ram_io_6_mux0000_69
    );
  my_secd_ram_ram_io_5_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(5),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(21),
      O => N12145
    );
  my_secd_ram_ram_io_5_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(5),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12145,
      O => my_secd_ram_ram_io_5_mux0000_72
    );
  my_secd_ram_ram_io_4_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(4),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(20),
      O => N12147
    );
  my_secd_ram_ram_io_4_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(4),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12147,
      O => my_secd_ram_ram_io_4_mux0000_76
    );
  my_secd_ram_ram_io_3_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(3),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(19),
      O => N12149
    );
  my_secd_ram_ram_io_3_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(3),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12149,
      O => my_secd_ram_ram_io_3_mux0000_80
    );
  my_secd_ram_ram_io_2_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(2),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(18),
      O => N12151
    );
  my_secd_ram_ram_io_2_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(2),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12151,
      O => my_secd_ram_ram_io_2_mux0000_64
    );
  my_secd_ram_ram_io_1_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(1),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(17),
      O => N12153
    );
  my_secd_ram_ram_io_1_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(1),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12153,
      O => my_secd_ram_ram_io_1_mux0000_67
    );
  my_secd_ram_ram_io_15_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(15),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(31),
      O => N12155
    );
  my_secd_ram_ram_io_15_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(7),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12155,
      O => my_secd_ram_ram_io_15_mux0000_79
    );
  my_secd_ram_ram_io_14_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(14),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(30),
      O => N12157
    );
  my_secd_ram_ram_io_14_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(6),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12157,
      O => my_secd_ram_ram_io_14_mux0000_63
    );
  my_secd_ram_ram_io_13_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(13),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(29),
      O => N12159
    );
  my_secd_ram_ram_io_13_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(5),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12159,
      O => my_secd_ram_ram_io_13_mux0000_66
    );
  my_secd_ram_ram_io_12_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(12),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(28),
      O => N12161
    );
  my_secd_ram_ram_io_12_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(4),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12161,
      O => my_secd_ram_ram_io_12_mux0000_70
    );
  my_secd_ram_ram_io_11_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(11),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(27),
      O => N12163
    );
  my_secd_ram_ram_io_11_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(3),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12163,
      O => my_secd_ram_ram_io_11_mux0000_73
    );
  my_secd_ram_ram_io_10_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(10),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(26),
      O => N12165
    );
  my_secd_ram_ram_io_10_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(2),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12165,
      O => my_secd_ram_ram_io_10_mux0000_77
    );
  my_secd_ram_ram_io_0_mux0000_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N6,
      I1 => make_secd_my_secd_system_my_datapath_ram_out(0),
      I2 => N13,
      I3 => make_secd_my_secd_system_my_datapath_ram_out(16),
      O => N12167
    );
  my_secd_ram_ram_io_0_mux0000 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_out(0),
      I1 => my_secd_ram_ram_out_mux(1),
      I2 => N12167,
      O => my_secd_ram_ram_io_0_mux0000_71
    );
  my_cpu_cc_out_3_or0000 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_2_Q,
      I1 => my_cpu_alu_ctrl_3_Q,
      I2 => my_cpu_alu_ctrl_33_Q,
      I3 => N12169,
      O => my_cpu_cc_out_3_or0000_162
    );
  my_cpu_cc_out_2_or0001_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_34_Q,
      I1 => my_cpu_alu_ctrl_32_Q,
      I2 => my_cpu_alu_ctrl_15_Q,
      I3 => my_cpu_alu_ctrl_14_Q,
      O => N12171
    );
  my_cpu_cc_out_2_or0001 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_2_Q,
      I1 => my_cpu_alu_ctrl_3_Q,
      I2 => my_cpu_alu_ctrl_33_Q,
      I3 => N12171,
      O => my_cpu_cc_out_2_or0001_170
    );
  my_cpu_address_15_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(15),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(15),
      O => my_cpu_address_15_map6
    );
  my_cpu_address_14_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(14),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(14),
      O => my_cpu_address_14_map6
    );
  my_cpu_address_13_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(13),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(13),
      O => my_cpu_address_13_map6
    );
  my_cpu_address_12_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(12),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(12),
      O => my_cpu_address_12_map6
    );
  my_cpu_address_11_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(11),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(11),
      O => my_cpu_address_11_map6
    );
  my_cpu_address_10_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(10),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(10),
      O => my_cpu_address_10_map6
    );
  my_cpu_pre_code_mux0001_0_1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_pre_code(7),
      I1 => my_cpu_pre_code_or0000,
      I2 => my_cpu_pre_ctrl(1),
      I3 => cpu_data_in(7),
      O => my_cpu_pre_code_mux0001(0)
    );
  my_cpu_cc_out_0_or00061 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_16_Q,
      I1 => my_cpu_alu_ctrl_14_Q,
      I2 => my_cpu_alu_ctrl_20_Q,
      I3 => my_cpu_alu_ctrl_18_Q,
      O => my_cpu_cc_out_0_or0006
    );
  my_cpu_op_code_mux0001_0_1 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_op_ctrl(1),
      I1 => cpu_data_in(7),
      I2 => my_cpu_op_code(7),
      I3 => my_cpu_op_ctrl(0),
      O => my_cpu_op_code_mux0001(0)
    );
  my_cpu_address_9_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_addr_ctrl_1_Q_137,
      I1 => my_cpu_pc(9),
      I2 => my_cpu_ea(9),
      I3 => my_cpu_N415,
      O => my_cpu_address_9_map2
    );
  my_cpu_address_9_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(9),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(9),
      O => my_cpu_address_9_map6
    );
  my_cpu_address_8_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_addr_ctrl_1_Q_137,
      I1 => my_cpu_pc(8),
      I2 => my_cpu_ea(8),
      I3 => my_cpu_N415,
      O => my_cpu_address_8_map2
    );
  my_cpu_address_8_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(8),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(8),
      O => my_cpu_address_8_map6
    );
  my_cpu_cc_mux0001_0_41 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f520,
      I2 => my_cpu_op_code_3_0_rom0000_245_Q,
      I3 => my_cpu_N192,
      O => my_cpu_cc_mux0001_0_map14
    );
  my_cpu_cc_mux0001_0_59 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left(7),
      I1 => my_cpu_N1241,
      I2 => my_cpu_cc_mux0001_0_map10,
      I3 => my_cpu_cc_mux0001_0_map14,
      O => my_cpu_cc_mux0001_0_map17
    );
  my_cpu_cc_mux0001_0_164 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_alu_ctrl_22_Q,
      I1 => my_cpu_N306,
      I2 => my_cpu_cc_mux0001_0_map31,
      I3 => my_cpu_cc_mux0001_0_map36,
      O => my_cpu_cc_mux0001_0_map39
    );
  my_cpu_cc_mux0001_0_196 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_cc(7),
      I1 => my_cpu_cc_mux0001_0_map39,
      I2 => my_cpu_alu_ctrl_21_Q,
      I3 => my_cpu_left(7),
      O => my_cpu_cc_mux0001_0_map42
    );
  my_cpu_cc_mux0001_0_232 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(1),
      I1 => my_cpu_cc_mux0001_0_map17,
      I2 => my_cpu_cc_mux0001_0_map1,
      I3 => my_cpu_cc_mux0001_0_map42,
      O => my_cpu_cc_mux0001_0_map45
    );
  my_cpu_cc_mux0001_0_243 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(2),
      I1 => cpu_data_in(7),
      I2 => my_cpu_cc_mux0001_0_map45,
      O => my_cpu_cc_mux0001(0)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_6 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_a(8),
      I1 => make_secd_my_secd_system_my_control_unit_N36,
      I2 => make_secd_my_secd_system_my_control_unit_N21,
      I3 => make_secd_my_secd_system_my_control_unit_N4,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map3
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_17 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N43,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_8_278,
      I2 => make_secd_my_secd_system_my_control_unit_N37,
      I3 => make_secd_my_secd_system_my_control_unit_stack_4_8_269,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map8
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_22 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N40,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_8_305,
      I2 => make_secd_my_secd_system_my_control_unit_N41,
      I3 => make_secd_my_secd_system_my_control_unit_stack_5_8_260,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_62 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map11,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map19,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map21
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_6 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_a(7),
      I1 => make_secd_my_secd_system_my_control_unit_N36,
      I2 => make_secd_my_secd_system_my_control_unit_N21,
      I3 => make_secd_my_secd_system_my_control_unit_N4,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map3
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_17 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N43,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_7_277,
      I2 => make_secd_my_secd_system_my_control_unit_N37,
      I3 => make_secd_my_secd_system_my_control_unit_stack_4_7_268,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map8
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_22 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N40,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_7_304,
      I2 => make_secd_my_secd_system_my_control_unit_N41,
      I3 => make_secd_my_secd_system_my_control_unit_stack_5_7_259,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_62 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map11,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map19,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map21
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_6 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_a(6),
      I1 => make_secd_my_secd_system_my_control_unit_N36,
      I2 => make_secd_my_secd_system_my_control_unit_N21,
      I3 => make_secd_my_secd_system_my_control_unit_N4,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map3
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_17 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N43,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_6_276,
      I2 => make_secd_my_secd_system_my_control_unit_N37,
      I3 => make_secd_my_secd_system_my_control_unit_stack_4_6_267,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map8
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_22 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N40,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_6_303,
      I2 => make_secd_my_secd_system_my_control_unit_N41,
      I3 => make_secd_my_secd_system_my_control_unit_stack_5_6_258,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_62 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map11,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map19,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map21
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_6 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_a(5),
      I1 => make_secd_my_secd_system_my_control_unit_N36,
      I2 => make_secd_my_secd_system_my_control_unit_N21,
      I3 => make_secd_my_secd_system_my_control_unit_N4,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map3
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_17 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N43,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_5_275,
      I2 => make_secd_my_secd_system_my_control_unit_N37,
      I3 => make_secd_my_secd_system_my_control_unit_stack_4_5_266,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map8
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_22 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N40,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_5_302,
      I2 => make_secd_my_secd_system_my_control_unit_N41,
      I3 => make_secd_my_secd_system_my_control_unit_stack_5_5_257,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_62 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map11,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map19,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map21
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_6 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_a(4),
      I1 => make_secd_my_secd_system_my_control_unit_N36,
      I2 => make_secd_my_secd_system_my_control_unit_N21,
      I3 => make_secd_my_secd_system_my_control_unit_N4,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map3
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_17 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N43,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_4_274,
      I2 => make_secd_my_secd_system_my_control_unit_N37,
      I3 => make_secd_my_secd_system_my_control_unit_stack_4_4_265,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map8
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_22 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N40,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_4_301,
      I2 => make_secd_my_secd_system_my_control_unit_N41,
      I3 => make_secd_my_secd_system_my_control_unit_stack_5_4_256,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_62 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map11,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map19,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map21
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_6 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_a(3),
      I1 => make_secd_my_secd_system_my_control_unit_N36,
      I2 => make_secd_my_secd_system_my_control_unit_N21,
      I3 => make_secd_my_secd_system_my_control_unit_N4,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map3
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_17 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N43,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_3_273,
      I2 => make_secd_my_secd_system_my_control_unit_N37,
      I3 => make_secd_my_secd_system_my_control_unit_stack_4_3_264,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map8
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_22 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N40,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_3_300,
      I2 => make_secd_my_secd_system_my_control_unit_N41,
      I3 => make_secd_my_secd_system_my_control_unit_stack_5_3_255,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_62 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map11,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map19,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map21
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_6 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_a(2),
      I1 => make_secd_my_secd_system_my_control_unit_N36,
      I2 => make_secd_my_secd_system_my_control_unit_N21,
      I3 => make_secd_my_secd_system_my_control_unit_N4,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map3
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_17 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N43,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_2_272,
      I2 => make_secd_my_secd_system_my_control_unit_N37,
      I3 => make_secd_my_secd_system_my_control_unit_stack_4_2_263,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map8
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_22 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N40,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_2_299,
      I2 => make_secd_my_secd_system_my_control_unit_N41,
      I3 => make_secd_my_secd_system_my_control_unit_stack_5_2_254,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_62 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map11,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map19,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map21
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_6 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_a(1),
      I1 => make_secd_my_secd_system_my_control_unit_N36,
      I2 => make_secd_my_secd_system_my_control_unit_N21,
      I3 => make_secd_my_secd_system_my_control_unit_N4,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map3
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_17 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N43,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_1_271,
      I2 => make_secd_my_secd_system_my_control_unit_N37,
      I3 => make_secd_my_secd_system_my_control_unit_stack_4_1_262,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map8
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_22 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N40,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_1_298,
      I2 => make_secd_my_secd_system_my_control_unit_N41,
      I3 => make_secd_my_secd_system_my_control_unit_stack_5_1_253,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_62 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map11,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map19,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map21
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_6 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_a(0),
      I1 => make_secd_my_secd_system_my_control_unit_N36,
      I2 => make_secd_my_secd_system_my_control_unit_N21,
      I3 => make_secd_my_secd_system_my_control_unit_N4,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map3
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_17 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N43,
      I1 => make_secd_my_secd_system_my_control_unit_stack_3_0_270,
      I2 => make_secd_my_secd_system_my_control_unit_N37,
      I3 => make_secd_my_secd_system_my_control_unit_stack_4_0_261,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map8
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_22 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_N40,
      I1 => make_secd_my_secd_system_my_control_unit_stack_0_0_297,
      I2 => make_secd_my_secd_system_my_control_unit_N41,
      I3 => make_secd_my_secd_system_my_control_unit_stack_5_0_252,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map11
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_62 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_pop_stack_mux0014,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map11,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map19,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map21
    );
  secd_control_cs_mux00001 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cpu_addr(7),
      I1 => cpu_addr(6),
      I2 => N12898,
      I3 => N48,
      O => cpu_data_in_0_and0000
    );
  secd_ram_addr_high_cs_cmp_eq00011 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => cpu_data_in_0_and0000,
      O => secd_ram_addr_high_cs_cmp_eq0001
    );
  my_cpu_md_10_mux000111 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => cpu_data_in(7),
      I1 => my_cpu_md_ctrl(3),
      O => my_cpu_N2121
    );
  my_cpu_cc_mux0001_0_2212 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_alu_ctrl_24_Q,
      I1 => my_cpu_alu_ctrl_21_Q,
      O => my_cpu_N306
    );
  my_cpu_pre_code_mux0001_2_1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_pre_code(5),
      I1 => my_cpu_pre_code_or0000,
      I2 => my_cpu_pre_ctrl(1),
      I3 => cpu_data_in(5),
      O => my_cpu_pre_code_mux0001(2)
    );
  my_cpu_pre_code_mux0001_1_1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_pre_code(6),
      I1 => my_cpu_pre_code_or0000,
      I2 => my_cpu_pre_ctrl(1),
      I3 => cpu_data_in(6),
      O => my_cpu_pre_code_mux0001(1)
    );
  my_cpu_op_code_mux0001_2_1 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_op_ctrl(1),
      I1 => cpu_data_in(5),
      I2 => my_cpu_op_code(5),
      I3 => my_cpu_op_ctrl(0),
      O => my_cpu_op_code_mux0001(2)
    );
  my_cpu_op_code_mux0001_1_1 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_op_ctrl(1),
      I1 => cpu_data_in(6),
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_op_ctrl(0),
      O => my_cpu_op_code_mux0001(1)
    );
  my_cpu_cc_mux0001_6_1223 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_alu_ctrl_12_Q,
      I1 => my_cpu_alu_ctrl_15_Q,
      I2 => my_cpu_alu_ctrl_11_Q,
      I3 => my_cpu_alu_ctrl_3_Q,
      O => my_cpu_cc_mux0001_6_12_map10
    );
  my_cpu_cc_mux0001_6_1227 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_cc_out_0_or0000,
      I1 => my_cpu_cc_out_0_or0002,
      O => my_cpu_cc_mux0001_6_12_map13
    );
  my_cpu_cc_mux0001_6_1240 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_cc_mux0001_6_12_map10,
      I1 => my_cpu_cc_mux0001_6_12_map1,
      I2 => my_cpu_alu_ctrl_2_Q,
      I3 => my_cpu_cc_mux0001_6_12_map13,
      O => my_cpu_N1721
    );
  my_cpu_alu_ctrl_21_18 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f513,
      I2 => my_cpu_op_code_3_0_rom0000_238_Q,
      I3 => my_cpu_N192,
      O => my_cpu_alu_ctrl_21_map8
    );
  my_cpu_cc_mux0001_1_11 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_cc(6),
      I1 => my_cpu_left(6),
      I2 => my_cpu_N306,
      I3 => my_cpu_alu_ctrl_22_Q,
      O => my_cpu_cc_mux0001_1_map6
    );
  my_cpu_cc_mux0001_1_27 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(1),
      I1 => my_cpu_cc_mux0001_1_map3,
      I2 => my_cpu_cc_mux0001_1_map1,
      I3 => my_cpu_cc_mux0001_1_map6,
      O => my_cpu_cc_mux0001_1_map9
    );
  my_cpu_cc_mux0001_1_37 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(2),
      I1 => cpu_data_in(6),
      I2 => my_cpu_cc_mux0001_1_map9,
      O => my_cpu_cc_mux0001(1)
    );
  Mmux_cpu_data_in_7_114 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_addr(15),
      I2 => user_ram_dout(7),
      I3 => rom_data_out(7),
      O => Mmux_cpu_data_in_7_1_map5
    );
  Mmux_cpu_data_in_7_143 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => my_vdu_reg_character(7),
      I2 => my_vdu_reg_colour(7),
      O => Mmux_cpu_data_in_7_1_map18
    );
  Mmux_cpu_data_in_7_1125 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map49,
      I1 => Mmux_cpu_data_in_7_1_map14,
      I2 => Mmux_cpu_data_in_7_1_map31,
      O => Mmux_cpu_data_in_7_1_map36
    );
  Mmux_cpu_data_in_7_1162 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map52,
      I1 => Mmux_cpu_data_in_7_1_map9,
      I2 => Mmux_cpu_data_in_7_1_map5,
      I3 => Mmux_cpu_data_in_7_1_map36,
      O => cpu_data_in(7)
    );
  my_cpu_pre_code_mux0001_7_1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_pre_code(0),
      I1 => my_cpu_pre_code_or0000,
      I2 => my_cpu_pre_ctrl(1),
      I3 => cpu_data_in(0),
      O => my_cpu_pre_code_mux0001(7)
    );
  my_cpu_pre_code_mux0001_6_1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_pre_code(1),
      I1 => my_cpu_pre_code_or0000,
      I2 => my_cpu_pre_ctrl(1),
      I3 => cpu_data_in(1),
      O => my_cpu_pre_code_mux0001(6)
    );
  my_cpu_pre_code_mux0001_5_1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_pre_code(2),
      I1 => my_cpu_pre_code_or0000,
      I2 => my_cpu_pre_ctrl(1),
      I3 => cpu_data_in(2),
      O => my_cpu_pre_code_mux0001(5)
    );
  my_cpu_op_code_mux0001_7_1 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_op_ctrl(1),
      I1 => cpu_data_in(0),
      I2 => my_cpu_op_code(0),
      I3 => my_cpu_op_ctrl(0),
      O => my_cpu_op_code_mux0001(7)
    );
  my_cpu_op_code_mux0001_6_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => cpu_data_in(1),
      I1 => my_cpu_op_ctrl(1),
      I2 => my_cpu_op_code(1),
      I3 => my_cpu_op_ctrl(0),
      O => my_cpu_op_code_mux0001(6)
    );
  my_cpu_op_code_mux0001_5_1 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_op_ctrl(1),
      I1 => cpu_data_in(2),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_ctrl(0),
      O => my_cpu_op_code_mux0001(5)
    );
  my_cpu_address_5_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_addr_ctrl_1_Q_137,
      I1 => my_cpu_pc(5),
      I2 => my_cpu_ea(5),
      I3 => my_cpu_N415,
      O => my_cpu_address_5_map2
    );
  my_cpu_address_5_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(5),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(5),
      O => my_cpu_address_5_map6
    );
  Mmux_cpu_data_in_6_114 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_addr(15),
      I2 => user_ram_dout(6),
      I3 => rom_data_out(6),
      O => Mmux_cpu_data_in_6_1_map5
    );
  Mmux_cpu_data_in_6_135 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N16,
      I1 => cpu_addr(0),
      I2 => my_keyboard_kbd_ctrl(6),
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_ascii(6),
      O => Mmux_cpu_data_in_6_1_map14
    );
  Mmux_cpu_data_in_6_1146 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map49,
      I1 => Mmux_cpu_data_in_6_1_map14,
      I2 => N47,
      I3 => Mmux_cpu_data_in_6_1_map34,
      O => Mmux_cpu_data_in_6_1_map40
    );
  Mmux_cpu_data_in_6_1182 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map52,
      I1 => Mmux_cpu_data_in_6_1_map9,
      I2 => Mmux_cpu_data_in_6_1_map5,
      I3 => Mmux_cpu_data_in_6_1_map40,
      O => cpu_data_in(6)
    );
  Mmux_cpu_data_in_5_114 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_addr(15),
      I2 => user_ram_dout(5),
      I3 => rom_data_out(5),
      O => Mmux_cpu_data_in_5_1_map5
    );
  Mmux_cpu_data_in_5_135 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N16,
      I1 => cpu_addr(0),
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_108,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_ascii(5),
      O => Mmux_cpu_data_in_5_1_map14
    );
  Mmux_cpu_data_in_5_1146 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map49,
      I1 => Mmux_cpu_data_in_5_1_map14,
      I2 => N47,
      I3 => Mmux_cpu_data_in_5_1_map34,
      O => Mmux_cpu_data_in_5_1_map40
    );
  Mmux_cpu_data_in_5_1182 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map52,
      I1 => Mmux_cpu_data_in_5_1_map9,
      I2 => Mmux_cpu_data_in_5_1_map5,
      I3 => Mmux_cpu_data_in_5_1_map40,
      O => cpu_data_in(5)
    );
  my_cpu_address_10_17 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_addr_ctrl_0_Q,
      I1 => my_cpu_N1212,
      O => my_cpu_N106
    );
  secd_control_cs_mux0000111 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => cpu_addr(1),
      I2 => cpu_addr(3),
      O => N48
    );
  cpu_data_in_0_cmp_eq000011 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => cpu_addr(7),
      I1 => cpu_addr(6),
      I2 => cpu_addr(4),
      O => N47
    );
  cpu_data_in_0_mux00031 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => cpu_addr(5),
      I1 => cpu_addr(0),
      I2 => N13351,
      I3 => cpu_addr(7),
      O => N1
    );
  my_cpu_addr_ctrl_7_11 : LUT4
    generic map(
      INIT => X"E8A8"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(1),
      O => my_cpu_addr_ctrl_7_map4
    );
  my_cpu_address_7_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_addr_ctrl_1_Q_137,
      I1 => my_cpu_pc(7),
      I2 => my_cpu_ea(7),
      I3 => my_cpu_N415,
      O => my_cpu_address_7_map2
    );
  my_cpu_address_7_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(7),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(7),
      O => my_cpu_address_7_map6
    );
  my_cpu_address_6_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_addr_ctrl_1_Q_137,
      I1 => my_cpu_pc(6),
      I2 => my_cpu_ea(6),
      I3 => my_cpu_N415,
      O => my_cpu_address_6_map2
    );
  my_cpu_address_6_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(6),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(6),
      O => my_cpu_address_6_map6
    );
  my_cpu_address_4_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_addr_ctrl_1_Q_137,
      I1 => my_cpu_pc(4),
      I2 => my_cpu_ea(4),
      I3 => my_cpu_N415,
      O => my_cpu_address_4_map2
    );
  my_cpu_address_4_13 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N621,
      I1 => my_cpu_sp(4),
      I2 => my_cpu_N831,
      I3 => my_cpu_up(4),
      O => my_cpu_address_4_map6
    );
  my_cpu_address_2_12 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N831,
      I1 => my_cpu_up(2),
      I2 => my_cpu_ea(2),
      I3 => my_cpu_N415,
      O => my_cpu_address_2_map6
    );
  my_cpu_ea_0_mux0001_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_ea(0),
      I1 => my_cpu_ea_0_or0000_161,
      I2 => cpu_data_in(0),
      I3 => my_cpu_N272,
      O => N13519
    );
  my_cpu_ea_0_mux0001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(0),
      I1 => my_cpu_ea_ctrl(2),
      I2 => N13519,
      O => my_cpu_ea_0_mux0001_171
    );
  my_cpu_accb_mux0001_7_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_accb(0),
      I1 => my_cpu_accb_or0000_154,
      I2 => my_cpu_accb_ctrl(2),
      I3 => cpu_data_in(0),
      O => N13521
    );
  my_cpu_accb_mux0001_7_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(0),
      I1 => my_cpu_accb_ctrl(1),
      I2 => N13521,
      O => my_cpu_accb_mux0001(7)
    );
  my_cpu_dp_mux0001_7_SW0 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_dp_ctrl(2),
      I1 => cpu_data_in(0),
      I2 => my_cpu_dp(0),
      I3 => my_cpu_ix_ctrl(0),
      O => N13523
    );
  my_cpu_md_0_mux00019 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_md(0),
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md_0_mux0001_map0,
      I3 => cpu_data_in(0),
      O => my_cpu_md_0_mux0001_map4
    );
  my_cpu_md_0_mux000113 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu(0),
      I2 => my_cpu_md_0_mux0001_map4,
      O => my_cpu_md_0_mux0001
    );
  my_cpu_yreg_0_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(0),
      I1 => my_cpu_yreg_0_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(3),
      O => my_cpu_yreg_0_mux0000_map7
    );
  my_cpu_xreg_0_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(0),
      I1 => my_cpu_xreg_0_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(3),
      O => my_cpu_xreg_0_mux0000_map7
    );
  my_cpu_up_0_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(0),
      I1 => my_cpu_up_0_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(3),
      O => my_cpu_up_0_mux0000_map7
    );
  my_cpu_sp_0_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(0),
      I1 => my_cpu_sp_0_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(3),
      O => my_cpu_sp_0_mux0000_map7
    );
  my_cpu_pre_code_mux0001_4_1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_pre_code(3),
      I1 => my_cpu_pre_code_or0000,
      I2 => my_cpu_pre_ctrl(1),
      I3 => cpu_data_in(3),
      O => my_cpu_pre_code_mux0001(4)
    );
  my_cpu_pre_code_mux0001_3_1 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_pre_code(4),
      I1 => my_cpu_pre_code_or0000,
      I2 => my_cpu_pre_ctrl(1),
      I3 => cpu_data_in(4),
      O => my_cpu_pre_code_mux0001(3)
    );
  my_cpu_op_code_mux0001_4_1 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_op_ctrl(1),
      I1 => cpu_data_in(3),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_ctrl(0),
      O => my_cpu_op_code_mux0001(4)
    );
  my_cpu_op_code_mux0001_3_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => cpu_data_in(4),
      I1 => my_cpu_op_ctrl(1),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_ctrl(0),
      O => my_cpu_op_code_mux0001(3)
    );
  my_cpu_addr_ctrl_0_22 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(6),
      O => my_cpu_addr_ctrl_0_2_map1
    );
  my_cpu_addr_ctrl_0_232 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(4),
      I3 => my_cpu_state(0),
      O => my_cpu_addr_ctrl_0_2_map13
    );
  my_cpu_addr_ctrl_0_265 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(6),
      O => my_cpu_addr_ctrl_0_2_map19
    );
  my_cpu_addr_ctrl_0_269 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_addr_ctrl_0_2_map13,
      I1 => my_cpu_state(3),
      I2 => my_cpu_addr_ctrl_0_2_map19,
      I3 => my_cpu_addr_ctrl_0_2_map8,
      O => my_cpu_addr_ctrl_0_2_map20
    );
  my_cpu_addr_ctrl_0_2154 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(6),
      O => my_cpu_addr_ctrl_0_2_map37
    );
  my_cpu_addr_ctrl_0_2177 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_addr_ctrl_0_2_map32,
      I2 => my_cpu_addr_ctrl_0_2_map36,
      I3 => my_cpu_addr_ctrl_0_2_map37,
      O => my_cpu_addr_ctrl_0_2_map40
    );
  my_cpu_addr_ctrl_0_2191 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_addr_ctrl_0_2_map20,
      I2 => my_cpu_addr_ctrl_0_2_map1,
      I3 => my_cpu_addr_ctrl_0_2_map40,
      O => my_cpu_N601
    );
  my_cpu_address_0_9 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_addr_ctrl_1_Q_137,
      I1 => my_cpu_pc(0),
      I2 => my_cpu_ea(0),
      I3 => my_cpu_N415,
      O => my_cpu_address_0_map5
    );
  my_cpu_cc_mux0001_3_82 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left(4),
      I1 => my_cpu_N1241,
      I2 => my_cpu_alu_ctrl_26_Q,
      I3 => my_cpu_cc_mux0001_3_map18,
      O => my_cpu_cc_mux0001_3_map21
    );
  my_cpu_cc_mux0001_3_96 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_cc(4),
      I1 => my_cpu_left(4),
      I2 => my_cpu_N306,
      I3 => my_cpu_alu_ctrl_22_Q,
      O => my_cpu_cc_mux0001_3_map24
    );
  my_cpu_cc_mux0001_3_121 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(1),
      I1 => my_cpu_cc_mux0001_3_map21,
      I2 => my_cpu_cc_mux0001_3_map1,
      I3 => my_cpu_cc_mux0001_3_map24,
      O => my_cpu_cc_mux0001_3_map27
    );
  my_cpu_cc_mux0001_3_132 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(2),
      I1 => cpu_data_in(4),
      I2 => my_cpu_cc_mux0001_3_map27,
      O => my_cpu_cc_mux0001(3)
    );
  Mmux_cpu_data_in_2_114 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_addr(15),
      I2 => user_ram_dout(2),
      I3 => rom_data_out(2),
      O => Mmux_cpu_data_in_2_1_map5
    );
  Mmux_cpu_data_in_2_128 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N14,
      I1 => cpu_addr(0),
      I2 => make_secd_my_secd_system_my_datapath_state_reg(1),
      I3 => secd_ram_addr_hi(2),
      O => Mmux_cpu_data_in_2_1_map11
    );
  Mmux_cpu_data_in_2_137 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N9,
      I1 => my_secd_ram_dout8(2),
      I2 => cpu_data_in_0_and0000,
      I3 => Mmux_cpu_data_in_2_1_map11,
      O => Mmux_cpu_data_in_2_1_map13
    );
  Mmux_cpu_data_in_2_177 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_colour(2),
      I3 => my_vdu_reg_vcursor(2),
      O => Mmux_cpu_data_in_2_1_map26
    );
  Mmux_cpu_data_in_2_1197 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map49,
      I1 => Mmux_cpu_data_in_2_1_map20,
      I2 => Mmux_cpu_data_in_2_1_map42,
      O => Mmux_cpu_data_in_2_1_map47
    );
  Mmux_cpu_data_in_2_1234 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map52,
      I1 => Mmux_cpu_data_in_2_1_map13,
      I2 => Mmux_cpu_data_in_2_1_map5,
      I3 => Mmux_cpu_data_in_2_1_map47,
      O => cpu_data_in(2)
    );
  Mmux_cpu_data_in_1_114 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_addr(15),
      I2 => user_ram_dout(1),
      I3 => rom_data_out(1),
      O => Mmux_cpu_data_in_1_1_map5
    );
  Mmux_cpu_data_in_1_128 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N14,
      I1 => cpu_addr(0),
      I2 => make_secd_my_secd_system_my_datapath_state_reg(0),
      I3 => secd_ram_addr_hi(1),
      O => Mmux_cpu_data_in_1_1_map11
    );
  Mmux_cpu_data_in_1_137 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N9,
      I1 => my_secd_ram_dout8(1),
      I2 => cpu_data_in_0_and0000,
      I3 => Mmux_cpu_data_in_1_1_map11,
      O => Mmux_cpu_data_in_1_1_map13
    );
  Mmux_cpu_data_in_1_177 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_colour(1),
      I3 => my_vdu_reg_vcursor(1),
      O => Mmux_cpu_data_in_1_1_map26
    );
  Mmux_cpu_data_in_1_1162 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => my_uart_StatReg_1_Q,
      I2 => cpu_addr(5),
      I3 => my_uart_RxDev_DataOut(1),
      O => Mmux_cpu_data_in_1_1_map43
    );
  Mmux_cpu_data_in_1_1179 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => N47,
      I1 => Mmux_cpu_data_in_1_1_map43,
      I2 => cpu_addr(5),
      I3 => Mmux_cpu_data_in_1_1_map36,
      O => Mmux_cpu_data_in_1_1_map45
    );
  Mmux_cpu_data_in_1_1208 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map49,
      I1 => Mmux_cpu_data_in_1_1_map20,
      I2 => Mmux_cpu_data_in_1_1_map45,
      O => Mmux_cpu_data_in_1_1_map50
    );
  Mmux_cpu_data_in_1_1245 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map52,
      I1 => Mmux_cpu_data_in_1_1_map13,
      I2 => Mmux_cpu_data_in_1_1_map5,
      I3 => Mmux_cpu_data_in_1_1_map50,
      O => cpu_data_in(1)
    );
  Mmux_cpu_data_in_0_114 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_addr(15),
      I2 => user_ram_dout(0),
      I3 => rom_data_out(0),
      O => Mmux_cpu_data_in_0_1_map5
    );
  Mmux_cpu_data_in_0_128 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N14,
      I1 => cpu_addr(0),
      I2 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I3 => secd_ram_addr_hi(0),
      O => Mmux_cpu_data_in_0_1_map11
    );
  Mmux_cpu_data_in_0_137 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N9,
      I1 => my_secd_ram_dout8(0),
      I2 => cpu_data_in_0_and0000,
      I3 => Mmux_cpu_data_in_0_1_map11,
      O => Mmux_cpu_data_in_0_1_map13
    );
  Mmux_cpu_data_in_0_177 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_colour(0),
      I3 => my_vdu_reg_vcursor(0),
      O => Mmux_cpu_data_in_0_1_map26
    );
  Mmux_cpu_data_in_0_1162 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => my_uart_StatReg_0_Q,
      I2 => cpu_addr(5),
      I3 => my_uart_RxDev_DataOut(0),
      O => Mmux_cpu_data_in_0_1_map43
    );
  Mmux_cpu_data_in_0_1179 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => N47,
      I1 => Mmux_cpu_data_in_0_1_map43,
      I2 => cpu_addr(5),
      I3 => Mmux_cpu_data_in_0_1_map36,
      O => Mmux_cpu_data_in_0_1_map45
    );
  Mmux_cpu_data_in_0_1208 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map49,
      I1 => Mmux_cpu_data_in_0_1_map20,
      I2 => Mmux_cpu_data_in_0_1_map45,
      O => Mmux_cpu_data_in_0_1_map50
    );
  Mmux_cpu_data_in_0_1245 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map52,
      I1 => Mmux_cpu_data_in_0_1_map13,
      I2 => Mmux_cpu_data_in_0_1_map5,
      I3 => Mmux_cpu_data_in_0_1_map50,
      O => cpu_data_in(0)
    );
  my_cpu_md_ctrl_3_241 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(3),
      O => my_cpu_N3421
    );
  my_cpu_carry_in_mux000011 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_16_Q,
      I1 => my_cpu_alu_ctrl_17_Q,
      I2 => my_cpu_alu_ctrl_4_Q,
      I3 => my_cpu_alu_ctrl_5_Q,
      O => my_cpu_N2310
    );
  my_cpu_address_1_11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_addr_ctrl_2_Q_138,
      I1 => my_cpu_addr_ctrl_3_Q,
      O => my_cpu_N415
    );
  my_cpu_addr_ctrl_2_SW0 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => my_cpu_N247,
      I1 => my_cpu_N2311,
      I2 => my_cpu_N248,
      I3 => my_cpu_N197,
      O => N14258
    );
  my_cpu_addr_ctrl_2_Q : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_right_ctrl_cmp_eq0000,
      I1 => my_cpu_alu_ctrl_cmp_eq0022,
      I2 => my_cpu_left_ctrl_cmp_eq0005,
      I3 => N14258,
      O => my_cpu_addr_ctrl_2_Q_138
    );
  my_cpu_alu_ctrl_7_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_224_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_113_Q,
      O => my_cpu_alu_ctrl_7_map2
    );
  my_cpu_alu_ctrl_7_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f533,
      I2 => my_cpu_op_code_3_0_rom0000_187_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_7_map6
    );
  my_cpu_alu_ctrl_7_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_7_map2,
      I1 => my_cpu_alu_ctrl_7_map6,
      O => my_cpu_alu_ctrl_7_Q
    );
  my_cpu_alu_ctrl_14_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_231_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_120_Q,
      O => my_cpu_alu_ctrl_14_map2
    );
  my_cpu_alu_ctrl_14_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f55,
      I2 => my_cpu_op_code_3_0_rom0000_194_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_14_map6
    );
  my_cpu_alu_ctrl_14_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_14_map2,
      I1 => my_cpu_alu_ctrl_14_map6,
      O => my_cpu_alu_ctrl_14_Q
    );
  my_cpu_pc_ctrl_5_161 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_left_ctrl_cmp_eq0000,
      I1 => my_cpu_left_ctrl_cmp_eq0003,
      I2 => my_cpu_left_ctrl_cmp_eq0002,
      I3 => my_cpu_alu_ctrl_cmp_eq0025,
      O => my_cpu_pc_ctrl_5_1_map3
    );
  my_cpu_pc_ctrl_5_1251 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N330,
      I1 => my_cpu_pc_ctrl_5_1_map8,
      I2 => my_cpu_pc_ctrl_5_1_map0,
      I3 => my_cpu_pc_ctrl_5_1_map3,
      O => my_cpu_N224
    );
  my_cpu_addr_ctrl_0_122 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(4),
      O => my_cpu_addr_ctrl_0_map41
    );
  my_cpu_addr_ctrl_0_135 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_addr_ctrl_0_map41,
      I1 => my_cpu_state(0),
      I2 => my_cpu_addr_ctrl_0_map32,
      I3 => my_cpu_addr_ctrl_0_map36,
      O => my_cpu_addr_ctrl_0_map43
    );
  my_cpu_left_ctrl_10_21 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_md(7),
      I2 => my_cpu_md(5),
      O => my_cpu_N175
    );
  my_cpu_ea_1_mux0001_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_ea(1),
      I1 => my_cpu_ea_0_or0000_161,
      I2 => cpu_data_in(1),
      I3 => my_cpu_N272,
      O => N14436
    );
  my_cpu_ea_1_mux0001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(1),
      I1 => my_cpu_ea_ctrl(2),
      I2 => N14436,
      O => my_cpu_ea_1_mux0001_173
    );
  my_cpu_accb_mux0001_6_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_accb(1),
      I1 => my_cpu_accb_or0000_154,
      I2 => my_cpu_accb_ctrl(2),
      I3 => cpu_data_in(1),
      O => N14438
    );
  my_cpu_accb_mux0001_6_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(1),
      I1 => my_cpu_accb_ctrl(1),
      I2 => N14438,
      O => my_cpu_accb_mux0001(6)
    );
  my_cpu_dp_mux0001_6_SW0 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_dp_ctrl(2),
      I1 => cpu_data_in(1),
      I2 => my_cpu_dp(1),
      I3 => my_cpu_ix_ctrl(0),
      O => N14440
    );
  my_cpu_yreg_1_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(1),
      I1 => my_cpu_yreg_0_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(3),
      O => my_cpu_yreg_1_mux0000_map7
    );
  my_cpu_xreg_1_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(1),
      I1 => my_cpu_xreg_0_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(3),
      O => my_cpu_xreg_1_mux0000_map7
    );
  my_cpu_up_1_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(1),
      I1 => my_cpu_up_0_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(3),
      O => my_cpu_up_1_mux0000_map7
    );
  my_cpu_sp_1_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(1),
      I1 => my_cpu_sp_0_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(3),
      O => my_cpu_sp_1_mux0000_map7
    );
  my_cpu_pc_1_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(1),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_1_mux0000_map0,
      I3 => my_cpu_pc_ctrl(4),
      O => my_cpu_pc_1_mux0000_map4
    );
  my_cpu_md_1_mux00017 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md_ctrl(5),
      I3 => my_cpu_md(0),
      O => my_cpu_md_1_mux0001_map3
    );
  my_cpu_address_1_21 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_addr_ctrl_6_Q,
      I1 => my_cpu_addr_ctrl_7_Q,
      O => my_cpu_N621
    );
  my_cpu_address_1_31 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_addr_ctrl_4_Q,
      I1 => my_cpu_N712,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N2161,
      O => my_cpu_N831
    );
  my_cpu_alu_ctrl_25_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_242_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_131_Q,
      O => my_cpu_alu_ctrl_25_map2
    );
  my_cpu_alu_ctrl_25_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f517,
      I2 => my_cpu_op_code_3_0_rom0000_205_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_25_map6
    );
  my_cpu_alu_ctrl_25_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_25_map2,
      I1 => my_cpu_alu_ctrl_25_map6,
      O => my_cpu_alu_ctrl_25_Q
    );
  my_cpu_alu_ctrl_12_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_229_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_118_Q,
      O => my_cpu_alu_ctrl_12_map2
    );
  my_cpu_alu_ctrl_12_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f53,
      I2 => my_cpu_op_code_3_0_rom0000_192_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_12_map6
    );
  my_cpu_alu_ctrl_12_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_12_map2,
      I1 => my_cpu_alu_ctrl_12_map6,
      O => my_cpu_alu_ctrl_12_Q
    );
  my_cpu_address_1_12 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N831,
      I1 => my_cpu_up(1),
      I2 => my_cpu_ea(1),
      I3 => my_cpu_N415,
      O => my_cpu_address_1_map6
    );
  Mmux_cpu_data_in_4_114 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_addr(15),
      I2 => user_ram_dout(4),
      I3 => rom_data_out(4),
      O => Mmux_cpu_data_in_4_1_map5
    );
  Mmux_cpu_data_in_4_124 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => secd_ram_addr_hi(4),
      I1 => cpu_addr(8),
      I2 => cpu_addr(9),
      I3 => secd_ram_addr_high_cs_cmp_eq0001,
      O => Mmux_cpu_data_in_4_1_map9
    );
  Mmux_cpu_data_in_4_142 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => joystick(4),
      I1 => N1,
      I2 => N16,
      I3 => Mmux_cpu_data_in_4_1_map15,
      O => Mmux_cpu_data_in_4_1_map17
    );
  Mmux_cpu_data_in_4_160 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_colour(4),
      I3 => my_vdu_reg_vcursor(4),
      O => Mmux_cpu_data_in_4_1_map23
    );
  Mmux_cpu_data_in_4_1145 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => my_uart_StatReg_4_Q,
      I2 => cpu_addr(5),
      I3 => my_uart_RxDev_DataOut(4),
      O => Mmux_cpu_data_in_4_1_map40
    );
  Mmux_cpu_data_in_4_1246 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => cpu_data_in_0_and0008,
      I1 => cpu_addr(15),
      I2 => cpu_addr(14),
      O => Mmux_cpu_data_in_0_1_map52
    );
  Mmux_cpu_data_in_4_1262 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map52,
      I1 => Mmux_cpu_data_in_4_1_map9,
      I2 => Mmux_cpu_data_in_4_1_map5,
      I3 => Mmux_cpu_data_in_4_1_map48,
      O => cpu_data_in(4)
    );
  Mmux_cpu_data_in_3_114 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => cpu_addr(14),
      I1 => cpu_addr(15),
      I2 => user_ram_dout(3),
      I3 => rom_data_out(3),
      O => Mmux_cpu_data_in_3_1_map5
    );
  Mmux_cpu_data_in_3_124 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => secd_ram_addr_hi(3),
      I1 => cpu_addr(8),
      I2 => cpu_addr(9),
      I3 => secd_ram_addr_high_cs_cmp_eq0001,
      O => Mmux_cpu_data_in_3_1_map9
    );
  Mmux_cpu_data_in_3_160 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_colour(3),
      I3 => my_vdu_reg_vcursor(3),
      O => Mmux_cpu_data_in_3_1_map23
    );
  Mmux_cpu_data_in_3_1145 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => my_uart_StatReg_3_Q,
      I2 => cpu_addr(5),
      I3 => my_uart_RxDev_DataOut(3),
      O => Mmux_cpu_data_in_3_1_map40
    );
  Mmux_cpu_data_in_3_1262 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => Mmux_cpu_data_in_0_1_map52,
      I1 => Mmux_cpu_data_in_3_1_map9,
      I2 => Mmux_cpu_data_in_3_1_map5,
      I3 => Mmux_cpu_data_in_3_1_map48,
      O => cpu_data_in(3)
    );
  my_cpu_next_state_2_72 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_ea(5),
      I1 => my_cpu_ea(6),
      O => my_cpu_N1331
    );
  my_cpu_right_15_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_right_ctrl_6_Q_152,
      I1 => my_cpu_acca(7),
      I2 => my_cpu_right_ctrl_0_Q_148,
      I3 => my_cpu_ea(15),
      O => N14944
    );
  my_cpu_right_15_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N14944,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_md(15),
      I3 => my_cpu_N218,
      O => my_cpu_right(15)
    );
  my_cpu_daa_reg_or00041 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_11_Q,
      I1 => my_cpu_alu_ctrl_30_Q,
      I2 => my_cpu_alu_ctrl_32_Q,
      I3 => my_cpu_alu_ctrl_34_Q,
      O => my_cpu_daa_reg_or0004
    );
  my_cpu_cc_out_2_or000025 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_alu_ctrl_23_Q,
      I2 => my_cpu_alu_ctrl_6_Q,
      I3 => my_cpu_alu_ctrl_8_Q,
      O => my_cpu_N2171
    );
  my_cpu_out_alu_or0002_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N1921,
      I1 => my_cpu_daa_reg_or0003,
      I2 => my_cpu_daa_reg_or0002,
      O => N14955
    );
  my_cpu_out_alu_or0002 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_out_alu_or0000,
      I1 => my_cpu_alu_ctrl_14_Q,
      I2 => my_cpu_N2171,
      I3 => N14955,
      O => my_cpu_out_alu_or0002_157
    );
  my_cpu_out_alu_or000019 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_daa_reg_or0001,
      I1 => my_cpu_alu_ctrl_2_Q,
      I2 => my_cpu_out_alu_or0000_map0,
      I3 => my_cpu_out_alu_or0000_map3,
      O => my_cpu_out_alu_or0000
    );
  my_cpu_alu_ctrl_8_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_225_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_114_Q,
      O => my_cpu_alu_ctrl_8_map2
    );
  my_cpu_alu_ctrl_8_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f534,
      I2 => my_cpu_op_code_3_0_rom0000_188_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_8_map6
    );
  my_cpu_alu_ctrl_8_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_8_map2,
      I1 => my_cpu_alu_ctrl_8_map6,
      O => my_cpu_alu_ctrl_8_Q
    );
  my_cpu_alu_ctrl_6_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_223_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_112_Q,
      O => my_cpu_alu_ctrl_6_map2
    );
  my_cpu_alu_ctrl_6_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f532,
      I2 => my_cpu_op_code_3_0_rom0000_186_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_6_map6
    );
  my_cpu_alu_ctrl_6_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_map2,
      I1 => my_cpu_alu_ctrl_6_map6,
      O => my_cpu_alu_ctrl_6_Q
    );
  my_cpu_alu_ctrl_36_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_253_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_142_Q,
      O => my_cpu_alu_ctrl_36_map2
    );
  my_cpu_alu_ctrl_36_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f528,
      I2 => my_cpu_op_code_3_0_rom0000_216_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_36_map6
    );
  my_cpu_alu_ctrl_23_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_240_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_129_Q,
      O => my_cpu_alu_ctrl_23_map2
    );
  my_cpu_alu_ctrl_23_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f515,
      I2 => my_cpu_op_code_3_0_rom0000_203_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_23_map6
    );
  my_cpu_alu_ctrl_23_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_23_map2,
      I1 => my_cpu_alu_ctrl_23_map6,
      O => my_cpu_alu_ctrl_23_Q
    );
  my_cpu_alu_ctrl_20_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_237_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_126_Q,
      O => my_cpu_alu_ctrl_20_map2
    );
  my_cpu_alu_ctrl_20_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f512,
      I2 => my_cpu_op_code_3_0_rom0000_200_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_20_map6
    );
  my_cpu_alu_ctrl_20_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_20_map2,
      I1 => my_cpu_alu_ctrl_20_map6,
      O => my_cpu_alu_ctrl_20_Q
    );
  my_cpu_alu_ctrl_19_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_236_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_125_Q,
      O => my_cpu_alu_ctrl_19_map2
    );
  my_cpu_alu_ctrl_19_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f510,
      I2 => my_cpu_op_code_3_0_rom0000_199_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_19_map6
    );
  my_cpu_alu_ctrl_19_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_19_map2,
      I1 => my_cpu_alu_ctrl_19_map6,
      O => my_cpu_alu_ctrl_19_Q
    );
  my_cpu_alu_ctrl_18_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_235_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_124_Q,
      O => my_cpu_alu_ctrl_18_map2
    );
  my_cpu_alu_ctrl_18_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f59,
      I2 => my_cpu_op_code_3_0_rom0000_198_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_18_map6
    );
  my_cpu_alu_ctrl_18_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_18_map2,
      I1 => my_cpu_alu_ctrl_18_map6,
      O => my_cpu_alu_ctrl_18_Q
    );
  my_cpu_alu_ctrl_17_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_234_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_123_Q,
      O => my_cpu_alu_ctrl_17_map2
    );
  my_cpu_alu_ctrl_17_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f58,
      I2 => my_cpu_op_code_3_0_rom0000_197_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_17_map6
    );
  my_cpu_alu_ctrl_17_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_17_map2,
      I1 => my_cpu_alu_ctrl_17_map6,
      O => my_cpu_alu_ctrl_17_Q
    );
  my_cpu_alu_ctrl_16_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_233_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_122_Q,
      O => my_cpu_alu_ctrl_16_map2
    );
  my_cpu_alu_ctrl_16_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f57,
      I2 => my_cpu_op_code_3_0_rom0000_196_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_16_map6
    );
  my_cpu_alu_ctrl_16_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_16_map2,
      I1 => my_cpu_alu_ctrl_16_map6,
      O => my_cpu_alu_ctrl_16_Q
    );
  my_cpu_alu_ctrl_15_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_232_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_121_Q,
      O => my_cpu_alu_ctrl_15_map2
    );
  my_cpu_alu_ctrl_15_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f56,
      I2 => my_cpu_op_code_3_0_rom0000_195_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_15_map6
    );
  my_cpu_alu_ctrl_15_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_15_map2,
      I1 => my_cpu_alu_ctrl_15_map6,
      O => my_cpu_alu_ctrl_15_Q
    );
  my_cpu_alu_ctrl_13_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_230_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_119_Q,
      O => my_cpu_alu_ctrl_13_map2
    );
  my_cpu_alu_ctrl_13_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f54,
      I2 => my_cpu_op_code_3_0_rom0000_193_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_13_map6
    );
  my_cpu_alu_ctrl_13_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_map2,
      I1 => my_cpu_alu_ctrl_13_map6,
      O => my_cpu_alu_ctrl_13_Q
    );
  my_cpu_alu_ctrl_11_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_228_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_117_Q,
      O => my_cpu_alu_ctrl_11_map2
    );
  my_cpu_alu_ctrl_11_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f52,
      I2 => my_cpu_op_code_3_0_rom0000_191_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_11_map6
    );
  my_cpu_alu_ctrl_11_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_11_map2,
      I1 => my_cpu_alu_ctrl_11_map6,
      O => my_cpu_alu_ctrl_11_Q
    );
  my_cpu_alu_ctrl_5_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_222_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_111_Q,
      O => my_cpu_alu_ctrl_5_map2
    );
  my_cpu_alu_ctrl_5_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f531,
      I2 => my_cpu_op_code_3_0_rom0000_185_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_5_map6
    );
  my_cpu_alu_ctrl_5_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_5_map2,
      I1 => my_cpu_alu_ctrl_5_map6,
      O => my_cpu_alu_ctrl_5_Q
    );
  my_cpu_alu_ctrl_1_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_218_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_107_Q,
      O => my_cpu_alu_ctrl_1_map2
    );
  my_cpu_alu_ctrl_1_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f511,
      I2 => my_cpu_op_code_3_0_rom0000_181_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_1_map6
    );
  my_cpu_alu_ctrl_1_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_1_map2,
      I1 => my_cpu_alu_ctrl_1_map6,
      O => my_cpu_alu_ctrl_1_Q
    );
  my_cpu_alu_ctrl_10_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_227_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_116_Q,
      O => my_cpu_alu_ctrl_10_map2
    );
  my_cpu_alu_ctrl_10_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f51,
      I2 => my_cpu_op_code_3_0_rom0000_190_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_10_map6
    );
  my_cpu_alu_ctrl_10_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_10_map2,
      I1 => my_cpu_alu_ctrl_10_map6,
      O => my_cpu_alu_ctrl_10_Q
    );
  my_cpu_return_state_or000711 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(1),
      O => my_cpu_N03
    );
  my_cpu_left_ctrl_5_211 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_md(7),
      O => my_cpu_N3121
    );
  my_cpu_Mrom_left_ctrl_mux0018311 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_md(5),
      O => my_cpu_Mrom_md_6_5_rom00008
    );
  my_cpu_ea_2_mux0001_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_ea(2),
      I1 => my_cpu_ea_0_or0000_161,
      I2 => cpu_data_in(2),
      I3 => my_cpu_N272,
      O => N15278
    );
  my_cpu_ea_2_mux0001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(2),
      I1 => my_cpu_ea_ctrl(2),
      I2 => N15278,
      O => my_cpu_ea_2_mux0001_158
    );
  my_cpu_accb_mux0001_5_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_accb(2),
      I1 => my_cpu_accb_or0000_154,
      I2 => my_cpu_accb_ctrl(2),
      I3 => cpu_data_in(2),
      O => N15280
    );
  my_cpu_accb_mux0001_5_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(2),
      I1 => my_cpu_accb_ctrl(1),
      I2 => N15280,
      O => my_cpu_accb_mux0001(5)
    );
  my_cpu_dp_mux0001_5_SW0 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_dp_ctrl(2),
      I1 => cpu_data_in(2),
      I2 => my_cpu_dp(2),
      I3 => my_cpu_ix_ctrl(0),
      O => N15282
    );
  my_cpu_yreg_2_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(2),
      I1 => my_cpu_yreg_0_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(3),
      O => my_cpu_yreg_2_mux0000_map7
    );
  my_cpu_xreg_2_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(2),
      I1 => my_cpu_xreg_0_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(3),
      O => my_cpu_xreg_2_mux0000_map7
    );
  my_cpu_up_2_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(2),
      I1 => my_cpu_up_0_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(3),
      O => my_cpu_up_2_mux0000_map7
    );
  my_cpu_sp_2_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(2),
      I1 => my_cpu_sp_0_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(3),
      O => my_cpu_sp_2_mux0000_map7
    );
  my_cpu_pc_2_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(2),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_2_mux0000_map0,
      I3 => my_cpu_pc_ctrl(4),
      O => my_cpu_pc_2_mux0000_map4
    );
  my_cpu_md_2_mux00017 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md_ctrl(5),
      I3 => my_cpu_md(1),
      O => my_cpu_md_2_mux0001_map3
    );
  my_cpu_ea_3_mux0001_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_ea(3),
      I1 => my_cpu_ea_0_or0000_161,
      I2 => cpu_data_in(3),
      I3 => my_cpu_N272,
      O => N15426
    );
  my_cpu_ea_3_mux0001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(3),
      I1 => my_cpu_ea_ctrl(2),
      I2 => N15426,
      O => my_cpu_ea_3_mux0001_159
    );
  my_cpu_accb_mux0001_4_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_accb(3),
      I1 => my_cpu_accb_or0000_154,
      I2 => my_cpu_accb_ctrl(2),
      I3 => cpu_data_in(3),
      O => N15428
    );
  my_cpu_accb_mux0001_4_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(3),
      I1 => my_cpu_accb_ctrl(1),
      I2 => N15428,
      O => my_cpu_accb_mux0001(4)
    );
  my_cpu_dp_mux0001_4_SW0 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_dp_ctrl(2),
      I1 => cpu_data_in(3),
      I2 => my_cpu_dp(3),
      I3 => my_cpu_ix_ctrl(0),
      O => N15430
    );
  my_cpu_yreg_3_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(3),
      I1 => my_cpu_yreg_0_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(3),
      O => my_cpu_yreg_3_mux0000_map7
    );
  my_cpu_xreg_3_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(3),
      I1 => my_cpu_xreg_0_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(3),
      O => my_cpu_xreg_3_mux0000_map7
    );
  my_cpu_up_3_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(3),
      I1 => my_cpu_up_0_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(3),
      O => my_cpu_up_3_mux0000_map7
    );
  my_cpu_sp_3_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(3),
      I1 => my_cpu_sp_0_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(3),
      O => my_cpu_sp_3_mux0000_map7
    );
  my_cpu_pc_3_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(3),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_3_mux0000_map0,
      I3 => my_cpu_pc_ctrl(4),
      O => my_cpu_pc_3_mux0000_map4
    );
  my_cpu_md_3_mux00017 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md_ctrl(5),
      I3 => my_cpu_md(2),
      O => my_cpu_md_3_mux0001_map3
    );
  my_cpu_alu_ctrl_4_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_221_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_110_Q,
      O => my_cpu_alu_ctrl_4_map2
    );
  my_cpu_alu_ctrl_4_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f530,
      I2 => my_cpu_op_code_3_0_rom0000_184_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_4_map6
    );
  my_cpu_alu_ctrl_4_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_4_map2,
      I1 => my_cpu_alu_ctrl_4_map6,
      O => my_cpu_alu_ctrl_4_Q
    );
  my_cpu_ea_4_mux0001_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_ea(4),
      I1 => my_cpu_ea_0_or0000_161,
      I2 => cpu_data_in(4),
      I3 => my_cpu_N272,
      O => N15590
    );
  my_cpu_ea_4_mux0001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(4),
      I1 => my_cpu_ea_ctrl(2),
      I2 => N15590,
      O => my_cpu_ea_4_mux0001_160
    );
  my_cpu_accb_mux0001_3_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_accb(4),
      I1 => my_cpu_accb_or0000_154,
      I2 => my_cpu_accb_ctrl(2),
      I3 => cpu_data_in(4),
      O => N15592
    );
  my_cpu_accb_mux0001_3_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(4),
      I1 => my_cpu_accb_ctrl(1),
      I2 => N15592,
      O => my_cpu_accb_mux0001(3)
    );
  my_cpu_dp_mux0001_3_SW0 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_dp_ctrl(2),
      I1 => cpu_data_in(4),
      I2 => my_cpu_dp(4),
      I3 => my_cpu_ix_ctrl(0),
      O => N15594
    );
  my_cpu_yreg_4_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(4),
      I1 => my_cpu_yreg_0_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(3),
      O => my_cpu_yreg_4_mux0000_map7
    );
  my_cpu_xreg_4_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(4),
      I1 => my_cpu_xreg_0_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(3),
      O => my_cpu_xreg_4_mux0000_map7
    );
  my_cpu_up_4_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(4),
      I1 => my_cpu_up_0_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(3),
      O => my_cpu_up_4_mux0000_map7
    );
  my_cpu_sp_4_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(4),
      I1 => my_cpu_sp_0_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(3),
      O => my_cpu_sp_4_mux0000_map7
    );
  my_cpu_pc_4_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(4),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_4_mux0000_map0,
      I3 => my_cpu_pc_ctrl(4),
      O => my_cpu_pc_4_mux0000_map4
    );
  my_cpu_md_4_mux00017 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md_ctrl(5),
      I3 => my_cpu_md(3),
      O => my_cpu_md_4_mux0001_map3
    );
  my_cpu_ea_5_mux0001_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_ea(5),
      I1 => my_cpu_ea_0_or0000_161,
      I2 => cpu_data_in(5),
      I3 => my_cpu_N272,
      O => N15738
    );
  my_cpu_ea_5_mux0001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(5),
      I1 => my_cpu_ea_ctrl(2),
      I2 => N15738,
      O => my_cpu_ea_5_mux0001_163
    );
  my_cpu_accb_mux0001_2_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_accb(5),
      I1 => my_cpu_accb_or0000_154,
      I2 => my_cpu_accb_ctrl(2),
      I3 => cpu_data_in(5),
      O => N15740
    );
  my_cpu_accb_mux0001_2_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(5),
      I1 => my_cpu_accb_ctrl(1),
      I2 => N15740,
      O => my_cpu_accb_mux0001(2)
    );
  my_cpu_dp_mux0001_2_SW0 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_dp_ctrl(2),
      I1 => cpu_data_in(5),
      I2 => my_cpu_dp(5),
      I3 => my_cpu_ix_ctrl(0),
      O => N15742
    );
  my_cpu_yreg_5_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(5),
      I1 => my_cpu_yreg_0_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(3),
      O => my_cpu_yreg_5_mux0000_map7
    );
  my_cpu_xreg_5_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(5),
      I1 => my_cpu_xreg_0_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(3),
      O => my_cpu_xreg_5_mux0000_map7
    );
  my_cpu_up_5_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(5),
      I1 => my_cpu_up_0_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(3),
      O => my_cpu_up_5_mux0000_map7
    );
  my_cpu_sp_5_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(5),
      I1 => my_cpu_sp_0_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(3),
      O => my_cpu_sp_5_mux0000_map7
    );
  my_cpu_pc_5_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(5),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_5_mux0000_map0,
      I3 => my_cpu_pc_ctrl(4),
      O => my_cpu_pc_5_mux0000_map4
    );
  my_cpu_md_5_mux00017 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_md(5),
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md_ctrl(5),
      I3 => my_cpu_md(4),
      O => my_cpu_md_5_mux0001_map3
    );
  my_cpu_left_ctrl_cmp_eq00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N1611,
      I2 => my_cpu_state(6),
      I3 => my_cpu_N2411,
      O => my_cpu_left_ctrl_cmp_eq0002
    );
  my_cpu_ea_6_mux0001_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_ea(6),
      I1 => my_cpu_ea_0_or0000_161,
      I2 => cpu_data_in(6),
      I3 => my_cpu_N272,
      O => N15888
    );
  my_cpu_ea_6_mux0001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_ea_ctrl(2),
      I2 => N15888,
      O => my_cpu_ea_6_mux0001_166
    );
  my_cpu_accb_mux0001_1_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_accb(6),
      I1 => my_cpu_accb_or0000_154,
      I2 => my_cpu_accb_ctrl(2),
      I3 => cpu_data_in(6),
      O => N15890
    );
  my_cpu_accb_mux0001_1_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_accb_ctrl(1),
      I2 => N15890,
      O => my_cpu_accb_mux0001(1)
    );
  my_cpu_dp_mux0001_1_SW0 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_dp_ctrl(2),
      I1 => cpu_data_in(6),
      I2 => my_cpu_dp(6),
      I3 => my_cpu_ix_ctrl(0),
      O => N15892
    );
  my_cpu_yreg_6_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(6),
      I1 => my_cpu_yreg_0_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(3),
      O => my_cpu_yreg_6_mux0000_map7
    );
  my_cpu_xreg_6_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(6),
      I1 => my_cpu_xreg_0_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(3),
      O => my_cpu_xreg_6_mux0000_map7
    );
  my_cpu_up_6_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(6),
      I1 => my_cpu_up_0_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(3),
      O => my_cpu_up_6_mux0000_map7
    );
  my_cpu_sp_6_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(6),
      I1 => my_cpu_sp_0_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(3),
      O => my_cpu_sp_6_mux0000_map7
    );
  my_cpu_pc_6_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(6),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_6_mux0000_map0,
      I3 => my_cpu_pc_ctrl(4),
      O => my_cpu_pc_6_mux0000_map4
    );
  my_cpu_md_6_mux00017 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md_ctrl(5),
      I3 => my_cpu_md(5),
      O => my_cpu_md_6_mux0001_map3
    );
  my_cpu_ea_7_mux0001_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_ea(7),
      I1 => my_cpu_ea_0_or0000_161,
      I2 => cpu_data_in(7),
      I3 => my_cpu_N272,
      O => N16037
    );
  my_cpu_ea_7_mux0001 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_ea_ctrl(2),
      I2 => N16037,
      O => my_cpu_ea_7_mux0001_169
    );
  my_cpu_accb_mux0001_0_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_accb(7),
      I1 => my_cpu_accb_or0000_154,
      I2 => my_cpu_accb_ctrl(2),
      I3 => cpu_data_in(7),
      O => N16039
    );
  my_cpu_accb_mux0001_0_Q : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_accb_ctrl(1),
      I2 => N16039,
      O => my_cpu_accb_mux0001(0)
    );
  my_cpu_dp_mux0001_0_SW0 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_dp_ctrl(2),
      I1 => cpu_data_in(7),
      I2 => my_cpu_dp(7),
      I3 => my_cpu_ix_ctrl(0),
      O => N16041
    );
  my_cpu_yreg_7_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(7),
      I1 => my_cpu_yreg_0_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(3),
      O => my_cpu_yreg_7_mux0000_map7
    );
  my_cpu_xreg_7_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(7),
      I1 => my_cpu_xreg_0_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(3),
      O => my_cpu_xreg_7_mux0000_map7
    );
  my_cpu_up_7_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(7),
      I1 => my_cpu_up_0_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(3),
      O => my_cpu_up_7_mux0000_map7
    );
  my_cpu_sp_7_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(7),
      I1 => my_cpu_sp_0_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(3),
      O => my_cpu_sp_7_mux0000_map7
    );
  my_cpu_pc_7_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(7),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_7_mux0000_map0,
      I3 => my_cpu_pc_ctrl(4),
      O => my_cpu_pc_7_mux0000_map4
    );
  my_cpu_md_7_mux00017 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md_ctrl(5),
      I3 => my_cpu_md(6),
      O => my_cpu_md_7_mux0001_map3
    );
  my_cpu_yreg_8_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(8),
      I1 => my_cpu_yreg_10_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(2),
      O => my_cpu_yreg_8_mux0000_map7
    );
  my_cpu_xreg_8_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(8),
      I1 => my_cpu_xreg_10_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(2),
      O => my_cpu_xreg_8_mux0000_map7
    );
  my_cpu_up_8_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(8),
      I1 => my_cpu_up_10_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(4),
      O => my_cpu_up_8_mux0000_map7
    );
  my_cpu_sp_8_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(8),
      I1 => my_cpu_sp_10_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_8_mux0000_map7
    );
  my_cpu_acca_mux0001_7_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_acca(0),
      I1 => my_cpu_acca_or0000,
      I2 => cpu_data_in(0),
      I3 => my_cpu_acca_ctrl(3),
      O => my_cpu_acca_mux0001_7_map3
    );
  my_cpu_pc_8_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(8),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_8_mux0000_map0,
      I3 => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_8_mux0000_map4
    );
  my_cpu_md_8_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_md(0),
      I1 => my_cpu_md_ctrl(4),
      I2 => my_cpu_md(7),
      I3 => my_cpu_md_ctrl(5),
      O => my_cpu_md_8_mux0001_map2
    );
  my_cpu_md_8_mux000117 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2121,
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md(8),
      I3 => my_cpu_md_8_mux0001_map2,
      O => my_cpu_md_8_mux0001_map6
    );
  my_cpu_md_8_mux000123 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu(8),
      I2 => my_cpu_md_8_mux0001_map6,
      O => my_cpu_md_8_mux0001
    );
  my_cpu_alu_ctrl_9_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_226_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_115_Q,
      O => my_cpu_alu_ctrl_9_map2
    );
  my_cpu_alu_ctrl_9_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f535,
      I2 => my_cpu_op_code_3_0_rom0000_189_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_9_map6
    );
  my_cpu_alu_ctrl_9_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_9_map2,
      I1 => my_cpu_alu_ctrl_9_map6,
      O => my_cpu_alu_ctrl_9_Q
    );
  my_cpu_alu_ctrl_0_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_217_Q,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_106_Q,
      O => my_cpu_alu_ctrl_0_map2
    );
  my_cpu_alu_ctrl_0_12 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f5_118,
      I2 => my_cpu_op_code_3_0_rom0000_180_Q,
      I3 => my_cpu_N159,
      O => my_cpu_alu_ctrl_0_map6
    );
  my_cpu_alu_ctrl_0_13 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_alu_ctrl_0_map2,
      I1 => my_cpu_alu_ctrl_0_map6,
      O => my_cpu_alu_ctrl_0_Q
    );
  my_cpu_iy_ctrl_1_41 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_md(5),
      O => my_cpu_N3131
    );
  my_cpu_cc_mux0001_0_112 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(6),
      O => my_cpu_N2421
    );
  my_cpu_Mmux_right_ctrl_mux0005241 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(7),
      O => my_cpu_N2521
    );
  my_cpu_right_14_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_right_ctrl_6_Q_152,
      I1 => my_cpu_acca(6),
      I2 => my_cpu_right_ctrl_0_Q_148,
      I3 => my_cpu_ea(14),
      O => N16401
    );
  my_cpu_right_14_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N16401,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_md(14),
      I3 => my_cpu_N218,
      O => my_cpu_right(14)
    );
  my_cpu_yreg_9_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(9),
      I1 => my_cpu_yreg_10_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(2),
      O => my_cpu_yreg_9_mux0000_map7
    );
  my_cpu_xreg_9_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(9),
      I1 => my_cpu_xreg_10_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(2),
      O => my_cpu_xreg_9_mux0000_map7
    );
  my_cpu_up_9_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(9),
      I1 => my_cpu_up_10_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(4),
      O => my_cpu_up_9_mux0000_map7
    );
  my_cpu_sp_9_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(9),
      I1 => my_cpu_sp_10_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_9_mux0000_map7
    );
  my_cpu_acca_mux0001_6_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_acca(1),
      I1 => my_cpu_acca_or0000,
      I2 => cpu_data_in(1),
      I3 => my_cpu_acca_ctrl(3),
      O => my_cpu_acca_mux0001_6_map3
    );
  my_cpu_pc_9_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(9),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_9_mux0000_map0,
      I3 => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_9_mux0000_map4
    );
  my_cpu_md_9_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md_ctrl(4),
      I2 => my_cpu_md(8),
      I3 => my_cpu_md_ctrl(5),
      O => my_cpu_md_9_mux0001_map2
    );
  my_cpu_md_9_mux000117 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2121,
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md(9),
      I3 => my_cpu_md_9_mux0001_map2,
      O => my_cpu_md_9_mux0001_map6
    );
  my_cpu_md_9_mux000123 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu(9),
      I2 => my_cpu_md_9_mux0001_map6,
      O => my_cpu_md_9_mux0001
    );
  my_cpu_yreg_10_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(10),
      I1 => my_cpu_yreg_10_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(2),
      O => my_cpu_yreg_10_mux0000_map7
    );
  my_cpu_xreg_10_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(10),
      I1 => my_cpu_xreg_10_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(2),
      O => my_cpu_xreg_10_mux0000_map7
    );
  my_cpu_up_10_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(10),
      I1 => my_cpu_up_10_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(4),
      O => my_cpu_up_10_mux0000_map7
    );
  my_cpu_sp_10_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(10),
      I1 => my_cpu_sp_10_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_10_mux0000_map7
    );
  my_cpu_acca_mux0001_5_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_acca(2),
      I1 => my_cpu_acca_or0000,
      I2 => cpu_data_in(2),
      I3 => my_cpu_acca_ctrl(3),
      O => my_cpu_acca_mux0001_5_map3
    );
  my_cpu_acca_mux0001_5_18 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_acca_ctrl(2),
      I1 => my_cpu_out_alu(10),
      I2 => my_cpu_acca_mux0001_5_map3,
      I3 => my_cpu_acca_mux0001_5_map4,
      O => my_cpu_acca_mux0001(5)
    );
  my_cpu_pc_10_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(10),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_10_mux0000_map0,
      I3 => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_10_mux0000_map4
    );
  my_cpu_md_10_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_md_ctrl(4),
      I2 => my_cpu_md(9),
      I3 => my_cpu_md_ctrl(5),
      O => my_cpu_md_10_mux0001_map2
    );
  my_cpu_md_10_mux000117 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2121,
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md(10),
      I3 => my_cpu_md_10_mux0001_map2,
      O => my_cpu_md_10_mux0001_map6
    );
  my_cpu_md_10_mux000123 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu(10),
      I2 => my_cpu_md_10_mux0001_map6,
      O => my_cpu_md_10_mux0001
    );
  my_cpu_yreg_11_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(11),
      I1 => my_cpu_yreg_10_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(2),
      O => my_cpu_yreg_11_mux0000_map7
    );
  my_cpu_xreg_11_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(11),
      I1 => my_cpu_xreg_10_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(2),
      O => my_cpu_xreg_11_mux0000_map7
    );
  my_cpu_up_11_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(11),
      I1 => my_cpu_up_10_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(4),
      O => my_cpu_up_11_mux0000_map7
    );
  my_cpu_sp_11_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(11),
      I1 => my_cpu_sp_10_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_11_mux0000_map7
    );
  my_cpu_acca_mux0001_4_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_acca(3),
      I1 => my_cpu_acca_or0000,
      I2 => cpu_data_in(3),
      I3 => my_cpu_acca_ctrl(3),
      O => my_cpu_acca_mux0001_4_map3
    );
  my_cpu_acca_mux0001_4_18 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_acca_ctrl(2),
      I1 => my_cpu_out_alu(11),
      I2 => my_cpu_acca_mux0001_4_map3,
      I3 => my_cpu_acca_mux0001_4_map4,
      O => my_cpu_acca_mux0001(4)
    );
  my_cpu_pc_11_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(11),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_11_mux0000_map0,
      I3 => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_11_mux0000_map4
    );
  my_cpu_md_11_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md_ctrl(4),
      I2 => my_cpu_md(10),
      I3 => my_cpu_md_ctrl(5),
      O => my_cpu_md_11_mux0001_map2
    );
  my_cpu_md_11_mux000117 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2121,
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md(11),
      I3 => my_cpu_md_11_mux0001_map2,
      O => my_cpu_md_11_mux0001_map6
    );
  my_cpu_md_11_mux000123 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu(11),
      I2 => my_cpu_md_11_mux0001_map6,
      O => my_cpu_md_11_mux0001
    );
  my_cpu_yreg_12_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(12),
      I1 => my_cpu_yreg_10_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(2),
      O => my_cpu_yreg_12_mux0000_map7
    );
  my_cpu_xreg_12_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(12),
      I1 => my_cpu_xreg_10_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(2),
      O => my_cpu_xreg_12_mux0000_map7
    );
  my_cpu_up_12_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(12),
      I1 => my_cpu_up_10_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(4),
      O => my_cpu_up_12_mux0000_map7
    );
  my_cpu_sp_12_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(12),
      I1 => my_cpu_sp_10_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_12_mux0000_map7
    );
  my_cpu_acca_mux0001_3_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_acca(4),
      I1 => my_cpu_acca_or0000,
      I2 => cpu_data_in(4),
      I3 => my_cpu_acca_ctrl(3),
      O => my_cpu_acca_mux0001_3_map3
    );
  my_cpu_acca_mux0001_3_18 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_acca_ctrl(2),
      I1 => my_cpu_out_alu(12),
      I2 => my_cpu_acca_mux0001_3_map3,
      I3 => my_cpu_acca_mux0001_3_map4,
      O => my_cpu_acca_mux0001(3)
    );
  my_cpu_pc_12_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(12),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_12_mux0000_map0,
      I3 => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_12_mux0000_map4
    );
  my_cpu_md_12_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_md_ctrl(4),
      I2 => my_cpu_md(11),
      I3 => my_cpu_md_ctrl(5),
      O => my_cpu_md_12_mux0001_map2
    );
  my_cpu_md_12_mux000117 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2121,
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md(12),
      I3 => my_cpu_md_12_mux0001_map2,
      O => my_cpu_md_12_mux0001_map6
    );
  my_cpu_md_12_mux000123 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu(12),
      I2 => my_cpu_md_12_mux0001_map6,
      O => my_cpu_md_12_mux0001
    );
  my_cpu_out_alu_mux0001_7_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_25_Q,
      I1 => my_cpu_right(7),
      I2 => my_cpu_alu_ctrl_12_Q,
      I3 => my_cpu_left(7),
      O => my_cpu_out_alu_mux0001(7)
    );
  my_cpu_yreg_13_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(13),
      I1 => my_cpu_yreg_10_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(2),
      O => my_cpu_yreg_13_mux0000_map7
    );
  my_cpu_xreg_13_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(13),
      I1 => my_cpu_xreg_10_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(2),
      O => my_cpu_xreg_13_mux0000_map7
    );
  my_cpu_up_13_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(13),
      I1 => my_cpu_up_10_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(4),
      O => my_cpu_up_13_mux0000_map7
    );
  my_cpu_sp_13_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(13),
      I1 => my_cpu_sp_10_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_13_mux0000_map7
    );
  my_cpu_acca_mux0001_2_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_acca(5),
      I1 => my_cpu_acca_or0000,
      I2 => cpu_data_in(5),
      I3 => my_cpu_acca_ctrl(3),
      O => my_cpu_acca_mux0001_2_map3
    );
  my_cpu_acca_mux0001_2_8 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_acca_ctrl(1),
      I1 => my_cpu_out_alu(5),
      O => my_cpu_acca_mux0001_2_map4
    );
  my_cpu_acca_mux0001_2_18 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_acca_ctrl(2),
      I1 => my_cpu_out_alu(13),
      I2 => my_cpu_acca_mux0001_2_map3,
      I3 => my_cpu_acca_mux0001_2_map4,
      O => my_cpu_acca_mux0001(2)
    );
  my_cpu_pc_13_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(13),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_13_mux0000_map0,
      I3 => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_13_mux0000_map4
    );
  my_cpu_md_13_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_md(5),
      I1 => my_cpu_md_ctrl(4),
      I2 => my_cpu_md(12),
      I3 => my_cpu_md_ctrl(5),
      O => my_cpu_md_13_mux0001_map2
    );
  my_cpu_md_13_mux000117 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2121,
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md(13),
      I3 => my_cpu_md_13_mux0001_map2,
      O => my_cpu_md_13_mux0001_map6
    );
  my_cpu_md_13_mux000123 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu(13),
      I2 => my_cpu_md_13_mux0001_map6,
      O => my_cpu_md_13_mux0001
    );
  my_cpu_yreg_14_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(14),
      I1 => my_cpu_yreg_10_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(2),
      O => my_cpu_yreg_14_mux0000_map7
    );
  my_cpu_xreg_14_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(14),
      I1 => my_cpu_xreg_10_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(2),
      O => my_cpu_xreg_14_mux0000_map7
    );
  my_cpu_up_14_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(14),
      I1 => my_cpu_up_10_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(4),
      O => my_cpu_up_14_mux0000_map7
    );
  my_cpu_sp_14_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(14),
      I1 => my_cpu_sp_10_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_14_mux0000_map7
    );
  my_cpu_acca_mux0001_1_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_acca(6),
      I1 => my_cpu_acca_or0000,
      I2 => cpu_data_in(6),
      I3 => my_cpu_acca_ctrl(3),
      O => my_cpu_acca_mux0001_1_map3
    );
  my_cpu_acca_mux0001_1_8 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_acca_ctrl(1),
      I1 => my_cpu_out_alu(6),
      O => my_cpu_acca_mux0001_1_map4
    );
  my_cpu_acca_mux0001_1_18 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_acca_ctrl(2),
      I1 => my_cpu_out_alu(14),
      I2 => my_cpu_acca_mux0001_1_map3,
      I3 => my_cpu_acca_mux0001_1_map4,
      O => my_cpu_acca_mux0001(1)
    );
  my_cpu_pc_14_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(14),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_14_mux0000_map0,
      I3 => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_14_mux0000_map4
    );
  my_cpu_md_14_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_md_ctrl(4),
      I2 => my_cpu_md(13),
      I3 => my_cpu_md_ctrl(5),
      O => my_cpu_md_14_mux0001_map2
    );
  my_cpu_md_14_mux000117 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2121,
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md(14),
      I3 => my_cpu_md_14_mux0001_map2,
      O => my_cpu_md_14_mux0001_map6
    );
  my_cpu_md_14_mux000123 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu(14),
      I2 => my_cpu_md_14_mux0001_map6,
      O => my_cpu_md_14_mux0001
    );
  my_cpu_yreg_15_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_yreg(15),
      I1 => my_cpu_yreg_10_mux0000_map3,
      I2 => my_cpu_iy_ctrl(1),
      I3 => my_cpu_iy_ctrl(2),
      O => my_cpu_yreg_15_mux0000_map7
    );
  my_cpu_xreg_15_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_xreg(15),
      I1 => my_cpu_xreg_10_mux0000_map3,
      I2 => my_cpu_ix_ctrl(1),
      I3 => my_cpu_ix_ctrl(2),
      O => my_cpu_xreg_15_mux0000_map7
    );
  my_cpu_up_15_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_up(15),
      I1 => my_cpu_up_10_mux0000_map3,
      I2 => my_cpu_up_ctrl(2),
      I3 => my_cpu_up_ctrl(4),
      O => my_cpu_up_15_mux0000_map7
    );
  my_cpu_sp_15_mux000018 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp(15),
      I1 => my_cpu_sp_10_mux0000_map3,
      I2 => my_cpu_sp_ctrl(2),
      I3 => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_15_mux0000_map7
    );
  my_cpu_acca_mux0001_0_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_acca(7),
      I1 => my_cpu_acca_or0000,
      I2 => cpu_data_in(7),
      I3 => my_cpu_acca_ctrl(3),
      O => my_cpu_acca_mux0001_0_map3
    );
  my_cpu_acca_mux0001_0_8 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_acca_ctrl(1),
      I1 => my_cpu_out_alu(7),
      O => my_cpu_acca_mux0001_0_map4
    );
  my_cpu_acca_mux0001_0_18 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_acca_ctrl(2),
      I1 => my_cpu_out_alu(15),
      I2 => my_cpu_acca_mux0001_0_map3,
      I3 => my_cpu_acca_mux0001_0_map4,
      O => my_cpu_acca_mux0001(0)
    );
  my_cpu_pc_15_mux000010 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_pc(15),
      I1 => my_cpu_pc_0_or0000,
      I2 => my_cpu_pc_15_mux0000_map0,
      I3 => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_15_mux0000_map4
    );
  my_cpu_md_15_mux00014 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_md_ctrl(4),
      I2 => my_cpu_md(14),
      I3 => my_cpu_md_ctrl(5),
      O => my_cpu_md_15_mux0001_map2
    );
  my_cpu_md_15_mux000117 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N2121,
      I1 => my_cpu_md_0_or0000_172,
      I2 => my_cpu_md(15),
      I3 => my_cpu_md_15_mux0001_map2,
      O => my_cpu_md_15_mux0001_map6
    );
  my_cpu_md_15_mux000123 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu(15),
      I2 => my_cpu_md_15_mux0001_map6,
      O => my_cpu_md_15_mux0001
    );
  my_cpu_daa_reg_or00011 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_1_Q,
      I1 => my_cpu_alu_ctrl_10_Q,
      I2 => my_cpu_alu_ctrl_3_Q,
      I3 => my_cpu_alu_ctrl_5_Q,
      O => my_cpu_daa_reg_or0001
    );
  my_cpu_out_alu_or0003 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_2_Q,
      I1 => my_cpu_alu_ctrl_9_Q,
      I2 => my_cpu_alu_ctrl_0_Q,
      I3 => N17652,
      O => my_cpu_out_alu_or0003_156
    );
  my_cpu_alu_ctrl_3_21 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N86,
      I1 => my_cpu_N100,
      I2 => my_cpu_N154,
      O => my_cpu_alu_ctrl_3_map1
    );
  my_cpu_alu_ctrl_3_20 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0009,
      I1 => my_cpu_N522,
      I2 => my_cpu_N159,
      I3 => my_cpu_op_code_3_0_rom0000_183_Q,
      O => my_cpu_alu_ctrl_3_map9
    );
  my_cpu_alu_ctrl_3_22 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N107,
      I1 => my_cpu_alu_ctrl_3_map5,
      I2 => my_cpu_alu_ctrl_3_map9,
      O => my_cpu_alu_ctrl_3_map10
    );
  my_cpu_alu_ctrl_3_120 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_3_map1,
      I1 => my_cpu_alu_ctrl_3_map10,
      I2 => my_cpu_alu_ctrl_3_map17,
      I3 => my_cpu_alu_ctrl_3_map31,
      O => my_cpu_alu_ctrl_3_Q
    );
  my_cpu_sp_ctrl_cmp_eq00041 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_pre_code(0),
      I1 => my_cpu_accb_ctrl_and0000,
      O => my_cpu_sp_ctrl_cmp_eq0004
    );
  my_cpu_Mrom_md_3_0_rom00001611 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_md(0),
      O => my_cpu_N309
    );
  my_cpu_Mrom_md_3_0_rom00002921 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_md(0),
      I1 => my_cpu_md(3),
      I2 => my_cpu_md(2),
      O => my_cpu_N278
    );
  my_cpu_alu_ctrl_cmp_eq000611 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(6),
      I3 => my_cpu_state(3),
      O => my_cpu_N197
    );
  my_cpu_left_ctrl_cmp_eq00111_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_pre_code(3),
      I1 => my_cpu_pre_code(2),
      I2 => my_cpu_pre_code(1),
      I3 => my_cpu_pre_code(6),
      O => N17733
    );
  my_cpu_left_ctrl_cmp_eq00111 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_pre_code(7),
      I1 => my_cpu_pre_code(5),
      I2 => N17733,
      I3 => my_cpu_pre_code(4),
      O => my_cpu_accb_ctrl_and0000
    );
  my_cpu_out_alu_mux0001_4_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_25_Q,
      I1 => my_cpu_right(4),
      I2 => my_cpu_alu_ctrl_12_Q,
      I3 => my_cpu_left(4),
      O => my_cpu_out_alu_mux0001(4)
    );
  my_cpu_out_alu_mux0001_3_1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_25_Q,
      I1 => my_cpu_right(3),
      I2 => my_cpu_alu_ctrl_12_Q,
      I3 => my_cpu_left(3),
      O => my_cpu_out_alu_mux0001(3)
    );
  my_cpu_left_15_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(15),
      O => my_cpu_left_15_mux0000_map0
    );
  my_cpu_left_15_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(9),
      I1 => my_cpu_md(15),
      O => my_cpu_left_15_mux0000_map1
    );
  my_cpu_left_15_mux00008 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(15),
      I2 => my_cpu_left_15_mux0000_map0,
      I3 => my_cpu_left_15_mux0000_map1,
      O => my_cpu_left_15_mux0000_map4
    );
  my_cpu_left_15_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(15),
      I2 => my_cpu_left_15_mux0000_map4,
      O => my_cpu_left_15_mux0000_map6
    );
  my_cpu_left_15_mux000019 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(8),
      I1 => my_cpu_acca(7),
      O => my_cpu_left_15_mux0000_map7
    );
  my_cpu_left_15_mux000020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(4),
      I1 => my_cpu_xreg(15),
      O => my_cpu_left_15_mux0000_map8
    );
  my_cpu_left_15_mux000027 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(15),
      I2 => my_cpu_left_15_mux0000_map7,
      I3 => my_cpu_left_15_mux0000_map8,
      O => my_cpu_left_15_mux0000_map11
    );
  my_cpu_left_15_mux000047 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_left_15_mux0000_map6,
      I1 => my_cpu_left_10_or0000,
      I2 => my_cpu_ea(15),
      I3 => my_cpu_left_15_mux0000_map11,
      O => my_cpu_left(15)
    );
  my_cpu_addr_ctrl_0_2112 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(4),
      I3 => my_cpu_state(6),
      O => my_cpu_N492
    );
  my_cpu_right_13_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_right_ctrl_6_Q_152,
      I1 => my_cpu_acca(5),
      I2 => my_cpu_right_ctrl_0_Q_148,
      I3 => my_cpu_ea(13),
      O => N17782
    );
  my_cpu_right_13_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N17782,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_md(13),
      I3 => my_cpu_N218,
      O => my_cpu_right(13)
    );
  my_cpu_Mrom_rom0000101 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(1),
      O => my_cpu_Mrom_rom000010
    );
  my_cpu_op_code_5_34 : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code_3_0_rom0000_90_Q,
      I2 => my_cpu_op_code(5),
      O => my_cpu_op_code_5_3_map2
    );
  my_cpu_right_12_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_right_ctrl_6_Q_152,
      I1 => my_cpu_acca(4),
      I2 => my_cpu_right_ctrl_0_Q_148,
      I3 => my_cpu_ea(12),
      O => N17818
    );
  my_cpu_right_12_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N17818,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_md(12),
      I3 => my_cpu_N218,
      O => my_cpu_right(12)
    );
  my_cpu_st_ctrl_or000911 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => my_cpu_md(0),
      I1 => my_cpu_md(2),
      O => my_cpu_N472
    );
  my_cpu_st_ctrl_0_61 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      O => my_cpu_N237
    );
  my_cpu_right_or0000411 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md(3),
      O => my_cpu_N2151
    );
  my_cpu_ea_ctrl_2_122 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md(3),
      O => my_cpu_N207
    );
  my_cpu_Mmux_next_state_mux0045321 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(7),
      O => my_cpu_N2211
    );
  my_cpu_alu_ctrl_cmp_eq00311 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_N194,
      I1 => my_cpu_N164,
      I2 => my_cpu_state(6),
      O => my_cpu_alu_ctrl_cmp_eq0031
    );
  my_cpu_sp_ctrl_cmp_eq00351 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N1611,
      I1 => my_cpu_state(6),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N2411,
      O => my_cpu_sp_ctrl_cmp_eq0035
    );
  my_cpu_alu_ctrl_cmp_eq00181 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N1621,
      I1 => my_cpu_N239,
      I2 => my_cpu_state(1),
      I3 => my_cpu_N254,
      O => my_cpu_alu_ctrl_cmp_eq0018
    );
  my_cpu_right_11_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_right_ctrl_6_Q_152,
      I1 => my_cpu_acca(3),
      I2 => my_cpu_right_ctrl_0_Q_148,
      I3 => my_cpu_ea(11),
      O => N17837
    );
  my_cpu_right_11_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N17837,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_md(11),
      I3 => my_cpu_N218,
      O => my_cpu_right(11)
    );
  my_cpu_right_10_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_right_ctrl_6_Q_152,
      I1 => my_cpu_acca(2),
      I2 => my_cpu_right_ctrl_0_Q_148,
      I3 => my_cpu_ea(10),
      O => N17839
    );
  my_cpu_right_10_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N17839,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_md(10),
      I3 => my_cpu_N218,
      O => my_cpu_right(10)
    );
  my_cpu_right_9_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_right_ctrl_6_Q_152,
      I1 => my_cpu_acca(1),
      I2 => my_cpu_right_ctrl_0_Q_148,
      I3 => my_cpu_ea(9),
      O => N17843
    );
  my_cpu_right_9_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N17843,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_md(9),
      I3 => my_cpu_N218,
      O => my_cpu_right(9)
    );
  my_cpu_out_alu_mux00032 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_alu_ctrl_2_Q,
      I1 => my_cpu_alu_ctrl_4_Q,
      I2 => my_cpu_alu_ctrl_0_Q,
      I3 => my_cpu_alu_ctrl_9_Q,
      O => my_cpu_out_alu_mux0003
    );
  my_cpu_alu_ctrl_2_51 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N159,
      I1 => my_cpu_op_code_3_0_rom0000_182_Q,
      I2 => my_cpu_N2142,
      I3 => my_cpu_N180,
      O => my_cpu_alu_ctrl_2_map2
    );
  my_cpu_alu_ctrl_2_78 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0004,
      I1 => my_cpu_op_code_3_0_rom0000_108_Q,
      I2 => my_cpu_sp_ctrl_cmp_eq0030,
      I3 => my_cpu_sp_ctrl_cmp_eq0009,
      O => my_cpu_alu_ctrl_2_map20
    );
  my_cpu_alu_ctrl_2_86 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2291,
      I1 => my_cpu_alu_ctrl_2_map15,
      I2 => my_cpu_alu_ctrl_2_map17,
      I3 => my_cpu_alu_ctrl_2_map20,
      O => my_cpu_alu_ctrl_2_map22
    );
  my_cpu_alu_ctrl_2_112 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N192,
      I1 => my_cpu_op_code_3_0_rom0000_219_Q,
      I2 => my_cpu_N129,
      I3 => my_cpu_N190,
      O => my_cpu_alu_ctrl_2_map26
    );
  my_cpu_alu_ctrl_2_114 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N2401,
      I1 => my_cpu_alu_ctrl_2_map22,
      I2 => my_cpu_alu_ctrl_2_map26,
      O => my_cpu_alu_ctrl_2_map27
    );
  my_cpu_op_code_5_3110 : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_cond_true_cmp_eq0003,
      I3 => my_cpu_op_code_3_0_rom0000_87_Q,
      O => my_cpu_op_code_5_4
    );
  my_cpu_right_10_11 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_right_ctrl_8_Q,
      O => my_cpu_N206
    );
  my_cpu_right_10_21 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_accb(7),
      I1 => my_cpu_right_ctrl_5_Q_151,
      I2 => my_cpu_N921,
      O => my_cpu_N218
    );
  my_cpu_right_8_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_right_ctrl_6_Q_152,
      I1 => my_cpu_acca(0),
      I2 => my_cpu_right_ctrl_0_Q_148,
      I3 => my_cpu_ea(8),
      O => N17953
    );
  my_cpu_right_8_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N17953,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_md(8),
      I3 => my_cpu_N218,
      O => my_cpu_right(8)
    );
  my_cpu_right_7_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N651,
      I1 => my_cpu_accb(7),
      I2 => my_cpu_right_ctrl_0_Q_148,
      I3 => my_cpu_ea(7),
      O => N17956
    );
  my_cpu_right_7_Q : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N17956,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_md(7),
      I3 => my_cpu_N921,
      O => my_cpu_right(7)
    );
  my_cpu_right_5_11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_right_ctrl_5_Q_151,
      I1 => my_cpu_right_ctrl_6_Q_152,
      O => my_cpu_N651
    );
  my_cpu_right_or0000161 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_N160,
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(3),
      O => my_cpu_N296
    );
  my_cpu_dout_ctrl_cmp_eq00291 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N163,
      I2 => my_cpu_state(6),
      I3 => my_cpu_N2411,
      O => my_cpu_dout_ctrl_cmp_eq0029
    );
  my_cpu_alu_ctrl_cmp_eq00221 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N1621,
      I2 => my_cpu_state(6),
      I3 => my_cpu_N2411,
      O => my_cpu_alu_ctrl_cmp_eq0022
    );
  my_cpu_cc_mux0001_4_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_cc_ctrl(2),
      I1 => cpu_data_in(3),
      I2 => my_cpu_cc(3),
      I3 => my_cpu_N274,
      O => my_cpu_cc_mux0001_4_map2
    );
  my_cpu_cc_mux0001_4_18 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_N306,
      I1 => my_cpu_cc_out_3_or0000_162,
      I2 => my_cpu_cc_out_2_or0000,
      I3 => my_cpu_alu_ctrl_22_Q,
      O => my_cpu_cc_mux0001_4_map8
    );
  my_cpu_cc_mux0001_4_29 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_cc(3),
      I1 => my_cpu_cc_mux0001_4_map8,
      I2 => my_cpu_alu_ctrl_21_Q,
      I3 => my_cpu_left(3),
      O => my_cpu_cc_mux0001_4_map11
    );
  my_cpu_cc_mux0001_4_48 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_cc_out_2_or0000,
      I1 => my_cpu_out_alu(7),
      I2 => my_cpu_cc_mux0001_4_map3,
      I3 => my_cpu_cc_mux0001_4_map11,
      O => my_cpu_cc_mux0001_4_map14
    );
  my_cpu_cc_mux0001_4_58 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_cc_out_3_or0000_162,
      I1 => my_cpu_out_alu(15),
      O => my_cpu_cc_mux0001_4_map15
    );
  my_cpu_cc_mux0001_4_84 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(1),
      I1 => my_cpu_cc_mux0001_4_map14,
      I2 => my_cpu_cc_mux0001_4_map2,
      I3 => my_cpu_cc_mux0001_4_map15,
      O => my_cpu_cc_mux0001(4)
    );
  my_cpu_Mmux_next_state_mux0045231 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(2),
      O => my_cpu_N202
    );
  my_cpu_sp_ctrl_cmp_eq00191 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N163,
      I1 => my_cpu_state(6),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N2411,
      O => my_cpu_sp_ctrl_cmp_eq0019
    );
  my_cpu_addr_ctrl_7_43 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_state(5),
      O => my_cpu_N239
    );
  my_cpu_addr_ctrl_0_311 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(3),
      O => my_cpu_N2411
    );
  my_cpu_sp_ctrl_cmp_eq00171 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N1621,
      I1 => my_cpu_state(6),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N2411,
      O => my_cpu_sp_ctrl_cmp_eq0017
    );
  my_cpu_dout_ctrl_cmp_eq00191 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N1621,
      I3 => my_cpu_N2411,
      O => my_cpu_dout_ctrl_cmp_eq0019
    );
  my_cpu_left_14_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(14),
      O => my_cpu_left_14_mux0000_map0
    );
  my_cpu_left_14_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(9),
      I1 => my_cpu_md(14),
      O => my_cpu_left_14_mux0000_map1
    );
  my_cpu_left_14_mux00008 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(14),
      I2 => my_cpu_left_14_mux0000_map0,
      I3 => my_cpu_left_14_mux0000_map1,
      O => my_cpu_left_14_mux0000_map4
    );
  my_cpu_left_14_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(14),
      I2 => my_cpu_left_14_mux0000_map4,
      O => my_cpu_left_14_mux0000_map6
    );
  my_cpu_left_14_mux000019 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(8),
      I1 => my_cpu_acca(6),
      O => my_cpu_left_14_mux0000_map7
    );
  my_cpu_left_14_mux000020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(4),
      I1 => my_cpu_xreg(14),
      O => my_cpu_left_14_mux0000_map8
    );
  my_cpu_left_14_mux000027 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(14),
      I2 => my_cpu_left_14_mux0000_map7,
      I3 => my_cpu_left_14_mux0000_map8,
      O => my_cpu_left_14_mux0000_map11
    );
  my_cpu_left_14_mux000047 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_left_14_mux0000_map6,
      I1 => my_cpu_left_10_or0000,
      I2 => my_cpu_ea(14),
      I3 => my_cpu_left_14_mux0000_map11,
      O => my_cpu_left(14)
    );
  my_cpu_out_alu_0_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(0),
      I2 => my_cpu_N332,
      I3 => my_cpu_left(1),
      O => my_cpu_out_alu_0_map3
    );
  my_cpu_out_alu_0_10 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_carry_in_mux0000,
      I1 => my_cpu_daa_reg_or0002,
      I2 => my_cpu_out_alu_0_map3,
      O => my_cpu_out_alu_0_map5
    );
  my_cpu_out_alu_0_27 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(0),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1232,
      O => my_cpu_out_alu_0_map10
    );
  my_cpu_out_alu_0_43 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(0),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(0),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_0_map15
    );
  my_cpu_out_alu_0_45 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left(0),
      I1 => my_cpu_out_alu_0_map10,
      I2 => my_cpu_out_alu_0_map15,
      O => my_cpu_out_alu_0_map16
    );
  my_cpu_out_alu_0_69 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(0),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_0_map5,
      I3 => my_cpu_out_alu_0_map16,
      O => my_cpu_out_alu(0)
    );
  my_cpu_carry_in_mux00001 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_18_Q,
      I1 => my_cpu_left(7),
      I2 => my_cpu_cc(0),
      I3 => my_cpu_N2310,
      O => my_cpu_carry_in_mux0000
    );
  my_cpu_next_state_or001411 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(3),
      O => my_cpu_N712
    );
  my_cpu_Mmux_left_ctrl_mux0008311 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => my_cpu_op_code(1),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(0),
      O => my_cpu_N167
    );
  my_cpu_sp_ctrl_cmp_eq00761 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N194,
      I2 => my_cpu_state(6),
      I3 => my_cpu_N160,
      O => my_cpu_sp_ctrl(3)
    );
  my_cpu_dout_ctrl_cmp_eq00241 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N266,
      I2 => my_cpu_N220,
      I3 => my_cpu_N160,
      O => my_cpu_dout_ctrl_cmp_eq0024
    );
  my_cpu_alu_ctrl_cmp_eq00211 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N163,
      I3 => my_cpu_N2411,
      O => my_cpu_alu_ctrl_cmp_eq0021
    );
  my_cpu_right_6_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_acca(6),
      I1 => my_cpu_right_ctrl_4_Q_150,
      I2 => my_cpu_ea(6),
      I3 => my_cpu_right_ctrl_0_Q_148,
      O => my_cpu_right_6_map2
    );
  my_cpu_right_6_12 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_accb(6),
      I1 => my_cpu_N651,
      I2 => my_cpu_N206,
      I3 => my_cpu_right_6_map2,
      O => my_cpu_right_6_map5
    );
  my_cpu_right_6_25 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_right_6_map5,
      I3 => my_cpu_right_ctrl_9_Q_153,
      O => my_cpu_right(6)
    );
  my_cpu_right_5_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_acca(5),
      I1 => my_cpu_right_ctrl_4_Q_150,
      I2 => my_cpu_ea(5),
      I3 => my_cpu_right_ctrl_0_Q_148,
      O => my_cpu_right_5_map2
    );
  my_cpu_right_5_12 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_accb(5),
      I1 => my_cpu_N651,
      I2 => my_cpu_N206,
      I3 => my_cpu_right_5_map2,
      O => my_cpu_right_5_map5
    );
  my_cpu_right_5_25 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_md(5),
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_right_5_map5,
      I3 => my_cpu_right_ctrl_9_Q_153,
      O => my_cpu_right(5)
    );
  my_cpu_right_or000021 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      O => my_cpu_N661
    );
  my_cpu_dp_ctrl_2_111 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(5),
      O => my_cpu_N3191
    );
  my_cpu_sp_ctrl_cmp_eq00561 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N163,
      I1 => my_cpu_N239,
      I2 => my_cpu_state(1),
      I3 => my_cpu_N254,
      O => my_cpu_sp_ctrl_cmp_eq0056
    );
  my_cpu_sp_ctrl_cmp_eq00281 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N1611,
      I3 => my_cpu_N2411,
      O => my_cpu_sp_ctrl_cmp_eq0028
    );
  my_cpu_sp_ctrl_cmp_eq00241 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_state(3),
      I2 => my_cpu_N661,
      I3 => my_cpu_N164,
      O => my_cpu_sp_ctrl_cmp_eq0024
    );
  my_cpu_alu_ctrl_cmp_eq00301 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N1611,
      I1 => my_cpu_N239,
      I2 => my_cpu_state(1),
      I3 => my_cpu_N254,
      O => my_cpu_alu_ctrl_cmp_eq0030
    );
  my_cpu_next_state_6_38 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => my_cpu_N259,
      I1 => my_cpu_N248,
      I2 => my_cpu_N198,
      I3 => my_cpu_N247,
      O => my_cpu_next_state_6_3_map5
    );
  my_cpu_next_state_6_317 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0040,
      I1 => my_cpu_sp_ctrl_cmp_eq0035,
      I2 => my_cpu_next_state_6_3_map2,
      I3 => my_cpu_next_state_6_3_map5,
      O => my_cpu_N129
    );
  my_cpu_left_ctrl_0_0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0030,
      I1 => my_cpu_Mrom_md_3_0_rom000015,
      O => my_cpu_left_ctrl_0_map0
    );
  my_cpu_left_ctrl_0_22 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0057,
      I1 => my_cpu_cc_ctrl_1_map19,
      I2 => my_cpu_left_ctrl_0_map0,
      I3 => my_cpu_left_ctrl_0_map7,
      O => my_cpu_left_ctrl(0)
    );
  my_cpu_cc_mux0001_2_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_cc_ctrl(2),
      I1 => cpu_data_in(5),
      I2 => my_cpu_cc(5),
      I3 => my_cpu_N274,
      O => my_cpu_cc_mux0001_2_map2
    );
  my_cpu_cc_mux0001_2_53 : LUT4
    generic map(
      INIT => X"8A08"
    )
    port map (
      I0 => my_cpu_cc_out_0_or0000,
      I1 => my_cpu_right(3),
      I2 => my_cpu_out_alu(3),
      I3 => my_cpu_left(3),
      O => my_cpu_cc_mux0001_2_map17
    );
  my_cpu_cc_mux0001_2_82 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(1),
      I1 => my_cpu_cc_mux0001_2_map10,
      I2 => my_cpu_cc_mux0001_2_map2,
      I3 => my_cpu_cc_mux0001_2_map17,
      O => my_cpu_cc_mux0001(2)
    );
  my_cpu_out_alu_mux0001_2_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_12_Q,
      I1 => my_cpu_left(2),
      I2 => my_cpu_alu_ctrl_25_Q,
      I3 => my_cpu_right(2),
      O => my_cpu_out_alu_mux0001_2_map2
    );
  my_cpu_out_alu_mux0001_2_19 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_out_alu_mux0001_1_map6,
      I1 => my_cpu_daa_reg_cmp_le0000,
      I2 => my_cpu_out_alu_mux0001_2_map2,
      I3 => my_cpu_cc(5),
      O => my_cpu_out_alu_mux0001(2)
    );
  my_cpu_out_alu_mux0001_1_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_12_Q,
      I1 => my_cpu_left(1),
      I2 => my_cpu_alu_ctrl_25_Q,
      I3 => my_cpu_right(1),
      O => my_cpu_out_alu_mux0001_1_map2
    );
  my_cpu_out_alu_mux0001_1_19 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_out_alu_mux0001_1_map6,
      I1 => my_cpu_daa_reg_cmp_le0000,
      I2 => my_cpu_out_alu_mux0001_1_map2,
      I3 => my_cpu_cc(5),
      O => my_cpu_out_alu_mux0001(1)
    );
  my_cpu_right_ctrl_3_Q : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N18344,
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_op_code_3_0_rom0000_95_Q,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => my_cpu_right_ctrl_3_Q_149
    );
  my_cpu_right_ctrl_0_Q : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N18346,
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_op_code_3_0_rom0000_92_Q,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => my_cpu_right_ctrl_0_Q_148
    );
  my_cpu_right_ctrl_9_SW0 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N3021,
      I1 => my_cpu_N194,
      I2 => my_cpu_state(6),
      I3 => my_cpu_alu_ctrl_cmp_eq0008,
      O => N18348
    );
  my_cpu_right_ctrl_9_Q : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N18348,
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_op_code_3_0_rom0000_101_Q,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => my_cpu_right_ctrl_9_Q_153
    );
  my_cpu_right_ctrl_5_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_acca_ctrl_mux0005(3),
      I1 => my_cpu_op_ctrl_cmp_eq0003,
      I2 => my_cpu_op_code_3_0_rom0000_97_Q,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => N18350
    );
  my_cpu_right_ctrl_5_Q : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_Mrom_md_3_0_rom000025,
      I1 => my_cpu_N330,
      I2 => N18350,
      I3 => my_cpu_sp_ctrl_cmp_eq0005,
      O => my_cpu_right_ctrl_5_Q_151
    );
  my_cpu_alu_ctrl_cmp_eq002311 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(6),
      I3 => my_cpu_N254,
      O => my_cpu_N209
    );
  my_cpu_out_alu_13_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(13),
      I2 => my_cpu_left(14),
      I3 => my_cpu_alu_ctrl_14_Q,
      O => my_cpu_out_alu_13_map3
    );
  my_cpu_out_alu_13_26 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(13),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1931,
      O => my_cpu_out_alu_13_map10
    );
  my_cpu_out_alu_13_35 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_daa_reg_or0002,
      I1 => my_cpu_left(12),
      I2 => my_cpu_left(13),
      I3 => my_cpu_out_alu_13_map10,
      O => my_cpu_out_alu_13_map12
    );
  my_cpu_out_alu_13_50 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(13),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(13),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_13_map16
    );
  my_cpu_out_alu_13_66 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2101,
      I1 => my_cpu_out_alu_13_map3,
      I2 => my_cpu_out_alu_13_map12,
      I3 => my_cpu_out_alu_13_map16,
      O => my_cpu_out_alu_13_map18
    );
  my_cpu_out_alu_13_78 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(13),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_13_map18,
      O => my_cpu_out_alu(13)
    );
  my_cpu_out_alu_14_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(14),
      I2 => my_cpu_left(15),
      I3 => my_cpu_alu_ctrl_14_Q,
      O => my_cpu_out_alu_14_map3
    );
  my_cpu_out_alu_14_26 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(14),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1931,
      O => my_cpu_out_alu_14_map10
    );
  my_cpu_out_alu_14_35 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_daa_reg_or0002,
      I1 => my_cpu_left(13),
      I2 => my_cpu_left(14),
      I3 => my_cpu_out_alu_14_map10,
      O => my_cpu_out_alu_14_map12
    );
  my_cpu_out_alu_14_50 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(14),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(14),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_14_map16
    );
  my_cpu_out_alu_14_66 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2101,
      I1 => my_cpu_out_alu_14_map3,
      I2 => my_cpu_out_alu_14_map12,
      I3 => my_cpu_out_alu_14_map16,
      O => my_cpu_out_alu_14_map18
    );
  my_cpu_out_alu_14_78 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(14),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_14_map18,
      O => my_cpu_out_alu(14)
    );
  my_cpu_out_alu_8_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(8),
      I2 => my_cpu_left(9),
      I3 => my_cpu_alu_ctrl_14_Q,
      O => my_cpu_out_alu_8_map3
    );
  my_cpu_out_alu_8_26 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(8),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1931,
      O => my_cpu_out_alu_8_map10
    );
  my_cpu_out_alu_8_50 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(8),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(8),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_8_map16
    );
  my_cpu_out_alu_8_78 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(8),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_8_map18,
      O => my_cpu_out_alu(8)
    );
  my_cpu_cc_mux0001_6_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_cc_ctrl(2),
      I1 => cpu_data_in(1),
      I2 => my_cpu_cc(1),
      I3 => my_cpu_N274,
      O => my_cpu_cc_mux0001_6_map2
    );
  my_cpu_cc_mux0001_6_17 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_alu_ctrl_10_Q,
      I1 => my_cpu_alu_ctrl_13_Q,
      I2 => my_cpu_alu_ctrl_23_Q,
      I3 => my_cpu_alu_ctrl_30_Q,
      O => my_cpu_cc_mux0001_6_map9
    );
  my_cpu_cc_mux0001_6_26 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_alu_ctrl_31_Q,
      I1 => my_cpu_alu_ctrl_32_Q,
      I2 => my_cpu_alu_ctrl_33_Q,
      O => my_cpu_cc_mux0001_6_map14
    );
  my_cpu_cc_mux0001_6_49 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_alu_ctrl_7_Q,
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_alu_ctrl_9_Q,
      O => my_cpu_cc_mux0001_6_map22
    );
  my_cpu_cc_mux0001_6_51 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_cc_mux0001_6_map9,
      I1 => my_cpu_cc_mux0001_6_map14,
      I2 => my_cpu_cc_mux0001_6_map22,
      O => my_cpu_cc_mux0001_6_map23
    );
  my_cpu_cc_mux0001_6_101 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_cc(1),
      I1 => my_cpu_alu_ctrl_22_Q,
      I2 => my_cpu_N1721,
      I3 => my_cpu_cc_mux0001_6_map23,
      O => my_cpu_cc_mux0001_6_map26
    );
  my_cpu_cc_mux0001_6_137 : LUT4
    generic map(
      INIT => X"FF28"
    )
    port map (
      I0 => my_cpu_alu_ctrl_15_Q,
      I1 => my_cpu_left(14),
      I2 => my_cpu_left(15),
      I3 => my_cpu_cc_mux0001_6_map26,
      O => my_cpu_cc_mux0001_6_map33
    );
  my_cpu_cc_mux0001_6_148 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_21_Q,
      I1 => my_cpu_cc(1),
      I2 => my_cpu_alu_ctrl_22_Q,
      I3 => my_cpu_alu_ctrl_24_Q,
      O => my_cpu_cc_mux0001_6_map36
    );
  my_cpu_cc_mux0001_6_153 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_left(0),
      I1 => my_cpu_left(2),
      I2 => my_cpu_left(3),
      I3 => my_cpu_alu_ctrl_9_Q,
      O => my_cpu_cc_mux0001_6_map39
    );
  my_cpu_cc_mux0001_6_161 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_left(6),
      I1 => my_cpu_left(5),
      I2 => my_cpu_left(7),
      I3 => my_cpu_left(4),
      O => my_cpu_cc_mux0001_6_map43
    );
  my_cpu_cc_mux0001_6_184 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_left(1),
      I1 => my_cpu_cc_mux0001_6_map36,
      I2 => my_cpu_cc_mux0001_6_map39,
      I3 => my_cpu_cc_mux0001_6_map43,
      O => my_cpu_cc_mux0001_6_map46
    );
  my_cpu_cc_mux0001_6_214 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_cpu_right(15),
      I1 => my_cpu_alu_ctrl_3_Q,
      I2 => my_cpu_alu_ctrl_2_Q,
      O => my_cpu_cc_mux0001_6_map51
    );
  my_cpu_cc_mux0001_6_263 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_left(2),
      I1 => my_cpu_left(3),
      I2 => my_cpu_left(4),
      I3 => my_cpu_left(0),
      O => my_cpu_cc_mux0001_6_map67
    );
  my_cpu_cc_mux0001_6_309 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_cpu_right(7),
      I1 => my_cpu_cc_out_0_or0002,
      I2 => my_cpu_cc_out_0_or0000,
      O => my_cpu_cc_mux0001_6_map75
    );
  my_cpu_cc_mux0001_6_321 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => my_cpu_cc_mux0001_6_map69,
      I1 => my_cpu_left(6),
      I2 => my_cpu_cc_mux0001_6_map75,
      I3 => my_cpu_out_alu(7),
      O => my_cpu_cc_mux0001_6_map78
    );
  my_cpu_cc_mux0001_6_379 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => my_cpu_right(15),
      I1 => my_cpu_alu_ctrl_2_Q,
      I2 => my_cpu_left(15),
      I3 => my_cpu_alu_ctrl_3_Q,
      O => my_cpu_cc_mux0001_6_map86
    );
  my_cpu_cc_mux0001_6_421 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_cc_mux0001_6_map94,
      I1 => my_cpu_left(7),
      I2 => my_cpu_cc_mux0001_6_map86,
      I3 => my_cpu_out_alu(15),
      O => my_cpu_cc_mux0001_6_map97
    );
  my_cpu_cc_mux0001_6_461 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(1),
      I1 => my_cpu_cc_mux0001_6_map80,
      I2 => my_cpu_cc_mux0001_6_map2,
      I3 => my_cpu_cc_mux0001_6_map97,
      O => my_cpu_cc_mux0001(6)
    );
  my_cpu_left_ctrl_mux0017_1_11 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(3),
      O => my_cpu_N2111
    );
  my_cpu_right_ctrl_or000611 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(3),
      O => my_cpu_N165
    );
  my_cpu_st_ctrl_0_51 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      O => my_cpu_N223
    );
  my_cpu_st_ctrl_0_42 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      O => my_cpu_N193
    );
  my_cpu_addr_ctrl_7_37 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(2),
      O => my_cpu_N1621
    );
  my_cpu_next_state_5_263 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0015,
      I1 => my_cpu_dout_ctrl_cmp_eq0031,
      I2 => my_cpu_dout_ctrl_cmp_eq0004,
      I3 => my_cpu_dout_ctrl_cmp_eq0011,
      O => my_cpu_N154
    );
  my_cpu_next_state_0_11_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0032,
      I1 => my_cpu_dout_ctrl_cmp_eq0021,
      I2 => my_cpu_dout_ctrl_cmp_eq0019,
      I3 => my_cpu_dout_ctrl_cmp_eq0001,
      O => N18802
    );
  my_cpu_next_state_0_11 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0017,
      I1 => my_cpu_dout_ctrl_cmp_eq0013,
      I2 => my_cpu_alu_ctrl_cmp_eq0027,
      I3 => N18802,
      O => my_cpu_N100
    );
  my_cpu_left_ctrl_3_0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0030,
      I1 => my_cpu_Mrom_md_3_0_rom000018,
      O => my_cpu_left_ctrl_3_map0
    );
  my_cpu_left_ctrl_3_17 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0057,
      I1 => my_cpu_left_ctrl_3_map2,
      I2 => my_cpu_left_ctrl_3_map0,
      I3 => my_cpu_left_ctrl_3_map6,
      O => my_cpu_left_ctrl(3)
    );
  my_cpu_left_ctrl_9_6 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0030,
      I1 => my_cpu_left_ctrl_9_map1,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_N1651,
      O => my_cpu_left_ctrl_9_map3
    );
  my_cpu_left_ctrl_2_9 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0030,
      I1 => my_cpu_N278,
      I2 => my_cpu_md(1),
      I3 => my_cpu_alu_ctrl_cmp_eq0031,
      O => my_cpu_left_ctrl_2_map3
    );
  my_cpu_left_ctrl_5_27 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_return_state_and0019,
      I1 => my_cpu_sp_ctrl_cmp_eq0004,
      I2 => my_cpu_N192,
      I3 => my_cpu_return_state_cmp_eq0011,
      O => my_cpu_left_ctrl_5_map10
    );
  my_cpu_left_ctrl_5_48 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N3131,
      I1 => my_cpu_left_ctrl_5_map13,
      I2 => my_cpu_left_ctrl_5_map7,
      I3 => my_cpu_left_ctrl_5_map10,
      O => my_cpu_left_ctrl(5)
    );
  my_cpu_left_ctrl_6_70 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N100,
      I1 => my_cpu_N154,
      I2 => my_cpu_left_ctrl_6_map12,
      I3 => my_cpu_left_ctrl_6_map19,
      O => my_cpu_left_ctrl_6_map21
    );
  my_cpu_left_ctrl_6_116 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2142,
      I1 => my_cpu_left_ctrl_6_map5,
      I2 => my_cpu_left_ctrl_6_map21,
      I3 => my_cpu_left_ctrl_6_map29,
      O => my_cpu_left_ctrl(6)
    );
  my_cpu_alu_ctrl_2_3_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0014,
      I1 => my_cpu_alu_ctrl_cmp_eq0013,
      I2 => my_cpu_alu_ctrl_cmp_eq0012,
      O => N19081
    );
  my_cpu_alu_ctrl_2_3 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0018,
      I1 => my_cpu_alu_ctrl_cmp_eq0017,
      I2 => my_cpu_alu_ctrl_cmp_eq0016,
      I3 => N19081,
      O => my_cpu_N189
    );
  my_cpu_left_ctrl_8_19 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0057,
      I1 => my_cpu_left_ctrl_8_map3,
      I2 => my_cpu_alu_ctrl_cmp_eq0030,
      I3 => my_cpu_left_ctrl_8_map6,
      O => my_cpu_left_ctrl_8_map8
    );
  my_cpu_left_ctrl_8_35 : LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      I0 => my_cpu_accb_ctrl_and0000,
      I1 => my_cpu_return_state_cmp_eq0009,
      I2 => my_cpu_N192,
      I3 => my_cpu_pre_code(0),
      O => my_cpu_left_ctrl_8_map13
    );
  my_cpu_left_ctrl_8_95 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2401,
      I1 => my_cpu_left_ctrl_8_map8,
      I2 => my_cpu_left_ctrl_8_map13,
      I3 => my_cpu_left_ctrl_8_map25,
      O => my_cpu_left_ctrl(8)
    );
  my_cpu_right_4_13 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_N182,
      I2 => my_cpu_right_4_map4,
      O => my_cpu_right(4)
    );
  my_cpu_left_13_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(13),
      O => my_cpu_left_13_mux0000_map0
    );
  my_cpu_left_13_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(9),
      I1 => my_cpu_md(13),
      O => my_cpu_left_13_mux0000_map1
    );
  my_cpu_left_13_mux00008 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(13),
      I2 => my_cpu_left_13_mux0000_map0,
      I3 => my_cpu_left_13_mux0000_map1,
      O => my_cpu_left_13_mux0000_map4
    );
  my_cpu_left_13_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(13),
      I2 => my_cpu_left_13_mux0000_map4,
      O => my_cpu_left_13_mux0000_map6
    );
  my_cpu_left_13_mux000019 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(8),
      I1 => my_cpu_acca(5),
      O => my_cpu_left_13_mux0000_map7
    );
  my_cpu_left_13_mux000020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(4),
      I1 => my_cpu_xreg(13),
      O => my_cpu_left_13_mux0000_map8
    );
  my_cpu_left_13_mux000027 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(13),
      I2 => my_cpu_left_13_mux0000_map7,
      I3 => my_cpu_left_13_mux0000_map8,
      O => my_cpu_left_13_mux0000_map11
    );
  my_cpu_left_13_mux000047 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_left_13_mux0000_map6,
      I1 => my_cpu_left_10_or0000,
      I2 => my_cpu_ea(13),
      I3 => my_cpu_left_13_mux0000_map11,
      O => my_cpu_left(13)
    );
  my_cpu_out_alu_9_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(9),
      I2 => my_cpu_left(10),
      I3 => my_cpu_alu_ctrl_14_Q,
      O => my_cpu_out_alu_9_map3
    );
  my_cpu_out_alu_9_26 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(9),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1931,
      O => my_cpu_out_alu_9_map10
    );
  my_cpu_out_alu_9_35 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_daa_reg_or0002,
      I1 => my_cpu_left(8),
      I2 => my_cpu_left(9),
      I3 => my_cpu_out_alu_9_map10,
      O => my_cpu_out_alu_9_map12
    );
  my_cpu_out_alu_9_50 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(9),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(9),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_9_map16
    );
  my_cpu_out_alu_9_66 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2101,
      I1 => my_cpu_out_alu_9_map3,
      I2 => my_cpu_out_alu_9_map12,
      I3 => my_cpu_out_alu_9_map16,
      O => my_cpu_out_alu_9_map18
    );
  my_cpu_out_alu_9_78 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(9),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_9_map18,
      O => my_cpu_out_alu(9)
    );
  my_cpu_right_3_13 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_N182,
      I2 => my_cpu_right_3_map4,
      O => my_cpu_right(3)
    );
  my_cpu_left_12_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(12),
      O => my_cpu_left_12_mux0000_map0
    );
  my_cpu_left_12_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(9),
      I1 => my_cpu_md(12),
      O => my_cpu_left_12_mux0000_map1
    );
  my_cpu_left_12_mux00008 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(12),
      I2 => my_cpu_left_12_mux0000_map0,
      I3 => my_cpu_left_12_mux0000_map1,
      O => my_cpu_left_12_mux0000_map4
    );
  my_cpu_left_12_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(12),
      I2 => my_cpu_left_12_mux0000_map4,
      O => my_cpu_left_12_mux0000_map6
    );
  my_cpu_left_12_mux000019 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(8),
      I1 => my_cpu_acca(4),
      O => my_cpu_left_12_mux0000_map7
    );
  my_cpu_left_12_mux000020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(4),
      I1 => my_cpu_xreg(12),
      O => my_cpu_left_12_mux0000_map8
    );
  my_cpu_left_12_mux000027 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(12),
      I2 => my_cpu_left_12_mux0000_map7,
      I3 => my_cpu_left_12_mux0000_map8,
      O => my_cpu_left_12_mux0000_map11
    );
  my_cpu_left_12_mux000047 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_left_12_mux0000_map6,
      I1 => my_cpu_left_10_or0000,
      I2 => my_cpu_ea(12),
      I3 => my_cpu_left_12_mux0000_map11,
      O => my_cpu_left(12)
    );
  my_cpu_out_alu_10_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(10),
      I2 => my_cpu_left(11),
      I3 => my_cpu_alu_ctrl_14_Q,
      O => my_cpu_out_alu_10_map3
    );
  my_cpu_out_alu_10_26 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(10),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1931,
      O => my_cpu_out_alu_10_map10
    );
  my_cpu_out_alu_10_35 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_daa_reg_or0002,
      I1 => my_cpu_left(9),
      I2 => my_cpu_left(10),
      I3 => my_cpu_out_alu_10_map10,
      O => my_cpu_out_alu_10_map12
    );
  my_cpu_out_alu_10_50 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(10),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(10),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_10_map16
    );
  my_cpu_out_alu_10_66 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2101,
      I1 => my_cpu_out_alu_10_map3,
      I2 => my_cpu_out_alu_10_map12,
      I3 => my_cpu_out_alu_10_map16,
      O => my_cpu_out_alu_10_map18
    );
  my_cpu_out_alu_10_78 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(10),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_10_map18,
      O => my_cpu_out_alu(10)
    );
  my_cpu_out_alu_1_23 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(1),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(1),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_1_map9
    );
  my_cpu_out_alu_1_47 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(1),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1232,
      O => my_cpu_out_alu_1_map15
    );
  my_cpu_out_alu_1_56 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left(1),
      I1 => my_cpu_out_alu_1_map15,
      I2 => my_cpu_out_alu_1_map5,
      I3 => my_cpu_out_alu_1_map9,
      O => my_cpu_out_alu_1_map17
    );
  my_cpu_out_alu_1_67 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(1),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_1_map17,
      O => my_cpu_out_alu(1)
    );
  my_cpu_right_2_13 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_N182,
      I2 => my_cpu_right_2_map4,
      O => my_cpu_right(2)
    );
  my_cpu_left_11_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(11),
      O => my_cpu_left_11_mux0000_map0
    );
  my_cpu_left_11_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(9),
      I1 => my_cpu_md(11),
      O => my_cpu_left_11_mux0000_map1
    );
  my_cpu_left_11_mux00008 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(11),
      I2 => my_cpu_left_11_mux0000_map0,
      I3 => my_cpu_left_11_mux0000_map1,
      O => my_cpu_left_11_mux0000_map4
    );
  my_cpu_left_11_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(11),
      I2 => my_cpu_left_11_mux0000_map4,
      O => my_cpu_left_11_mux0000_map6
    );
  my_cpu_left_11_mux000019 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(8),
      I1 => my_cpu_acca(3),
      O => my_cpu_left_11_mux0000_map7
    );
  my_cpu_left_11_mux000020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(4),
      I1 => my_cpu_xreg(11),
      O => my_cpu_left_11_mux0000_map8
    );
  my_cpu_left_11_mux000027 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(11),
      I2 => my_cpu_left_11_mux0000_map7,
      I3 => my_cpu_left_11_mux0000_map8,
      O => my_cpu_left_11_mux0000_map11
    );
  my_cpu_left_11_mux000047 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_left_11_mux0000_map6,
      I1 => my_cpu_left_10_or0000,
      I2 => my_cpu_ea(11),
      I3 => my_cpu_left_11_mux0000_map11,
      O => my_cpu_left(11)
    );
  my_cpu_out_alu_11_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(11),
      I2 => my_cpu_left(12),
      I3 => my_cpu_alu_ctrl_14_Q,
      O => my_cpu_out_alu_11_map3
    );
  my_cpu_out_alu_11_26 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(11),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1931,
      O => my_cpu_out_alu_11_map10
    );
  my_cpu_out_alu_11_35 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_daa_reg_or0002,
      I1 => my_cpu_left(10),
      I2 => my_cpu_left(11),
      I3 => my_cpu_out_alu_11_map10,
      O => my_cpu_out_alu_11_map12
    );
  my_cpu_out_alu_11_50 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(11),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(11),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_11_map16
    );
  my_cpu_out_alu_11_66 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2101,
      I1 => my_cpu_out_alu_11_map3,
      I2 => my_cpu_out_alu_11_map12,
      I3 => my_cpu_out_alu_11_map16,
      O => my_cpu_out_alu_11_map18
    );
  my_cpu_out_alu_11_78 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(11),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_11_map18,
      O => my_cpu_out_alu(11)
    );
  my_cpu_right_1_17 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_N182,
      I2 => my_cpu_right_1_map5,
      O => my_cpu_right(1)
    );
  my_cpu_left_10_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(10),
      O => my_cpu_left_10_mux0000_map0
    );
  my_cpu_left_10_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(9),
      I1 => my_cpu_md(10),
      O => my_cpu_left_10_mux0000_map1
    );
  my_cpu_left_10_mux00008 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(10),
      I2 => my_cpu_left_10_mux0000_map0,
      I3 => my_cpu_left_10_mux0000_map1,
      O => my_cpu_left_10_mux0000_map4
    );
  my_cpu_left_10_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(10),
      I2 => my_cpu_left_10_mux0000_map4,
      O => my_cpu_left_10_mux0000_map6
    );
  my_cpu_left_10_mux000019 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(8),
      I1 => my_cpu_acca(2),
      O => my_cpu_left_10_mux0000_map7
    );
  my_cpu_left_10_mux000020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(4),
      I1 => my_cpu_xreg(10),
      O => my_cpu_left_10_mux0000_map8
    );
  my_cpu_left_10_mux000027 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(10),
      I2 => my_cpu_left_10_mux0000_map7,
      I3 => my_cpu_left_10_mux0000_map8,
      O => my_cpu_left_10_mux0000_map11
    );
  my_cpu_left_10_mux000047 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_left_10_mux0000_map6,
      I1 => my_cpu_left_10_or0000,
      I2 => my_cpu_ea(10),
      I3 => my_cpu_left_10_mux0000_map11,
      O => my_cpu_left(10)
    );
  my_cpu_out_alu_12_7 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(12),
      I2 => my_cpu_left(13),
      I3 => my_cpu_alu_ctrl_14_Q,
      O => my_cpu_out_alu_12_map3
    );
  my_cpu_out_alu_12_26 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(12),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1931,
      O => my_cpu_out_alu_12_map10
    );
  my_cpu_out_alu_12_35 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_daa_reg_or0002,
      I1 => my_cpu_left(11),
      I2 => my_cpu_left(12),
      I3 => my_cpu_out_alu_12_map10,
      O => my_cpu_out_alu_12_map12
    );
  my_cpu_out_alu_12_50 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(12),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(12),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_12_map16
    );
  my_cpu_out_alu_12_66 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2101,
      I1 => my_cpu_out_alu_12_map3,
      I2 => my_cpu_out_alu_12_map12,
      I3 => my_cpu_out_alu_12_map16,
      O => my_cpu_out_alu_12_map18
    );
  my_cpu_out_alu_12_78 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(12),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_12_map18,
      O => my_cpu_out_alu(12)
    );
  my_cpu_right_0_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_acca(0),
      I1 => my_cpu_right_ctrl_4_Q_150,
      I2 => my_cpu_ea(0),
      I3 => my_cpu_right_ctrl_0_Q_148,
      O => my_cpu_right_0_map2
    );
  my_cpu_right_0_13 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_accb(0),
      I1 => my_cpu_N651,
      I2 => my_cpu_right_ctrl_2_Q,
      I3 => my_cpu_right_0_map2,
      O => my_cpu_right_0_map5
    );
  my_cpu_right_0_19 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_md(0),
      I1 => my_cpu_N182,
      I2 => my_cpu_right_0_map5,
      O => my_cpu_right(0)
    );
  my_cpu_right_or0000101 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      O => my_cpu_N266
    );
  my_cpu_pc_ctrl_2_142 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(1),
      O => my_cpu_Mrom_rom00004
    );
  my_cpu_right_0_14 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => my_cpu_right_ctrl_8_Q,
      I1 => my_cpu_right_or0000,
      I2 => my_cpu_right_ctrl_9_Q_153,
      O => my_cpu_N182
    );
  my_cpu_dout_ctrl_cmp_eq0012111 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(6),
      O => my_cpu_N2161
    );
  my_cpu_alu_ctrl_2_710 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0005,
      I1 => my_cpu_N120,
      I2 => my_cpu_N771,
      O => my_cpu_N2142
    );
  my_cpu_right_ctrl_8_1 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_N3311,
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_op_code_3_0_rom0000_100_Q,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => my_cpu_right_ctrl_8_Q
    );
  my_cpu_next_state_7_11 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N1911,
      I1 => my_cpu_sp_ctrl(4),
      I2 => my_cpu_dout_ctrl_cmp_eq0024,
      I3 => my_cpu_dout_ctrl_cmp_eq0026,
      O => my_cpu_N771
    );
  my_cpu_dout_ctrl_cmp_eq001211 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(3),
      I3 => my_cpu_N2161,
      O => my_cpu_N166
    );
  my_cpu_right_ctrl_2_23 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N2142,
      I1 => my_cpu_N154,
      I2 => my_cpu_right_ctrl_2_map5,
      O => my_cpu_right_ctrl_2_map7
    );
  my_cpu_right_ctrl_2_36 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_Mrom_md_3_0_rom000020,
      I1 => my_cpu_N330,
      I2 => my_cpu_N190,
      I3 => my_cpu_right_ctrl_2_map8,
      O => my_cpu_right_ctrl_2_map11
    );
  my_cpu_right_ctrl_2_53 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_right_ctrl_cmp_eq0000,
      I1 => my_cpu_dout_ctrl_cmp_eq0021,
      I2 => my_cpu_dout_ctrl_cmp_eq0023,
      I3 => my_cpu_dout_ctrl_cmp_eq0025,
      O => my_cpu_right_ctrl_2_map15
    );
  my_cpu_right_ctrl_2_138 : LUT4
    generic map(
      INIT => X"1131"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_cond_true_cmp_eq0003,
      I3 => my_cpu_op_code(5),
      O => my_cpu_right_ctrl_2_map43
    );
  my_cpu_right_ctrl_2_207 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N188,
      I1 => my_cpu_right_ctrl_2_map7,
      I2 => my_cpu_right_ctrl_2_map11,
      I3 => my_cpu_right_ctrl_2_map47,
      O => my_cpu_right_ctrl_2_Q
    );
  my_cpu_right_or00004 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_right_ctrl_3_Q_149,
      I1 => my_cpu_right_ctrl_4_Q_150,
      I2 => my_cpu_right_ctrl_5_Q_151,
      I3 => my_cpu_right_ctrl_6_Q_152,
      O => my_cpu_right_or0000_map2
    );
  my_cpu_right_or00007 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N492,
      I2 => my_cpu_state(5),
      O => my_cpu_left_ctrl_1_map2
    );
  my_cpu_right_or000018 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N258,
      I1 => my_cpu_right_or0000_map5,
      I2 => my_cpu_N296,
      I3 => my_cpu_left_ctrl_1_map2,
      O => my_cpu_right_or0000_map8
    );
  my_cpu_right_or000080 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_right_or0000_map21,
      I1 => my_cpu_state(4),
      I2 => my_cpu_N1831,
      I3 => my_cpu_alu_ctrl_cmp_eq0004,
      O => my_cpu_right_or0000_map24
    );
  my_cpu_right_or0000105 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_right_ctrl_9_Q_153,
      I1 => my_cpu_right_or0000_map8,
      I2 => my_cpu_right_or0000_map24,
      O => my_cpu_right_or0000_map26
    );
  my_cpu_right_or0000184 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_N2611,
      I1 => my_cpu_op_code_3_0_rom0000_93_Q,
      I2 => my_cpu_op_code(7),
      O => my_cpu_right_or0000_map46
    );
  my_cpu_right_or0000198 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_right_or0000_map28,
      I1 => my_cpu_right_or0000_map35,
      I2 => my_cpu_right_or0000_map43,
      I3 => my_cpu_right_or0000_map46,
      O => my_cpu_right_or0000_map48
    );
  my_cpu_right_or0000225 : LUT4
    generic map(
      INIT => X"AB01"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_alu_ctrl_3_map23,
      I3 => my_cpu_right_ctrl_or0006_164,
      O => my_cpu_right_or0000_map57
    );
  my_cpu_right_or0000251 : LUT4
    generic map(
      INIT => X"20A8"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_right_or0000_map57,
      I3 => my_cpu_st_ctrl_or0005,
      O => my_cpu_right_or0000_map61
    );
  my_cpu_right_or0000327 : LUT4
    generic map(
      INIT => X"FFE7"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(7),
      I3 => my_cpu_op_code(6),
      O => my_cpu_right_or0000_map74
    );
  my_cpu_right_or0000359 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N2102,
      I1 => my_cpu_sp_ctrl_cmp_eq0006,
      I2 => my_cpu_sp_ctrl_cmp_eq0007,
      I3 => my_cpu_right_or0000_map78,
      O => my_cpu_right_or0000_map80
    );
  my_cpu_right_or0000441 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_right_or0000_map97,
      I2 => my_cpu_N1611,
      I3 => my_cpu_state(1),
      O => my_cpu_right_or0000_map99
    );
  my_cpu_right_or0000518 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_right_or0000_map112,
      O => my_cpu_right_or0000_map114
    );
  my_cpu_right_or0000545 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_right_ctrl_0_Q_148,
      I1 => my_cpu_right_or0000_map80,
      I2 => my_cpu_right_or0000_map91,
      I3 => my_cpu_right_or0000_map114,
      O => my_cpu_right_or0000_map116
    );
  my_cpu_right_or0000581 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_right_ctrl_2_Q,
      I1 => my_cpu_right_or0000_map2,
      I2 => my_cpu_right_or0000_map64,
      I3 => my_cpu_right_or0000_map116,
      O => my_cpu_right_or0000
    );
  my_cpu_cc_mux0001_5_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_cc_ctrl(2),
      I1 => cpu_data_in(2),
      I2 => my_cpu_cc(2),
      I3 => my_cpu_N274,
      O => my_cpu_cc_mux0001_5_map2
    );
  my_cpu_cc_mux0001_5_18 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_N306,
      I1 => my_cpu_cc_out_2_or0001_170,
      I2 => my_cpu_cc_out_2_or0000,
      I3 => my_cpu_alu_ctrl_22_Q,
      O => my_cpu_cc_mux0001_5_map8
    );
  my_cpu_cc_mux0001_5_29 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_cc(2),
      I1 => my_cpu_cc_mux0001_5_map8,
      I2 => my_cpu_alu_ctrl_21_Q,
      I3 => my_cpu_left(2),
      O => my_cpu_cc_mux0001_5_map11
    );
  my_cpu_cc_mux0001_5_51 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_cc_mux0001_5_map3,
      I1 => my_cpu_cc_out_0_or0009,
      I2 => my_cpu_cc_out_2_or0000,
      I3 => my_cpu_cc_mux0001_5_map11,
      O => my_cpu_cc_mux0001_5_map15
    );
  my_cpu_cc_mux0001_5_68 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_cc_out_2_or0001_170,
      I1 => my_cpu_out_alu(0),
      I2 => my_cpu_out_alu(1),
      O => my_cpu_cc_mux0001_5_map19
    );
  my_cpu_cc_mux0001_5_91 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_out_alu(2),
      I1 => my_cpu_out_alu(9),
      I2 => my_cpu_out_alu(15),
      I3 => my_cpu_cc_mux0001_5_map19,
      O => my_cpu_cc_mux0001_5_map25
    );
  my_cpu_cc_mux0001_5_113 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_out_alu(10),
      I1 => my_cpu_out_alu(12),
      I2 => my_cpu_out_alu(11),
      I3 => my_cpu_cc_mux0001_5_map28,
      O => my_cpu_cc_mux0001_5_map34
    );
  my_cpu_cc_mux0001_5_142 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_out_alu(8),
      I1 => my_cpu_out_alu(7),
      I2 => my_cpu_out_alu(14),
      O => my_cpu_cc_mux0001_5_map40
    );
  my_cpu_cc_mux0001_5_151 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_out_alu(5),
      I2 => my_cpu_out_alu(13),
      O => my_cpu_cc_mux0001_5_map45
    );
  my_cpu_cc_mux0001_5_163 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_cc_mux0001_5_map25,
      I1 => my_cpu_cc_mux0001_5_map34,
      I2 => my_cpu_cc_mux0001_5_map40,
      I3 => my_cpu_cc_mux0001_5_map45,
      O => my_cpu_cc_mux0001_5_map47
    );
  my_cpu_cc_mux0001_5_212 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_cc_ctrl(1),
      I1 => my_cpu_cc_mux0001_5_map15,
      I2 => my_cpu_cc_mux0001_5_map2,
      I3 => my_cpu_cc_mux0001_5_map47,
      O => my_cpu_cc_mux0001(5)
    );
  my_cpu_left_9_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(9),
      O => my_cpu_left_9_mux0000_map0
    );
  my_cpu_left_9_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(9),
      I1 => my_cpu_md(9),
      O => my_cpu_left_9_mux0000_map1
    );
  my_cpu_left_9_mux00008 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(9),
      I2 => my_cpu_left_9_mux0000_map0,
      I3 => my_cpu_left_9_mux0000_map1,
      O => my_cpu_left_9_mux0000_map4
    );
  my_cpu_left_9_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(9),
      I2 => my_cpu_left_9_mux0000_map4,
      O => my_cpu_left_9_mux0000_map6
    );
  my_cpu_left_9_mux000019 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(8),
      I1 => my_cpu_acca(1),
      O => my_cpu_left_9_mux0000_map7
    );
  my_cpu_left_9_mux000020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(4),
      I1 => my_cpu_xreg(9),
      O => my_cpu_left_9_mux0000_map8
    );
  my_cpu_left_9_mux000027 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(9),
      I2 => my_cpu_left_9_mux0000_map7,
      I3 => my_cpu_left_9_mux0000_map8,
      O => my_cpu_left_9_mux0000_map11
    );
  my_cpu_left_9_mux000047 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_left_9_mux0000_map6,
      I1 => my_cpu_left_10_or0000,
      I2 => my_cpu_ea(9),
      I3 => my_cpu_left_9_mux0000_map11,
      O => my_cpu_left(9)
    );
  my_cpu_left_8_mux00000 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(8),
      O => my_cpu_left_8_mux0000_map0
    );
  my_cpu_left_8_mux00001 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(9),
      I1 => my_cpu_md(8),
      O => my_cpu_left_8_mux0000_map1
    );
  my_cpu_left_8_mux00008 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(8),
      I2 => my_cpu_left_8_mux0000_map0,
      I3 => my_cpu_left_8_mux0000_map1,
      O => my_cpu_left_8_mux0000_map4
    );
  my_cpu_left_8_mux000013 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(8),
      I2 => my_cpu_left_8_mux0000_map4,
      O => my_cpu_left_8_mux0000_map6
    );
  my_cpu_left_8_mux000019 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(8),
      I1 => my_cpu_acca(0),
      O => my_cpu_left_8_mux0000_map7
    );
  my_cpu_left_8_mux000020 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_left_ctrl(4),
      I1 => my_cpu_xreg(8),
      O => my_cpu_left_8_mux0000_map8
    );
  my_cpu_left_8_mux000027 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(8),
      I2 => my_cpu_left_8_mux0000_map7,
      I3 => my_cpu_left_8_mux0000_map8,
      O => my_cpu_left_8_mux0000_map11
    );
  my_cpu_left_8_mux000047 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_left_8_mux0000_map6,
      I1 => my_cpu_left_10_or0000,
      I2 => my_cpu_ea(8),
      I3 => my_cpu_left_8_mux0000_map11,
      O => my_cpu_left(8)
    );
  my_cpu_left_7_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dp(7),
      I1 => my_cpu_left_ctrl(3),
      I2 => my_cpu_left_ctrl(9),
      I3 => my_cpu_md(7),
      O => my_cpu_left_7_mux0000_map2
    );
  my_cpu_left_7_mux00005 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_cc(7),
      I1 => my_cpu_left_ctrl(0),
      O => my_cpu_left_7_mux0000_map3
    );
  my_cpu_left_7_mux000014 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(7),
      I2 => my_cpu_left_7_mux0000_map2,
      I3 => my_cpu_left_7_mux0000_map3,
      O => my_cpu_left_7_mux0000_map6
    );
  my_cpu_left_7_mux000021 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(7),
      I2 => my_cpu_left_7_mux0000_map6,
      O => my_cpu_left_7_mux0000_map8
    );
  my_cpu_left_7_mux000057 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(7),
      I2 => my_cpu_left_7_mux0000_map8,
      I3 => my_cpu_left_7_mux0000_map16,
      O => my_cpu_left_7_mux0000_map17
    );
  my_cpu_st_ctrl_0_91 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(2),
      O => my_cpu_N263
    );
  my_cpu_st_ctrl_0_1711 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(2),
      O => my_cpu_N338
    );
  my_cpu_st_ctrl_0_1611 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(2),
      O => my_cpu_N3411
    );
  my_cpu_right_or000082 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(0),
      O => my_cpu_N254
    );
  my_cpu_right_or0000324 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      O => my_cpu_N220
    );
  my_cpu_right_ctrl_2_25 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N86,
      I1 => my_cpu_N180,
      I2 => my_cpu_N129,
      I3 => my_cpu_sp_ctrl_cmp_eq0030,
      O => my_cpu_N581
    );
  my_cpu_right_ctrl_2_5_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0030,
      I1 => my_cpu_dout_ctrl_cmp_eq0028,
      I2 => my_cpu_dout_ctrl_cmp_eq0000,
      I3 => my_cpu_alu_ctrl_cmp_eq0020,
      O => N20324
    );
  my_cpu_right_ctrl_2_5 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0075,
      I1 => my_cpu_N581,
      I2 => my_cpu_N107,
      I3 => N20324,
      O => my_cpu_N188
    );
  my_cpu_alu_ctrl_3_2_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0045,
      I1 => my_cpu_sp_ctrl_cmp_eq0044,
      I2 => my_cpu_sp_ctrl_cmp_eq0019,
      I3 => my_cpu_sp_ctrl_cmp_eq0013,
      O => N20326
    );
  my_cpu_alu_ctrl_3_2 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N109,
      I1 => my_cpu_sp_ctrl_cmp_eq0056,
      I2 => my_cpu_sp_ctrl_cmp_eq0046,
      I3 => N20326,
      O => my_cpu_N86
    );
  my_cpu_next_state_6_20 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0047,
      I1 => my_cpu_sp_ctrl_cmp_eq0017,
      O => my_cpu_next_state_6_2_map0
    );
  my_cpu_next_state_6_224 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2412,
      I1 => my_cpu_sp_ctrl_cmp_eq0053,
      I2 => my_cpu_next_state_6_2_map0,
      I3 => my_cpu_next_state_6_2_map4,
      O => my_cpu_N109
    );
  my_cpu_left_ctrl_7_6 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_left_ctrl_or0004,
      I1 => my_cpu_ea(5),
      I2 => my_cpu_ea(6),
      O => my_cpu_left_ctrl_7_map4
    );
  my_cpu_left_ctrl_7_14 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0035,
      I1 => my_cpu_dout_ctrl_cmp_eq0006,
      I2 => my_cpu_left_ctrl_7_map2,
      I3 => my_cpu_left_ctrl_7_map4,
      O => my_cpu_left_ctrl_7_map6
    );
  my_cpu_left_ctrl_7_57 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => my_cpu_md(5),
      I1 => my_cpu_sp_ctrl_cmp_eq0057,
      I2 => my_cpu_N3121,
      I3 => my_cpu_N344,
      O => my_cpu_left_ctrl_7_map17
    );
  my_cpu_left_ctrl_7_88 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_left_ctrl_7_map17,
      I2 => my_cpu_accb_ctrl_and0000,
      I3 => my_cpu_left_ctrl_7_map24,
      O => my_cpu_left_ctrl_7_map26
    );
  my_cpu_left_ctrl_7_111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N188,
      I1 => my_cpu_left_ctrl_7_map12,
      I2 => my_cpu_left_ctrl_7_map26,
      O => my_cpu_left_ctrl(7)
    );
  my_cpu_out_alu_2_23 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(2),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(2),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_2_map9
    );
  my_cpu_out_alu_2_47 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(2),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1232,
      O => my_cpu_out_alu_2_map15
    );
  my_cpu_out_alu_2_56 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left(2),
      I1 => my_cpu_out_alu_2_map15,
      I2 => my_cpu_out_alu_2_map5,
      I3 => my_cpu_out_alu_2_map9,
      O => my_cpu_out_alu_2_map17
    );
  my_cpu_out_alu_2_67 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(2),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_2_map17,
      O => my_cpu_out_alu(2)
    );
  my_cpu_left_6_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dp(6),
      I1 => my_cpu_left_ctrl(3),
      I2 => my_cpu_left_ctrl(9),
      I3 => my_cpu_md(6),
      O => my_cpu_left_6_mux0000_map2
    );
  my_cpu_left_6_mux00005 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_cc(6),
      I1 => my_cpu_left_ctrl(0),
      O => my_cpu_left_6_mux0000_map3
    );
  my_cpu_left_6_mux000014 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(6),
      I2 => my_cpu_left_6_mux0000_map2,
      I3 => my_cpu_left_6_mux0000_map3,
      O => my_cpu_left_6_mux0000_map6
    );
  my_cpu_left_6_mux000021 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(6),
      I2 => my_cpu_left_6_mux0000_map6,
      O => my_cpu_left_6_mux0000_map8
    );
  my_cpu_left_6_mux000057 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(6),
      I2 => my_cpu_left_6_mux0000_map8,
      I3 => my_cpu_left_6_mux0000_map16,
      O => my_cpu_left_6_mux0000_map17
    );
  my_cpu_out_alu_3_23 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(3),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(3),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_3_map9
    );
  my_cpu_out_alu_3_47 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(3),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1232,
      O => my_cpu_out_alu_3_map15
    );
  my_cpu_out_alu_3_56 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left(3),
      I1 => my_cpu_out_alu_3_map15,
      I2 => my_cpu_out_alu_3_map5,
      I3 => my_cpu_out_alu_3_map9,
      O => my_cpu_out_alu_3_map17
    );
  my_cpu_out_alu_3_67 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(3),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_3_map17,
      O => my_cpu_out_alu(3)
    );
  my_cpu_left_5_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dp(5),
      I1 => my_cpu_left_ctrl(3),
      I2 => my_cpu_left_ctrl(9),
      I3 => my_cpu_md(5),
      O => my_cpu_left_5_mux0000_map2
    );
  my_cpu_left_5_mux00005 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_cc(5),
      I1 => my_cpu_left_ctrl(0),
      O => my_cpu_left_5_mux0000_map3
    );
  my_cpu_left_5_mux000014 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(5),
      I2 => my_cpu_left_5_mux0000_map2,
      I3 => my_cpu_left_5_mux0000_map3,
      O => my_cpu_left_5_mux0000_map6
    );
  my_cpu_left_5_mux000021 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(5),
      I2 => my_cpu_left_5_mux0000_map6,
      O => my_cpu_left_5_mux0000_map8
    );
  my_cpu_left_5_mux000057 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(5),
      I2 => my_cpu_left_5_mux0000_map8,
      I3 => my_cpu_left_5_mux0000_map16,
      O => my_cpu_left_5_mux0000_map17
    );
  my_cpu_out_alu_4_23 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(4),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(4),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_4_map9
    );
  my_cpu_out_alu_4_47 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(4),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1232,
      O => my_cpu_out_alu_4_map15
    );
  my_cpu_out_alu_4_56 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left(4),
      I1 => my_cpu_out_alu_4_map15,
      I2 => my_cpu_out_alu_4_map5,
      I3 => my_cpu_out_alu_4_map9,
      O => my_cpu_out_alu_4_map17
    );
  my_cpu_out_alu_4_67 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(4),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_4_map17,
      O => my_cpu_out_alu(4)
    );
  my_cpu_left_4_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dp(4),
      I1 => my_cpu_left_ctrl(3),
      I2 => my_cpu_left_ctrl(9),
      I3 => my_cpu_md(4),
      O => my_cpu_left_4_mux0000_map2
    );
  my_cpu_left_4_mux00005 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_cc(4),
      I1 => my_cpu_left_ctrl(0),
      O => my_cpu_left_4_mux0000_map3
    );
  my_cpu_left_4_mux000014 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(4),
      I2 => my_cpu_left_4_mux0000_map2,
      I3 => my_cpu_left_4_mux0000_map3,
      O => my_cpu_left_4_mux0000_map6
    );
  my_cpu_left_4_mux000021 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(4),
      I2 => my_cpu_left_4_mux0000_map6,
      O => my_cpu_left_4_mux0000_map8
    );
  my_cpu_left_4_mux000057 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(4),
      I2 => my_cpu_left_4_mux0000_map8,
      I3 => my_cpu_left_4_mux0000_map16,
      O => my_cpu_left_4_mux0000_map17
    );
  my_cpu_out_alu_5_23 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(5),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(5),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_5_map9
    );
  my_cpu_out_alu_5_69 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(5),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_5_map10,
      I3 => my_cpu_out_alu_5_map16,
      O => my_cpu_out_alu(5)
    );
  my_cpu_cc_out_0_or00092 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_out_alu(2),
      I1 => my_cpu_out_alu(1),
      I2 => my_cpu_out_alu(0),
      O => my_cpu_cc_out_0_or0009_map1
    );
  my_cpu_cc_out_0_or00096 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_out_alu(5),
      O => my_cpu_cc_out_0_or0009_map3
    );
  my_cpu_cc_out_0_or000913 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_cc_out_0_or0009_map1,
      I2 => my_cpu_cc_out_0_or0009_map3,
      I3 => my_cpu_cc_out_0_or0009_map4,
      O => my_cpu_cc_out_0_or0009
    );
  my_cpu_out_alu_6_23 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(6),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(6),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_6_map9
    );
  my_cpu_out_alu_6_69 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(6),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_6_map10,
      I3 => my_cpu_out_alu_6_map16,
      O => my_cpu_out_alu(6)
    );
  my_cpu_out_alu_7_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_14_Q,
      I1 => my_cpu_left(8),
      I2 => my_cpu_daa_reg_or0002,
      I3 => my_cpu_left(6),
      O => my_cpu_out_alu_7_map2
    );
  my_cpu_out_alu_7_56 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right(7),
      I1 => my_cpu_alu_ctrl_8_Q,
      I2 => my_cpu_left(7),
      I3 => my_cpu_N1921,
      O => my_cpu_out_alu_7_map17
    );
  my_cpu_out_alu_7_58 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_carry_in_mux0000,
      I1 => my_cpu_daa_reg_or0003,
      I2 => my_cpu_out_alu_7_map17,
      O => my_cpu_out_alu_7_map18
    );
  my_cpu_out_alu_7_77 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(7),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_7_map12,
      I3 => my_cpu_out_alu_7_map18,
      O => my_cpu_out_alu(7)
    );
  my_cpu_daa_reg_cmp_le00001 : LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => my_cpu_left(2),
      I1 => my_cpu_left(1),
      I2 => my_cpu_left(3),
      O => my_cpu_daa_reg_cmp_le0000
    );
  my_cpu_daa_reg_mux0007_5_SW0 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_left(4),
      I1 => my_cpu_cc(5),
      I2 => my_cpu_daa_reg_cmp_le0000,
      I3 => my_cpu_left(6),
      O => N20848
    );
  my_cpu_daa_reg_mux0007_5_Q : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_left(7),
      I1 => my_cpu_left(5),
      I2 => my_cpu_cc(0),
      I3 => N20848,
      O => my_cpu_daa_reg_mux0007(5)
    );
  my_cpu_left_3_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dp(3),
      I1 => my_cpu_left_ctrl(3),
      I2 => my_cpu_left_ctrl(9),
      I3 => my_cpu_md(3),
      O => my_cpu_left_3_mux0000_map2
    );
  my_cpu_left_3_mux00005 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_cc(3),
      I1 => my_cpu_left_ctrl(0),
      O => my_cpu_left_3_mux0000_map3
    );
  my_cpu_left_3_mux000014 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(3),
      I2 => my_cpu_left_3_mux0000_map2,
      I3 => my_cpu_left_3_mux0000_map3,
      O => my_cpu_left_3_mux0000_map6
    );
  my_cpu_left_3_mux000021 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(3),
      I2 => my_cpu_left_3_mux0000_map6,
      O => my_cpu_left_3_mux0000_map8
    );
  my_cpu_left_3_mux000057 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(3),
      I2 => my_cpu_left_3_mux0000_map8,
      I3 => my_cpu_left_3_mux0000_map16,
      O => my_cpu_left_3_mux0000_map17
    );
  my_cpu_left_2_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dp(2),
      I1 => my_cpu_left_ctrl(3),
      I2 => my_cpu_left_ctrl(9),
      I3 => my_cpu_md(2),
      O => my_cpu_left_2_mux0000_map2
    );
  my_cpu_left_2_mux00005 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_cc(2),
      I1 => my_cpu_left_ctrl(0),
      O => my_cpu_left_2_mux0000_map3
    );
  my_cpu_left_2_mux000014 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(2),
      I2 => my_cpu_left_2_mux0000_map2,
      I3 => my_cpu_left_2_mux0000_map3,
      O => my_cpu_left_2_mux0000_map6
    );
  my_cpu_left_2_mux000021 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(2),
      I2 => my_cpu_left_2_mux0000_map6,
      O => my_cpu_left_2_mux0000_map8
    );
  my_cpu_left_2_mux000057 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(2),
      I2 => my_cpu_left_2_mux0000_map8,
      I3 => my_cpu_left_2_mux0000_map16,
      O => my_cpu_left_2_mux0000_map17
    );
  my_cpu_left_1_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dp(1),
      I1 => my_cpu_left_ctrl(3),
      I2 => my_cpu_left_ctrl(9),
      I3 => my_cpu_md(1),
      O => my_cpu_left_1_mux0000_map2
    );
  my_cpu_left_1_mux00005 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_cc(1),
      I1 => my_cpu_left_ctrl(0),
      O => my_cpu_left_1_mux0000_map3
    );
  my_cpu_left_1_mux000014 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(1),
      I2 => my_cpu_left_1_mux0000_map2,
      I3 => my_cpu_left_1_mux0000_map3,
      O => my_cpu_left_1_mux0000_map6
    );
  my_cpu_left_1_mux000021 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(1),
      I2 => my_cpu_left_1_mux0000_map6,
      O => my_cpu_left_1_mux0000_map8
    );
  my_cpu_left_1_mux000057 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(1),
      I2 => my_cpu_left_1_mux0000_map8,
      I3 => my_cpu_left_1_mux0000_map16,
      O => my_cpu_left_1_mux0000_map17
    );
  my_cpu_cc_mux0001_7_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_cc_ctrl(2),
      I1 => cpu_data_in(0),
      I2 => my_cpu_cc(0),
      I3 => my_cpu_N274,
      O => my_cpu_cc_mux0001_7_map2
    );
  my_cpu_cc_mux0001_7_18 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_cc(0),
      I1 => my_cpu_alu_ctrl_22_Q,
      I2 => my_cpu_N1721,
      I3 => my_cpu_cc_mux0001_7_map5,
      O => my_cpu_cc_mux0001_7_map8
    );
  my_cpu_cc_mux0001_7_106 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_left(7),
      I1 => my_cpu_cc_out_0_or0000,
      I2 => my_cpu_out_alu(7),
      I3 => my_cpu_cc_out_0_or0007,
      O => my_cpu_cc_mux0001_7_map27
    );
  my_cpu_cc_mux0001_7_129 : LUT3
    generic map(
      INIT => X"B2"
    )
    port map (
      I0 => my_cpu_right(15),
      I1 => my_cpu_out_alu(15),
      I2 => my_cpu_left(15),
      O => my_cpu_cc_mux0001_7_map33
    );
  my_cpu_cc_mux0001_7_138 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_2_Q,
      I1 => my_cpu_cc_mux0001_7_map33,
      I2 => my_cpu_cc_mux0001_7_map23,
      I3 => my_cpu_cc_mux0001_7_map27,
      O => my_cpu_cc_mux0001_7_map35
    );
  my_cpu_cc_mux0001_7_170 : LUT4
    generic map(
      INIT => X"EAF2"
    )
    port map (
      I0 => my_cpu_cc_out_0_or0002,
      I1 => my_cpu_left(7),
      I2 => my_cpu_cc_out_0_or0000,
      I3 => my_cpu_out_alu(7),
      O => my_cpu_cc_mux0001_7_map44
    );
  my_cpu_cc_mux0001_7_181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_cc_out_0_or0009,
      I1 => my_cpu_cc_mux0001_7_map36,
      I2 => my_cpu_right(7),
      I3 => my_cpu_cc_mux0001_7_map44,
      O => my_cpu_cc_mux0001_7_map46
    );
  my_cpu_cc_mux0001_7_200 : LUT3
    generic map(
      INIT => X"B2"
    )
    port map (
      I0 => my_cpu_right(15),
      I1 => my_cpu_left(15),
      I2 => my_cpu_out_alu(15),
      O => my_cpu_cc_mux0001_7_map51
    );
  my_cpu_Mmux_next_state_mux00451211 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(1),
      O => my_cpu_N1222
    );
  my_cpu_left_10_or00002 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_left_ctrl(5),
      I2 => my_cpu_left_ctrl(2),
      O => my_cpu_left_10_or0000_map1
    );
  my_cpu_left_10_or00009 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_left_ctrl(9),
      I1 => my_cpu_left_ctrl(0),
      I2 => my_cpu_left_ctrl(3),
      O => my_cpu_left_10_or0000_map5
    );
  my_cpu_left_10_or000015 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_left_ctrl(8),
      I1 => my_cpu_left_ctrl(4),
      I2 => my_cpu_left_ctrl(6),
      I3 => my_cpu_left_10_or0000_map5,
      O => my_cpu_left_10_or0000_map7
    );
  my_cpu_left_10_or000029 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_left_ctrl(1),
      I1 => my_cpu_left_ctrl(7),
      I2 => my_cpu_left_10_or0000_map1,
      I3 => my_cpu_left_10_or0000_map7,
      O => my_cpu_left_10_or0000
    );
  my_cpu_left_0_mux00004 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_dp(0),
      I1 => my_cpu_left_ctrl(3),
      I2 => my_cpu_left_ctrl(9),
      I3 => my_cpu_md(0),
      O => my_cpu_left_0_mux0000_map2
    );
  my_cpu_left_0_mux00005 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_cc(0),
      I1 => my_cpu_left_ctrl(0),
      O => my_cpu_left_0_mux0000_map3
    );
  my_cpu_left_0_mux000014 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(5),
      I1 => my_cpu_yreg(0),
      I2 => my_cpu_left_0_mux0000_map2,
      I3 => my_cpu_left_0_mux0000_map3,
      O => my_cpu_left_0_mux0000_map6
    );
  my_cpu_left_0_mux000021 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_left_ctrl(10),
      I1 => my_cpu_pc(0),
      I2 => my_cpu_left_0_mux0000_map6,
      O => my_cpu_left_0_mux0000_map8
    );
  my_cpu_left_0_mux000057 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_sp(0),
      I2 => my_cpu_left_0_mux0000_map8,
      I3 => my_cpu_left_0_mux0000_map16,
      O => my_cpu_left_0_mux0000_map17
    );
  my_cpu_left_ctrl_1_5 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_N296,
      I1 => my_cpu_state(0),
      I2 => my_cpu_left_ctrl_1_map2,
      O => my_cpu_left_ctrl_1_map3
    );
  my_cpu_left_ctrl_1_73 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_md(3),
      I2 => my_cpu_md(1),
      I3 => my_cpu_N309,
      O => my_cpu_left_ctrl_1_map26
    );
  my_cpu_left_ctrl_1_90 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(5),
      O => my_cpu_left_ctrl_1_map29
    );
  my_cpu_left_ctrl_1_94 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => my_cpu_left_ctrl_1_map29,
      I1 => my_cpu_left_ctrl_1_map20,
      I2 => my_cpu_state(2),
      I3 => my_cpu_left_ctrl_1_map26,
      O => my_cpu_left_ctrl_1_map30
    );
  my_cpu_left_ctrl_1_120 : LUT4
    generic map(
      INIT => X"22A2"
    )
    port map (
      I0 => my_cpu_N1821,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_left_ctrl_2_map15,
      I3 => my_cpu_op_code(6),
      O => my_cpu_left_ctrl_1_map35
    );
  my_cpu_left_ctrl_1_221 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_left_ctrl_1_map51,
      I2 => my_cpu_left_ctrl_1_map3,
      O => my_cpu_left_ctrl(1)
    );
  my_cpu_out_alu_15_9 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_14_Q,
      I1 => my_cpu_carry_in_mux0000,
      I2 => my_cpu_N2101,
      I3 => my_cpu_out_alu_15_map1,
      O => my_cpu_out_alu_15_map4
    );
  my_cpu_out_alu_15_87 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(15),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_15_map4,
      I3 => my_cpu_out_alu_15_map20,
      O => my_cpu_out_alu(15)
    );
  vdu_clk_BUFG : BUFG
    port map (
      I => vdu_clk1,
      O => vdu_clk
    );
  cpu_clk_BUFG : BUFG
    port map (
      I => cpu_clk1,
      O => cpu_clk
    );
  make_secd_my_secd_system_phi_next_BUFG : BUFG
    port map (
      I => make_secd_my_secd_system_my_clock_gen_phi_next_336,
      O => make_secd_my_secd_system_phi_next
    );
  joy_down_IBUF : IBUF
    port map (
      I => joy_down,
      O => joy_down_IBUF_3
    );
  fpga_rxd_IBUF : IBUF
    port map (
      I => fpga_rxd,
      O => fpga_rxd_IBUF_6
    );
  fpga_cts_IBUF : IBUF
    port map (
      I => fpga_cts,
      O => fpga_cts_IBUF_7
    );
  joy_fire_IBUF : IBUF
    port map (
      I => joy_fire,
      O => joy_fire_IBUF_14
    );
  joy_left_IBUF : IBUF
    port map (
      I => joy_left,
      O => joy_left_IBUF_18
    );
  joy_up_IBUF : IBUF
    port map (
      I => joy_up,
      O => joy_up_IBUF_20
    );
  joy_right_IBUF : IBUF
    port map (
      I => joy_right,
      O => joy_right_IBUF_21
    );
  reset_sw_IBUF : IBUF
    port map (
      I => reset_sw,
      O => reset_sw_IBUF_22
    );
  ps2_data1_IOBUF : IOBUF
    port map (
      I => cf_cs1_OBUF_9,
      T => my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z,
      O => N21411,
      IO => ps2_data1
    );
  ps2_clk1_IOBUF : IOBUF
    port map (
      I => cf_cs1_OBUF_9,
      T => my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z,
      O => N21412,
      IO => ps2_clk1
    );
  ram_io_15_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_15_mux0000_79,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21413,
      IO => ram_io(15)
    );
  ram_io_14_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_14_mux0000_63,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21414,
      IO => ram_io(14)
    );
  ram_io_13_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_13_mux0000_66,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21415,
      IO => ram_io(13)
    );
  ram_io_12_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_12_mux0000_70,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21416,
      IO => ram_io(12)
    );
  ram_io_11_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_11_mux0000_73,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21417,
      IO => ram_io(11)
    );
  ram_io_10_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_10_mux0000_77,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21418,
      IO => ram_io(10)
    );
  ram_io_9_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_9_mux0000_78,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21419,
      IO => ram_io(9)
    );
  ram_io_8_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_8_mux0000_62,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21420,
      IO => ram_io(8)
    );
  ram_io_7_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_7_mux0000_65,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21421,
      IO => ram_io(7)
    );
  ram_io_6_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_6_mux0000_69,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21422,
      IO => ram_io(6)
    );
  ram_io_5_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_5_mux0000_72,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21423,
      IO => ram_io(5)
    );
  ram_io_4_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_4_mux0000_76,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21424,
      IO => ram_io(4)
    );
  ram_io_3_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_3_mux0000_80,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21425,
      IO => ram_io(3)
    );
  ram_io_2_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_2_mux0000_64,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21426,
      IO => ram_io(2)
    );
  ram_io_1_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_1_mux0000_67,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21427,
      IO => ram_io(1)
    );
  ram_io_0_IOBUF : IOBUF
    port map (
      I => my_secd_ram_ram_io_0_mux0000_71,
      T => my_secd_ram_ram_io_10_not0000_inv,
      O => N21428,
      IO => ram_io(0)
    );
  fpga_rts_OBUF : OBUF
    port map (
      I => fpga_rts_OBUF_4,
      O => fpga_rts
    );
  utmi_databus16_8_OBUF : OBUF
    port map (
      I => utmi_databus16_8_OBUF_5,
      O => utmi_databus16_8
    );
  cf_cs0_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => cf_cs0
    );
  lcd_e_OBUF : OBUF
    port map (
      I => lcd_e_OBUF_8,
      O => lcd_e
    );
  cf_cs1_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => cf_cs1
    );
  hsync_b_OBUF : OBUF
    port map (
      I => my_vdu_horiz_sync_10,
      O => hsync_b
    );
  cf_we_OBUF : OBUF
    port map (
      I => cf_we_OBUF_11,
      O => cf_we
    );
  cf_iord_OBUF : OBUF
    port map (
      I => cf_iord_OBUF_12,
      O => cf_iord
    );
  fpga_txd_OBUF : OBUF
    port map (
      I => fpga_txd_OBUF_13,
      O => fpga_txd
    );
  ram_oen_OBUF : OBUF
    port map (
      I => cf_iord_OBUF_12,
      O => ram_oen
    );
  ram_wen_OBUF : OBUF
    port map (
      I => ram_wen_OBUF_15,
      O => ram_wen
    );
  lcd_rs_OBUF : OBUF
    port map (
      I => lcd_rs_OBUF_16,
      O => lcd_rs
    );
  lcd_rw_OBUF : OBUF
    port map (
      I => lcd_rw_OBUF_17,
      O => lcd_rw
    );
  cf_iowr_OBUF : OBUF
    port map (
      I => ram_wen_OBUF_15,
      O => cf_iowr
    );
  ram_blen_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => ram_blen
    );
  vsync_b_OBUF : OBUF
    port map (
      I => my_vdu_vert_sync_19,
      O => vsync_b
    );
  mm_led_OBUF : OBUF
    port map (
      I => blink_count(25),
      O => mm_led
    );
  ram_cen_OBUF : OBUF
    port map (
      I => cf_we_OBUF_11,
      O => ram_cen
    );
  ram_bhen_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => ram_bhen
    );
  lcd_d_3_OBUF : OBUF
    port map (
      I => lcd_d_3_34,
      O => lcd_d(3)
    );
  lcd_d_2_OBUF : OBUF
    port map (
      I => lcd_d_2_35,
      O => lcd_d(2)
    );
  lcd_d_1_OBUF : OBUF
    port map (
      I => lcd_d_1_36,
      O => lcd_d(1)
    );
  lcd_d_0_OBUF : OBUF
    port map (
      I => lcd_d_0_37,
      O => lcd_d(0)
    );
  aud_out_4_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => aud_out(4)
    );
  aud_out_3_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => aud_out(3)
    );
  aud_out_2_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => aud_out(2)
    );
  aud_out_1_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => aud_out(1)
    );
  ram_a_20_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => ram_a(20)
    );
  ram_a_19_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => ram_a(19)
    );
  ram_a_18_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => ram_a(18)
    );
  ram_a_17_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => ram_a(17)
    );
  ram_a_16_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => ram_a(16)
    );
  ram_a_15_OBUF : OBUF
    port map (
      I => cf_cs1_OBUF_9,
      O => ram_a(15)
    );
  ram_a_14_OBUF : OBUF
    port map (
      I => ram_a_14_OBUF_38,
      O => ram_a(14)
    );
  ram_a_13_OBUF : OBUF
    port map (
      I => ram_a_13_OBUF_39,
      O => ram_a(13)
    );
  ram_a_12_OBUF : OBUF
    port map (
      I => ram_a_12_OBUF_40,
      O => ram_a(12)
    );
  ram_a_11_OBUF : OBUF
    port map (
      I => ram_a_11_OBUF_41,
      O => ram_a(11)
    );
  ram_a_10_OBUF : OBUF
    port map (
      I => ram_a_10_OBUF_42,
      O => ram_a(10)
    );
  ram_a_9_OBUF : OBUF
    port map (
      I => ram_a_9_OBUF_43,
      O => ram_a(9)
    );
  ram_a_8_OBUF : OBUF
    port map (
      I => ram_a_8_OBUF_44,
      O => ram_a(8)
    );
  ram_a_7_OBUF : OBUF
    port map (
      I => ram_a_7_OBUF_45,
      O => ram_a(7)
    );
  ram_a_6_OBUF : OBUF
    port map (
      I => ram_a_6_OBUF_46,
      O => ram_a(6)
    );
  ram_a_5_OBUF : OBUF
    port map (
      I => ram_a_5_OBUF_47,
      O => ram_a(5)
    );
  ram_a_4_OBUF : OBUF
    port map (
      I => ram_a_4_OBUF_48,
      O => ram_a(4)
    );
  ram_a_3_OBUF : OBUF
    port map (
      I => ram_a_3_OBUF_49,
      O => ram_a(3)
    );
  ram_a_2_OBUF : OBUF
    port map (
      I => ram_a_2_OBUF_50,
      O => ram_a(2)
    );
  ram_a_1_OBUF : OBUF
    port map (
      I => ram_a_1_OBUF_51,
      O => ram_a(1)
    );
  ram_a_0_OBUF : OBUF
    port map (
      I => ram_a_0_OBUF_52,
      O => ram_a(0)
    );
  fpga_b_2_OBUF : OBUF
    port map (
      I => my_vdu_vga_blue_o_29,
      O => fpga_b(2)
    );
  fpga_b_1_OBUF : OBUF
    port map (
      I => my_vdu_vga_blue_o_29,
      O => fpga_b(1)
    );
  fpga_b_0_OBUF : OBUF
    port map (
      I => my_vdu_vga_blue_o_29,
      O => fpga_b(0)
    );
  fpga_g_2_OBUF : OBUF
    port map (
      I => my_vdu_vga_green_o_32,
      O => fpga_g(2)
    );
  fpga_g_1_OBUF : OBUF
    port map (
      I => my_vdu_vga_green_o_32,
      O => fpga_g(1)
    );
  fpga_g_0_OBUF : OBUF
    port map (
      I => my_vdu_vga_green_o_32,
      O => fpga_g(0)
    );
  fpga_r_2_OBUF : OBUF
    port map (
      I => my_vdu_vga_red_o_28,
      O => fpga_r(2)
    );
  fpga_r_1_OBUF : OBUF
    port map (
      I => my_vdu_vga_red_o_28,
      O => fpga_r(1)
    );
  fpga_r_0_OBUF : OBUF
    port map (
      I => my_vdu_vga_red_o_28,
      O => fpga_r(0)
    );
  led_3_OBUF : OBUF
    port map (
      I => led_reg(3),
      O => led(3)
    );
  led_2_OBUF : OBUF
    port map (
      I => led_reg(2),
      O => led(2)
    );
  led_1_OBUF : OBUF
    port map (
      I => led_reg(1),
      O => led(1)
    );
  led_0_OBUF : OBUF
    port map (
      I => led_reg(0),
      O => led(0)
    );
  my_vdu_video_on_h : FDS_1
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      D => N21429,
      S => my_vdu_video_on_h_mux0002_map20,
      Q => my_vdu_video_on_h_321
    );
  my_vdu_video_on_h_mux0002621 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_vdu_video_on_h_321,
      I1 => my_vdu_video_on_h_mux0002_map4,
      I2 => my_vdu_video_on_h_mux0002_map9,
      O => N21429
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11 : FDRS_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => N21430,
      R => reset,
      S => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_87,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_90
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_In11 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_90,
      I1 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I2 => my_keyboard_kbd_write_109,
      O => N21430
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd4 : FDRS_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      D => N21432,
      R => reset,
      S => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_88,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd4_93
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd4_In11 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd4_93,
      I1 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      I2 => my_keyboard_my_ps2_keyboard_interface_tx_shifting_done,
      O => N21432
    );
  baudclk : FDE_1
    port map (
      C => vdu_clk,
      CE => baudclk_and0000,
      D => N753,
      Q => baudclk_25
    );
  my_vdu_vert_sync : FDE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => vdu_clk,
      CE => my_vdu_vert_sync_and0000_308,
      D => my_vdu_v_count(1),
      Q => my_vdu_vert_sync_19
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd9 : FDRSE_1
    generic map(
      INIT => '0'
    )
    port map (
      C => cpu_clk,
      CE => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done,
      D => cf_cs1_OBUF_9,
      R => reset,
      S => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd13_94,
      Q => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd9_96
    );
  Mcount_blink_count_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(1),
      O => Mcount_blink_count_cy_1_rt_337
    );
  Mcount_blink_count_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(2),
      O => Mcount_blink_count_cy_2_rt_338
    );
  Mcount_blink_count_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(3),
      O => Mcount_blink_count_cy_3_rt_339
    );
  Mcount_blink_count_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(4),
      O => Mcount_blink_count_cy_4_rt_340
    );
  Mcount_blink_count_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(5),
      O => Mcount_blink_count_cy_5_rt_341
    );
  Mcount_blink_count_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(6),
      O => Mcount_blink_count_cy_6_rt_342
    );
  Mcount_blink_count_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(7),
      O => Mcount_blink_count_cy_7_rt_343
    );
  Mcount_blink_count_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(8),
      O => Mcount_blink_count_cy_8_rt_344
    );
  Mcount_blink_count_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(9),
      O => Mcount_blink_count_cy_9_rt_345
    );
  Mcount_blink_count_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(10),
      O => Mcount_blink_count_cy_10_rt_346
    );
  Mcount_blink_count_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(11),
      O => Mcount_blink_count_cy_11_rt_347
    );
  Mcount_blink_count_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(12),
      O => Mcount_blink_count_cy_12_rt_348
    );
  Mcount_blink_count_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(13),
      O => Mcount_blink_count_cy_13_rt_349
    );
  Mcount_blink_count_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(14),
      O => Mcount_blink_count_cy_14_rt_350
    );
  Mcount_blink_count_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(15),
      O => Mcount_blink_count_cy_15_rt_351
    );
  Mcount_blink_count_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(16),
      O => Mcount_blink_count_cy_16_rt_352
    );
  Mcount_blink_count_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(17),
      O => Mcount_blink_count_cy_17_rt_353
    );
  Mcount_blink_count_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(18),
      O => Mcount_blink_count_cy_18_rt_354
    );
  Mcount_blink_count_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(19),
      O => Mcount_blink_count_cy_19_rt_355
    );
  Mcount_blink_count_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(20),
      O => Mcount_blink_count_cy_20_rt_356
    );
  Mcount_blink_count_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(21),
      O => Mcount_blink_count_cy_21_rt_357
    );
  Mcount_blink_count_cy_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(22),
      O => Mcount_blink_count_cy_22_rt_358
    );
  Mcount_blink_count_cy_23_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(23),
      O => Mcount_blink_count_cy_23_rt_359
    );
  Mcount_blink_count_cy_24_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(24),
      O => Mcount_blink_count_cy_24_rt_360
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(1),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_1_rt_361
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(2),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_2_rt_362
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(3),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_3_rt_363
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(4),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_4_rt_364
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(5),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_5_rt_365
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(6),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_6_rt_366
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(7),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_7_rt_367
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(8),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_cy_8_rt_368
    );
  my_cpu_Madd_pc_add0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(14),
      O => my_cpu_Madd_pc_add0000_cy_14_rt_369
    );
  my_cpu_Madd_pc_add0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(13),
      O => my_cpu_Madd_pc_add0000_cy_13_rt_370
    );
  my_cpu_Madd_pc_add0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(12),
      O => my_cpu_Madd_pc_add0000_cy_12_rt_371
    );
  my_cpu_Madd_pc_add0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(11),
      O => my_cpu_Madd_pc_add0000_cy_11_rt_372
    );
  my_cpu_Madd_pc_add0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(10),
      O => my_cpu_Madd_pc_add0000_cy_10_rt_373
    );
  my_cpu_Madd_pc_add0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(9),
      O => my_cpu_Madd_pc_add0000_cy_9_rt_374
    );
  my_cpu_Madd_pc_add0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(8),
      O => my_cpu_Madd_pc_add0000_cy_8_rt_375
    );
  my_cpu_Madd_pc_add0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(7),
      O => my_cpu_Madd_pc_add0000_cy_7_rt_376
    );
  my_cpu_Madd_pc_add0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(6),
      O => my_cpu_Madd_pc_add0000_cy_6_rt_377
    );
  my_cpu_Madd_pc_add0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(5),
      O => my_cpu_Madd_pc_add0000_cy_5_rt_378
    );
  my_cpu_Madd_pc_add0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(4),
      O => my_cpu_Madd_pc_add0000_cy_4_rt_379
    );
  my_cpu_Madd_pc_add0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(3),
      O => my_cpu_Madd_pc_add0000_cy_3_rt_380
    );
  my_cpu_Madd_pc_add0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(2),
      O => my_cpu_Madd_pc_add0000_cy_2_rt_381
    );
  my_cpu_Madd_pc_add0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(1),
      O => my_cpu_Madd_pc_add0000_cy_1_rt_382
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(0),
      O => make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_cy_0_rt_383
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(7),
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_7_rt_384
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(6),
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_6_rt_385
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(5),
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_5_rt_386
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(4),
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_4_rt_387
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(3),
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_3_rt_388
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(2),
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_2_rt_389
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(1),
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_cy_1_rt_390
    );
  my_vdu_Mcount_blink_count_cy_21_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(21),
      O => my_vdu_Mcount_blink_count_cy_21_rt_391
    );
  my_vdu_Mcount_blink_count_cy_20_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(20),
      O => my_vdu_Mcount_blink_count_cy_20_rt_392
    );
  my_vdu_Mcount_blink_count_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(19),
      O => my_vdu_Mcount_blink_count_cy_19_rt_393
    );
  my_vdu_Mcount_blink_count_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(18),
      O => my_vdu_Mcount_blink_count_cy_18_rt_394
    );
  my_vdu_Mcount_blink_count_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(17),
      O => my_vdu_Mcount_blink_count_cy_17_rt_395
    );
  my_vdu_Mcount_blink_count_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(16),
      O => my_vdu_Mcount_blink_count_cy_16_rt_396
    );
  my_vdu_Mcount_blink_count_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(15),
      O => my_vdu_Mcount_blink_count_cy_15_rt_397
    );
  my_vdu_Mcount_blink_count_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(14),
      O => my_vdu_Mcount_blink_count_cy_14_rt_398
    );
  my_vdu_Mcount_blink_count_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(13),
      O => my_vdu_Mcount_blink_count_cy_13_rt_399
    );
  my_vdu_Mcount_blink_count_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(12),
      O => my_vdu_Mcount_blink_count_cy_12_rt_400
    );
  my_vdu_Mcount_blink_count_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(11),
      O => my_vdu_Mcount_blink_count_cy_11_rt_401
    );
  my_vdu_Mcount_blink_count_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(10),
      O => my_vdu_Mcount_blink_count_cy_10_rt_402
    );
  my_vdu_Mcount_blink_count_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(9),
      O => my_vdu_Mcount_blink_count_cy_9_rt_403
    );
  my_vdu_Mcount_blink_count_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(8),
      O => my_vdu_Mcount_blink_count_cy_8_rt_404
    );
  my_vdu_Mcount_blink_count_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(7),
      O => my_vdu_Mcount_blink_count_cy_7_rt_405
    );
  my_vdu_Mcount_blink_count_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(6),
      O => my_vdu_Mcount_blink_count_cy_6_rt_406
    );
  my_vdu_Mcount_blink_count_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(5),
      O => my_vdu_Mcount_blink_count_cy_5_rt_407
    );
  my_vdu_Mcount_blink_count_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(4),
      O => my_vdu_Mcount_blink_count_cy_4_rt_408
    );
  my_vdu_Mcount_blink_count_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(3),
      O => my_vdu_Mcount_blink_count_cy_3_rt_409
    );
  my_vdu_Mcount_blink_count_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(2),
      O => my_vdu_Mcount_blink_count_cy_2_rt_410
    );
  my_vdu_Mcount_blink_count_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(1),
      O => my_vdu_Mcount_blink_count_cy_1_rt_411
    );
  my_vdu_Mcount_v_count_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_v_count(7),
      O => my_vdu_Mcount_v_count_cy_7_rt_412
    );
  my_vdu_Mcount_v_count_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_v_count(6),
      O => my_vdu_Mcount_v_count_cy_6_rt_413
    );
  my_vdu_Mcount_v_count_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_v_count(5),
      O => my_vdu_Mcount_v_count_cy_5_rt_414
    );
  my_vdu_Mcount_v_count_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_v_count(4),
      O => my_vdu_Mcount_v_count_cy_4_rt_415
    );
  my_vdu_Mcount_v_count_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_v_count(3),
      O => my_vdu_Mcount_v_count_cy_3_rt_416
    );
  my_vdu_Mcount_v_count_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_v_count(2),
      O => my_vdu_Mcount_v_count_cy_2_rt_417
    );
  my_vdu_Mcount_v_count_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_v_count(1),
      O => my_vdu_Mcount_v_count_cy_1_rt_418
    );
  my_vdu_Mcount_h_count_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_h_count(8),
      O => my_vdu_Mcount_h_count_cy_8_rt_419
    );
  my_vdu_Mcount_h_count_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_h_count(7),
      O => my_vdu_Mcount_h_count_cy_7_rt_420
    );
  my_vdu_Mcount_h_count_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_h_count(6),
      O => my_vdu_Mcount_h_count_cy_6_rt_421
    );
  my_vdu_Mcount_h_count_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_h_count(5),
      O => my_vdu_Mcount_h_count_cy_5_rt_422
    );
  my_vdu_Mcount_h_count_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_h_count(4),
      O => my_vdu_Mcount_h_count_cy_4_rt_423
    );
  my_vdu_Mcount_h_count_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_h_count(3),
      O => my_vdu_Mcount_h_count_cy_3_rt_424
    );
  my_vdu_Mcount_h_count_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_h_count(2),
      O => my_vdu_Mcount_h_count_cy_2_rt_425
    );
  my_vdu_Mcount_h_count_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_h_count(1),
      O => my_vdu_Mcount_h_count_cy_1_rt_426
    );
  my_vdu_Madd_vga_addr_add0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_ver_addr(5),
      O => my_vdu_Madd_vga_addr_add0000_cy_9_rt_427
    );
  my_vdu_Madd_vga_addr_add0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_ver_addr(4),
      O => my_vdu_Madd_vga_addr_add0000_cy_8_rt_428
    );
  my_vdu_Madd_vga_addr_add0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_ver_addr(3),
      O => my_vdu_Madd_vga_addr_add0000_cy_7_rt_429
    );
  Mcount_blink_count_xor_25_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => blink_count(25),
      O => Mcount_blink_count_xor_25_rt_430
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(9),
      O => my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_xor_9_rt_431
    );
  my_cpu_Madd_pc_add0000_xor_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_cpu_pc(15),
      O => my_cpu_Madd_pc_add0000_xor_15_rt_432
    );
  make_secd_my_secd_system_my_datapath_Mcompar_flags_6_cmp_le0000_lut_27_1 : LUT2
    generic map(
      INIT => X"9"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(27),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(27),
      O => N21434
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(8),
      O => make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_xor_8_rt_433
    );
  my_vdu_Mcount_blink_count_xor_22_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_blink_count(22),
      O => my_vdu_Mcount_blink_count_xor_22_rt_434
    );
  my_vdu_Mcount_v_count_xor_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_v_count(8),
      O => my_vdu_Mcount_v_count_xor_8_rt_435
    );
  my_vdu_Mcount_h_count_xor_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => my_vdu_h_count(9),
      O => my_vdu_Mcount_h_count_xor_9_rt_436
    );
  my_vdu_Madd_row_addr_mux0001_lut_0_Q : LUT4
    generic map(
      INIT => X"663C"
    )
    port map (
      I0 => my_vdu_reg_vcursor(0),
      I1 => my_vdu_reg_voffset(0),
      I2 => my_vdu_v_count(4),
      I3 => my_vdu_vga_bg_colour_not0002_inv,
      O => my_vdu_N9
    );
  my_vdu_Madd_row_addr_mux0001_lut_1_Q : LUT4
    generic map(
      INIT => X"663C"
    )
    port map (
      I0 => my_vdu_reg_vcursor(1),
      I1 => my_vdu_reg_voffset(1),
      I2 => my_vdu_v_count(5),
      I3 => my_vdu_vga_bg_colour_not0002_inv,
      O => my_vdu_N10
    );
  my_vdu_Madd_row_addr_mux0001_lut_2_Q : LUT4
    generic map(
      INIT => X"663C"
    )
    port map (
      I0 => my_vdu_reg_vcursor(2),
      I1 => my_vdu_reg_voffset(2),
      I2 => my_vdu_v_count(6),
      I3 => my_vdu_vga_bg_colour_not0002_inv,
      O => my_vdu_N11
    );
  my_vdu_Madd_row_addr_mux0001_lut_3_Q : LUT4
    generic map(
      INIT => X"663C"
    )
    port map (
      I0 => my_vdu_reg_vcursor(3),
      I1 => my_vdu_reg_voffset(3),
      I2 => my_vdu_v_count(7),
      I3 => my_vdu_vga_bg_colour_not0002_inv,
      O => my_vdu_N12
    );
  my_vdu_video_on_h_mux000252 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_vdu_N110,
      I1 => my_vdu_h_count(8),
      I2 => my_vdu_h_count(7),
      I3 => my_vdu_video_on_h_mux0002_map19,
      O => my_vdu_video_on_h_mux0002_map20
    );
  my_cpu_md_ctrl_2_95 : LUT4
    generic map(
      INIT => X"6020"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(4),
      I2 => N21459,
      I3 => my_cpu_md_ctrl_2_map15,
      O => my_cpu_md_ctrl(2)
    );
  my_cpu_addr_ctrl_4_23_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0032,
      I1 => my_cpu_dout_ctrl_cmp_eq0031,
      I2 => my_cpu_dout_ctrl_cmp_eq0019,
      I3 => my_cpu_dout_ctrl_cmp_eq0001,
      O => N21463
    );
  my_cpu_addr_ctrl_4_23 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_addr_ctrl_4_map5,
      I1 => my_cpu_N2511,
      I2 => N21463,
      I3 => my_cpu_N249,
      O => my_cpu_addr_ctrl_4_Q
    );
  my_cpu_left_ctrl_4_90_SW0 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_N344,
      I1 => my_cpu_md(5),
      I2 => my_cpu_md(6),
      I3 => my_cpu_left_ctrl_4_map18,
      O => N21465
    );
  my_cpu_left_ctrl_4_90 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_left_ctrl_4_map14,
      I1 => my_cpu_left_ctrl_mux0014_4_1,
      I2 => my_cpu_sp_ctrl_cmp_eq0005,
      I3 => N21465,
      O => my_cpu_left_ctrl(4)
    );
  my_vdu_Madd_row_addr_mux0001_lut_4_Q : LUT4
    generic map(
      INIT => X"569A"
    )
    port map (
      I0 => my_vdu_reg_voffset(4),
      I1 => my_vdu_vga_bg_colour_not0002_inv,
      I2 => my_vdu_v_count(8),
      I3 => my_vdu_reg_vcursor(4),
      O => my_vdu_N13
    );
  my_vdu_cursor_on_v_cmp_eq0000_inv78 : LUT4
    generic map(
      INIT => X"FFF6"
    )
    port map (
      I0 => my_vdu_v_count(8),
      I1 => my_vdu_reg_vcursor(4),
      I2 => my_vdu_cursor_on_v_cmp_eq0000_inv_map10,
      I3 => my_vdu_cursor_on_v_cmp_eq0000_inv_map27,
      O => my_vdu_cursor_on_v_cmp_eq0000_inv
    );
  make_secd_my_secd_system_my_datapath_alu_out_30_mux0001_SW2 : LUT4
    generic map(
      INIT => X"EF77"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_alu_sel(2),
      I2 => make_secd_my_secd_system_my_datapath_arg(30),
      I3 => make_secd_my_secd_system_alu_sel(3),
      O => N21469
    );
  make_secd_my_secd_system_my_datapath_alu_out_30_mux0001 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => N21469,
      O => make_secd_my_secd_system_my_datapath_alu_out_30_mux0001_202
    );
  my_cpu_Mmux_left_ctrl_mux0014_3 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_mux0009_34_Q,
      I1 => my_cpu_op_code(4),
      I2 => N21491,
      I3 => my_cpu_op_code(6),
      O => my_cpu_N213
    );
  my_cpu_state_stack_0_mux0001_1_2106 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state_stack_0_mux0001_1_2_map16,
      I3 => N21497,
      O => my_cpu_state_stack_0_mux0001_1_2_map29
    );
  my_cpu_Mmux_left_ctrl_mux0014_4 : LUT4
    generic map(
      INIT => X"E5E4"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code_5_3_map2,
      I2 => my_cpu_op_code(5),
      I3 => my_cpu_op_code_5_3_map10,
      O => my_cpu_N313
    );
  my_cpu_Mmux_left_ctrl_mux0014_2_f5_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_op_code_5_3,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code_5_4,
      I3 => my_cpu_op_code(6),
      O => my_cpu_left_ctrl_mux0014_7_1
    );
  my_uart_TxDev_TxState_FFd2_In41_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_CtrlReg(4),
      I2 => my_uart_CtrlReg(2),
      I3 => my_uart_TxDev_TxState_FFd2_In_map2,
      O => N21501
    );
  my_uart_TxDev_TxState_FFd2_In41 : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_uart_CtrlReg(3),
      I1 => my_uart_TxDev_TxState_FFd1_211,
      I2 => my_uart_TxDev_TxState_FFd3_217,
      I3 => N21501,
      O => my_uart_TxDev_TxState_FFd2_In
    );
  my_cpu_dp_ctrl_2_44_SW0 : LUT4
    generic map(
      INIT => X"EF7F"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(2),
      I2 => my_cpu_N3421,
      I3 => my_cpu_state(5),
      O => N21587
    );
  my_cpu_dp_ctrl_2_44_SW1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N338,
      I2 => my_cpu_N266,
      I3 => my_cpu_state(5),
      O => N21588
    );
  my_cpu_md_ctrl_4_85_SW1 : LUT4
    generic map(
      INIT => X"D9DB"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(3),
      O => N21591
    );
  my_cpu_md_ctrl_4_85 : LUT4
    generic map(
      INIT => X"0437"
    )
    port map (
      I0 => N21591,
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(5),
      I3 => N21590,
      O => my_cpu_md_ctrl_4_map26
    );
  my_cpu_next_state_4_299_SW0 : LUT4
    generic map(
      INIT => X"5501"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0025,
      I1 => my_cpu_sp_ctrl_cmp_eq0023,
      I2 => my_cpu_next_state_4_map53,
      I3 => my_cpu_ea(4),
      O => N21597
    );
  my_cpu_next_state_4_299 : LUT4
    generic map(
      INIT => X"5501"
    )
    port map (
      I0 => my_cpu_ea(6),
      I1 => my_cpu_ea(5),
      I2 => N21597,
      I3 => my_cpu_sp_ctrl_cmp_eq0027,
      O => my_cpu_next_state_4_map60
    );
  Mmux_cpu_data_in_2_1123_SW0 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => my_vdu_reg_hcursor(2),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_character(2),
      I3 => cpu_addr(0),
      O => N21599
    );
  Mmux_cpu_data_in_1_1123_SW0 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => my_vdu_reg_hcursor(1),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_character(1),
      I3 => cpu_addr(0),
      O => N21601
    );
  Mmux_cpu_data_in_1_1123 : LUT4
    generic map(
      INIT => X"BB8B"
    )
    port map (
      I0 => my_vdu_reg_voffset(1),
      I1 => cpu_addr(2),
      I2 => N21601,
      I3 => Mmux_cpu_data_in_1_1_map26,
      O => Mmux_cpu_data_in_1_1_map36
    );
  Mmux_cpu_data_in_0_1123_SW0 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => my_vdu_reg_hcursor(0),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_character(0),
      I3 => cpu_addr(0),
      O => N21603
    );
  Mmux_cpu_data_in_0_1123 : LUT4
    generic map(
      INIT => X"BB8B"
    )
    port map (
      I0 => my_vdu_reg_voffset(0),
      I1 => cpu_addr(2),
      I2 => N21603,
      I3 => Mmux_cpu_data_in_0_1_map26,
      O => Mmux_cpu_data_in_0_1_map36
    );
  my_cpu_addr_ctrl_0_63_SW1 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(5),
      I3 => my_cpu_state(1),
      O => N21606
    );
  my_cpu_addr_ctrl_0_63 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => N21606,
      I2 => my_cpu_state(2),
      I3 => N21605,
      O => my_cpu_addr_ctrl_0_map22
    );
  Mmux_cpu_data_in_4_1106_SW0 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => my_vdu_reg_hcursor(4),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_character(4),
      I3 => cpu_addr(0),
      O => N21608
    );
  Mmux_cpu_data_in_4_1106 : LUT4
    generic map(
      INIT => X"BB8B"
    )
    port map (
      I0 => my_vdu_reg_voffset(4),
      I1 => cpu_addr(2),
      I2 => N21608,
      I3 => Mmux_cpu_data_in_4_1_map23,
      O => Mmux_cpu_data_in_4_1_map33
    );
  Mmux_cpu_data_in_4_1203_SW0 : LUT4
    generic map(
      INIT => X"1F3F"
    )
    port map (
      I0 => Mmux_cpu_data_in_4_1_map33,
      I1 => Mmux_cpu_data_in_4_1_map40,
      I2 => N47,
      I3 => cpu_addr(5),
      O => N21610
    );
  Mmux_cpu_data_in_4_1203 : LUT4
    generic map(
      INIT => X"BB8B"
    )
    port map (
      I0 => my_secd_ram_dout8(4),
      I1 => cpu_addr(9),
      I2 => N21610,
      I3 => Mmux_cpu_data_in_4_1_map17,
      O => Mmux_cpu_data_in_4_1_map46
    );
  Mmux_cpu_data_in_3_1106_SW0 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => my_vdu_reg_hcursor(3),
      I1 => cpu_addr(1),
      I2 => my_vdu_reg_character(3),
      I3 => cpu_addr(0),
      O => N21612
    );
  Mmux_cpu_data_in_3_1106 : LUT4
    generic map(
      INIT => X"BB8B"
    )
    port map (
      I0 => my_vdu_reg_voffset(3),
      I1 => cpu_addr(2),
      I2 => N21612,
      I3 => Mmux_cpu_data_in_3_1_map23,
      O => Mmux_cpu_data_in_3_1_map33
    );
  Mmux_cpu_data_in_3_1203_SW0 : LUT4
    generic map(
      INIT => X"1F3F"
    )
    port map (
      I0 => Mmux_cpu_data_in_3_1_map33,
      I1 => Mmux_cpu_data_in_3_1_map40,
      I2 => N47,
      I3 => cpu_addr(5),
      O => N21614
    );
  Mmux_cpu_data_in_3_1203 : LUT4
    generic map(
      INIT => X"BB8B"
    )
    port map (
      I0 => my_secd_ram_dout8(3),
      I1 => cpu_addr(9),
      I2 => N21614,
      I3 => Mmux_cpu_data_in_3_1_map17,
      O => Mmux_cpu_data_in_3_1_map46
    );
  my_cpu_out_alu_7_35_SW0 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_6_Q,
      I1 => my_cpu_right(7),
      I2 => my_cpu_alu_ctrl_8_Q,
      I3 => my_cpu_N1232,
      O => N21618
    );
  my_cpu_out_alu_7_35 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => N21618,
      I1 => my_cpu_left(7),
      I2 => my_cpu_alu_ctrl_13_Q,
      I3 => my_cpu_out_alu_7_map2,
      O => my_cpu_out_alu_7_map12
    );
  my_cpu_out_alu_15_30 : LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      I0 => my_cpu_out_alu_or0002_157,
      I1 => my_cpu_right(15),
      I2 => my_cpu_alu_ctrl_6_Q,
      I3 => my_cpu_alu_ctrl_8_Q,
      O => my_cpu_out_alu_15_map13
    );
  my_cpu_Mmux_next_state_mux0045_3 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_alu_ctrl_3_map23,
      I2 => my_cpu_op_code(5),
      O => my_cpu_N414
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_15_Q : LUT4
    generic map(
      INIT => X"5666"
    )
    port map (
      I0 => N21620,
      I1 => N19414,
      I2 => my_cpu_out_alu_or0003_156,
      I3 => my_cpu_out_alu_addsub0001(15),
      O => my_cpu_N55
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_14_Q : LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => my_cpu_left(14),
      I1 => my_cpu_alu_ctrl_12_Q,
      I2 => my_cpu_out_alu_or0006,
      I3 => my_cpu_out_alu_mux0000(14),
      O => my_cpu_N54
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_13_Q : LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => my_cpu_left(13),
      I1 => my_cpu_alu_ctrl_12_Q,
      I2 => my_cpu_out_alu_or0006,
      I3 => my_cpu_out_alu_mux0000(13),
      O => my_cpu_N53
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_12_Q : LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => my_cpu_left(12),
      I1 => my_cpu_alu_ctrl_12_Q,
      I2 => my_cpu_out_alu_or0006,
      I3 => my_cpu_out_alu_mux0000(12),
      O => my_cpu_N52
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_11_Q : LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => my_cpu_left(11),
      I1 => my_cpu_alu_ctrl_12_Q,
      I2 => my_cpu_out_alu_or0006,
      I3 => my_cpu_out_alu_mux0000(11),
      O => my_cpu_N51
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_10_Q : LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => my_cpu_left(10),
      I1 => my_cpu_alu_ctrl_12_Q,
      I2 => my_cpu_out_alu_or0006,
      I3 => my_cpu_out_alu_mux0000(10),
      O => my_cpu_N50
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_9_Q : LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => my_cpu_left(9),
      I1 => my_cpu_alu_ctrl_12_Q,
      I2 => my_cpu_out_alu_or0006,
      I3 => my_cpu_out_alu_mux0000(9),
      O => my_cpu_N49
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_8_Q : LUT4
    generic map(
      INIT => X"8778"
    )
    port map (
      I0 => my_cpu_left(8),
      I1 => my_cpu_alu_ctrl_12_Q,
      I2 => my_cpu_out_alu_or0006,
      I3 => my_cpu_out_alu_mux0000(8),
      O => my_cpu_N48
    );
  my_cpu_hold_inv8 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => my_secd_ram_write_pulse_74,
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => my_cpu_hold_inv
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_555 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_and0006,
      I1 => make_secd_my_secd_system_my_control_unit_mpc_and0005,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_5_map12,
      O => make_secd_my_secd_system_my_control_unit_N33
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000163_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(11),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(10),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(1),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(0),
      O => N21624
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000163 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(13),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(12),
      I2 => N21624,
      I3 => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq00001_map25,
      O => make_secd_my_secd_system_flags(4)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2145_SW0 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map33,
      O => N21626
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2145 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => make_secd_my_secd_system_flags(6),
      I1 => make_secd_my_secd_system_my_control_unit_N53,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21626,
      O => make_secd_my_secd_system_my_control_unit_N4
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq000067_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(19),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(18),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(17),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(16),
      O => N21628
    );
  make_secd_my_secd_system_my_datapath_flags_3_cmp_eq000067 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000_map10,
      I1 => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000_map18,
      I2 => N21628,
      I3 => make_secd_my_secd_system_my_datapath_flags_3_cmp_eq0000_map25,
      O => make_secd_my_secd_system_flags(3)
    );
  make_secd_my_secd_system_my_control_unit_mpc_and000539_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(2),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_and0005_map6,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_and0005_map13,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_and0005_map10,
      O => N21630
    );
  make_secd_my_secd_system_my_control_unit_mpc_and000539 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(5),
      I1 => make_secd_my_secd_system_my_datapath_data_bus(4),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(3),
      I3 => N21630,
      O => make_secd_my_secd_system_my_control_unit_mpc_and0005
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd3_In50_SW0 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => my_secd_ram_state(7),
      I1 => my_secd_ram_state(0),
      I2 => make_secd_my_secd_system_my_clock_gen_state_FFd3_In_map10,
      O => N21632
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd3_In50 : LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_state_FFd2_59,
      I1 => N21632,
      I2 => make_secd_my_secd_system_my_clock_gen_state_FFd3_58,
      I3 => make_secd_my_secd_system_my_clock_gen_state_FFd1_60,
      O => make_secd_my_secd_system_my_clock_gen_state_FFd3_In
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z27 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z_map9,
      I1 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z_map6,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_108,
      I3 => my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z_map6,
      O => my_keyboard_my_ps2_keyboard_interface_ps2_clk_hi_z
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z30 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_q(0),
      I1 => my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z_map9,
      I2 => my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z_map6,
      I3 => N21636,
      O => my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_cmp_eq000027_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(7),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(6),
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(5),
      I3 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(4),
      O => N21638
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_cmp_eq000027 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(8),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_cmp_eq0000_map9,
      I2 => N21638,
      I3 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(9),
      O => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001190_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(0),
      I3 => make_secd_my_secd_system_my_datapath_d(0),
      O => N21642
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001190 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => N21642,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map50,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map53,
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map55
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001215_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map55,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map38,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map33,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map12,
      O => N21644
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_9_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(9),
      I3 => make_secd_my_secd_system_my_datapath_arg(23),
      O => N21646
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_9_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_9_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(9),
      I3 => N21646,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(9)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_8_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(8),
      I3 => make_secd_my_secd_system_my_datapath_arg(22),
      O => N21648
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_8_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_8_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(8),
      I3 => N21648,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(8)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_7_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(7),
      I3 => make_secd_my_secd_system_my_datapath_arg(21),
      O => N21650
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_7_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_7_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(7),
      I3 => N21650,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(7)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_6_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(6),
      I3 => make_secd_my_secd_system_my_datapath_arg(20),
      O => N21652
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_6_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_6_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(6),
      I3 => N21652,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(6)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_5_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(5),
      I3 => make_secd_my_secd_system_my_datapath_arg(19),
      O => N21654
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_5_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_5_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(5),
      I3 => N21654,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(5)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_4_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(4),
      I3 => make_secd_my_secd_system_my_datapath_arg(18),
      O => N21656
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_4_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_4_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(4),
      I3 => N21656,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(4)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_3_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(3),
      I3 => make_secd_my_secd_system_my_datapath_arg(17),
      O => N21658
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_3_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_3_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(3),
      I3 => N21658,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(3)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_2_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(2),
      I3 => make_secd_my_secd_system_my_datapath_arg(16),
      O => N21660
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_2_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_2_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(2),
      I3 => N21660,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(2)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_1_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(15),
      O => N21662
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_1_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_1_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(1),
      I3 => N21662,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(1)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_13_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(13),
      I3 => make_secd_my_secd_system_my_datapath_arg(27),
      O => N21664
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_13_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_13_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(13),
      I3 => N21664,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(13)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_12_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(12),
      I3 => make_secd_my_secd_system_my_datapath_arg(26),
      O => N21666
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_12_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_12_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(12),
      I3 => N21666,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(12)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_11_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(11),
      I3 => make_secd_my_secd_system_my_datapath_arg(25),
      O => N21668
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_11_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_11_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(11),
      I3 => N21668,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(11)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_10_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(10),
      I3 => make_secd_my_secd_system_my_datapath_arg(24),
      O => N21670
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_10_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_10_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(10),
      I3 => N21670,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(10)
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_0_73_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y2(0),
      I3 => make_secd_my_secd_system_my_datapath_arg(14),
      O => N21672
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_0_73 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_root_mux0000_0_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_data_bus(0),
      I3 => N21672,
      O => make_secd_my_secd_system_my_datapath_root_mux0000(0)
    );
  make_secd_my_secd_system_my_datapath_buf2_9_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(9),
      I3 => make_secd_my_secd_system_my_datapath_arg(9),
      O => N21674
    );
  make_secd_my_secd_system_my_datapath_buf2_9_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_9_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(9),
      I3 => N21674,
      O => make_secd_my_secd_system_my_datapath_buf2_9_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_8_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(8),
      I3 => make_secd_my_secd_system_my_datapath_arg(8),
      O => N21676
    );
  make_secd_my_secd_system_my_datapath_buf2_8_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_8_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(8),
      I3 => N21676,
      O => make_secd_my_secd_system_my_datapath_buf2_8_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_7_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(7),
      I3 => make_secd_my_secd_system_my_datapath_arg(7),
      O => N21678
    );
  make_secd_my_secd_system_my_datapath_buf2_7_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_7_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(7),
      I3 => N21678,
      O => make_secd_my_secd_system_my_datapath_buf2_7_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_6_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(6),
      I3 => make_secd_my_secd_system_my_datapath_arg(6),
      O => N21680
    );
  make_secd_my_secd_system_my_datapath_buf2_6_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_6_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(6),
      I3 => N21680,
      O => make_secd_my_secd_system_my_datapath_buf2_6_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_5_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(5),
      I3 => make_secd_my_secd_system_my_datapath_arg(5),
      O => N21682
    );
  make_secd_my_secd_system_my_datapath_buf2_5_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_5_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(5),
      I3 => N21682,
      O => make_secd_my_secd_system_my_datapath_buf2_5_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_4_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(4),
      I3 => make_secd_my_secd_system_my_datapath_arg(4),
      O => N21684
    );
  make_secd_my_secd_system_my_datapath_buf2_4_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_4_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(4),
      I3 => N21684,
      O => make_secd_my_secd_system_my_datapath_buf2_4_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_3_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(3),
      I3 => make_secd_my_secd_system_my_datapath_arg(3),
      O => N21686
    );
  make_secd_my_secd_system_my_datapath_buf2_3_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_3_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(3),
      I3 => N21686,
      O => make_secd_my_secd_system_my_datapath_buf2_3_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_2_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(2),
      I3 => make_secd_my_secd_system_my_datapath_arg(2),
      O => N21688
    );
  make_secd_my_secd_system_my_datapath_buf2_2_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_2_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(2),
      I3 => N21688,
      O => make_secd_my_secd_system_my_datapath_buf2_2_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_27_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(27),
      I3 => make_secd_my_secd_system_my_datapath_y1(13),
      O => N21690
    );
  make_secd_my_secd_system_my_datapath_buf2_27_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_27_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(27),
      I3 => N21690,
      O => make_secd_my_secd_system_my_datapath_buf2_27_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_26_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(26),
      I3 => make_secd_my_secd_system_my_datapath_y1(12),
      O => N21692
    );
  make_secd_my_secd_system_my_datapath_buf2_26_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_26_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(26),
      I3 => N21692,
      O => make_secd_my_secd_system_my_datapath_buf2_26_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_25_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(25),
      I3 => make_secd_my_secd_system_my_datapath_y1(11),
      O => N21694
    );
  make_secd_my_secd_system_my_datapath_buf2_25_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_25_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(25),
      I3 => N21694,
      O => make_secd_my_secd_system_my_datapath_buf2_25_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_24_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(24),
      I3 => make_secd_my_secd_system_my_datapath_y1(10),
      O => N21696
    );
  make_secd_my_secd_system_my_datapath_buf2_24_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_24_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(24),
      I3 => N21696,
      O => make_secd_my_secd_system_my_datapath_buf2_24_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_23_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(23),
      I3 => make_secd_my_secd_system_my_datapath_y1(9),
      O => N21698
    );
  make_secd_my_secd_system_my_datapath_buf2_23_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_23_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(23),
      I3 => N21698,
      O => make_secd_my_secd_system_my_datapath_buf2_23_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_22_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(22),
      I3 => make_secd_my_secd_system_my_datapath_y1(8),
      O => N21700
    );
  make_secd_my_secd_system_my_datapath_buf2_22_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_22_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(22),
      I3 => N21700,
      O => make_secd_my_secd_system_my_datapath_buf2_22_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_21_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(21),
      I3 => make_secd_my_secd_system_my_datapath_y1(7),
      O => N21702
    );
  make_secd_my_secd_system_my_datapath_buf2_21_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_21_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(21),
      I3 => N21702,
      O => make_secd_my_secd_system_my_datapath_buf2_21_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_20_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(20),
      I3 => make_secd_my_secd_system_my_datapath_y1(6),
      O => N21704
    );
  make_secd_my_secd_system_my_datapath_buf2_20_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_20_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(20),
      I3 => N21704,
      O => make_secd_my_secd_system_my_datapath_buf2_20_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_1_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(1),
      O => N21706
    );
  make_secd_my_secd_system_my_datapath_buf2_1_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_1_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(1),
      I3 => N21706,
      O => make_secd_my_secd_system_my_datapath_buf2_1_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_19_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(19),
      I3 => make_secd_my_secd_system_my_datapath_y1(5),
      O => N21708
    );
  make_secd_my_secd_system_my_datapath_buf2_19_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_19_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(19),
      I3 => N21708,
      O => make_secd_my_secd_system_my_datapath_buf2_19_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_18_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(18),
      I3 => make_secd_my_secd_system_my_datapath_y1(4),
      O => N21710
    );
  make_secd_my_secd_system_my_datapath_buf2_18_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_18_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(18),
      I3 => N21710,
      O => make_secd_my_secd_system_my_datapath_buf2_18_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_17_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(17),
      I3 => make_secd_my_secd_system_my_datapath_y1(3),
      O => N21712
    );
  make_secd_my_secd_system_my_datapath_buf2_17_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_17_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(17),
      I3 => N21712,
      O => make_secd_my_secd_system_my_datapath_buf2_17_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_16_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(16),
      I3 => make_secd_my_secd_system_my_datapath_y1(2),
      O => N21714
    );
  make_secd_my_secd_system_my_datapath_buf2_16_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_16_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(16),
      I3 => N21714,
      O => make_secd_my_secd_system_my_datapath_buf2_16_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_15_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(15),
      I3 => make_secd_my_secd_system_my_datapath_y1(1),
      O => N21716
    );
  make_secd_my_secd_system_my_datapath_buf2_15_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_15_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(15),
      I3 => N21716,
      O => make_secd_my_secd_system_my_datapath_buf2_15_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_14_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(14),
      I3 => make_secd_my_secd_system_my_datapath_y1(0),
      O => N21718
    );
  make_secd_my_secd_system_my_datapath_buf2_14_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_14_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(14),
      I3 => N21718,
      O => make_secd_my_secd_system_my_datapath_buf2_14_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_13_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(13),
      I3 => make_secd_my_secd_system_my_datapath_arg(13),
      O => N21720
    );
  make_secd_my_secd_system_my_datapath_buf2_13_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_13_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(13),
      I3 => N21720,
      O => make_secd_my_secd_system_my_datapath_buf2_13_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_12_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(12),
      I3 => make_secd_my_secd_system_my_datapath_arg(12),
      O => N21722
    );
  make_secd_my_secd_system_my_datapath_buf2_12_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_12_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(12),
      I3 => N21722,
      O => make_secd_my_secd_system_my_datapath_buf2_12_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_11_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(11),
      I3 => make_secd_my_secd_system_my_datapath_arg(11),
      O => N21724
    );
  make_secd_my_secd_system_my_datapath_buf2_11_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_11_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(11),
      I3 => N21724,
      O => make_secd_my_secd_system_my_datapath_buf2_11_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_10_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(10),
      I3 => make_secd_my_secd_system_my_datapath_arg(10),
      O => N21726
    );
  make_secd_my_secd_system_my_datapath_buf2_10_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_10_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(10),
      I3 => N21726,
      O => make_secd_my_secd_system_my_datapath_buf2_10_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_0_mux000073_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_y1(0),
      I3 => make_secd_my_secd_system_my_datapath_arg(0),
      O => N21728
    );
  make_secd_my_secd_system_my_datapath_buf2_0_mux000073 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_0_mux0000_map9,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_alu_out(0),
      I3 => N21728,
      O => make_secd_my_secd_system_my_datapath_buf2_0_mux0000
    );
  make_secd_my_secd_system_my_datapath_data_bus_27_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(27),
      I3 => make_secd_my_secd_system_my_datapath_buf2(27),
      O => N21730
    );
  make_secd_my_secd_system_my_datapath_data_bus_27_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(27),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_27_mux0001_map11,
      I3 => N21730,
      O => make_secd_my_secd_system_my_datapath_data_bus_27_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_26_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(26),
      I3 => make_secd_my_secd_system_my_datapath_buf2(26),
      O => N21732
    );
  make_secd_my_secd_system_my_datapath_data_bus_26_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(26),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_26_mux0001_map11,
      I3 => N21732,
      O => make_secd_my_secd_system_my_datapath_data_bus_26_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_25_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(25),
      I3 => make_secd_my_secd_system_my_datapath_buf2(25),
      O => N21734
    );
  make_secd_my_secd_system_my_datapath_data_bus_25_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(25),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_25_mux0001_map11,
      I3 => N21734,
      O => make_secd_my_secd_system_my_datapath_data_bus_25_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_24_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(24),
      I3 => make_secd_my_secd_system_my_datapath_buf2(24),
      O => N21736
    );
  make_secd_my_secd_system_my_datapath_data_bus_24_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(24),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_24_mux0001_map11,
      I3 => N21736,
      O => make_secd_my_secd_system_my_datapath_data_bus_24_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_23_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(23),
      I3 => make_secd_my_secd_system_my_datapath_buf2(23),
      O => N21738
    );
  make_secd_my_secd_system_my_datapath_data_bus_23_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(23),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_23_mux0001_map11,
      I3 => N21738,
      O => make_secd_my_secd_system_my_datapath_data_bus_23_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_22_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(22),
      I3 => make_secd_my_secd_system_my_datapath_buf2(22),
      O => N21740
    );
  make_secd_my_secd_system_my_datapath_data_bus_22_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(22),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_22_mux0001_map11,
      I3 => N21740,
      O => make_secd_my_secd_system_my_datapath_data_bus_22_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_21_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(21),
      I3 => make_secd_my_secd_system_my_datapath_buf2(21),
      O => N21742
    );
  make_secd_my_secd_system_my_datapath_data_bus_21_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(21),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_21_mux0001_map11,
      I3 => N21742,
      O => make_secd_my_secd_system_my_datapath_data_bus_21_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_20_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(20),
      I3 => make_secd_my_secd_system_my_datapath_buf2(20),
      O => N21744
    );
  make_secd_my_secd_system_my_datapath_data_bus_20_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(20),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_20_mux0001_map11,
      I3 => N21744,
      O => make_secd_my_secd_system_my_datapath_data_bus_20_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_19_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(19),
      I3 => make_secd_my_secd_system_my_datapath_buf2(19),
      O => N21746
    );
  make_secd_my_secd_system_my_datapath_data_bus_19_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(19),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_19_mux0001_map11,
      I3 => N21746,
      O => make_secd_my_secd_system_my_datapath_data_bus_19_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_18_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(18),
      I3 => make_secd_my_secd_system_my_datapath_buf2(18),
      O => N21748
    );
  make_secd_my_secd_system_my_datapath_data_bus_18_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(18),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_18_mux0001_map11,
      I3 => N21748,
      O => make_secd_my_secd_system_my_datapath_data_bus_18_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_17_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(17),
      I3 => make_secd_my_secd_system_my_datapath_buf2(17),
      O => N21750
    );
  make_secd_my_secd_system_my_datapath_data_bus_17_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(17),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_17_mux0001_map11,
      I3 => N21750,
      O => make_secd_my_secd_system_my_datapath_data_bus_17_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_16_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(16),
      I3 => make_secd_my_secd_system_my_datapath_buf2(16),
      O => N21752
    );
  make_secd_my_secd_system_my_datapath_data_bus_16_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(16),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_16_mux0001_map11,
      I3 => N21752,
      O => make_secd_my_secd_system_my_datapath_data_bus_16_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_15_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(15),
      I3 => make_secd_my_secd_system_my_datapath_buf2(15),
      O => N21754
    );
  make_secd_my_secd_system_my_datapath_data_bus_15_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(15),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_15_mux0001_map11,
      I3 => N21754,
      O => make_secd_my_secd_system_my_datapath_data_bus_15_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_data_bus_14_mux000135_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(14),
      I3 => make_secd_my_secd_system_my_datapath_buf2(14),
      O => N21756
    );
  make_secd_my_secd_system_my_datapath_data_bus_14_mux000135 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(14),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_14_mux0001_map11,
      I3 => N21756,
      O => make_secd_my_secd_system_my_datapath_data_bus_14_mux0001_map12
    );
  make_secd_my_secd_system_my_datapath_buf2_31_mux000011_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(31),
      I1 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I2 => make_secd_my_secd_system_my_datapath_buf2(31),
      I3 => make_secd_my_secd_system_my_datapath_N731,
      O => N21760
    );
  make_secd_my_secd_system_my_datapath_buf2_31_mux000011 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N721,
      I1 => make_secd_my_secd_system_my_datapath_arg(31),
      I2 => N21760,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => make_secd_my_secd_system_my_datapath_buf2_31_mux0000
    );
  my_cpu_st_ctrl_2_22_SW0 : LUT3
    generic map(
      INIT => X"E6"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(0),
      O => N21766
    );
  my_cpu_st_ctrl_2_22 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(1),
      I2 => N21766,
      I3 => my_cpu_state(5),
      O => my_cpu_st_ctrl_2_map10
    );
  my_cpu_next_state_5_139_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_5_map28,
      I1 => my_cpu_next_state_5_map22,
      I2 => my_cpu_N562,
      I3 => my_cpu_N140,
      O => N21770
    );
  my_cpu_next_state_5_139 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_state_stack_0_5_145,
      I1 => my_cpu_N1311,
      I2 => my_cpu_next_state_5_map3,
      I3 => N21770,
      O => my_cpu_next_state(5)
    );
  my_cpu_next_state_5_2314_SW0 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0023,
      I1 => my_cpu_N1331,
      I2 => my_cpu_sp_ctrl_cmp_eq0022,
      I3 => my_cpu_ea(4),
      O => N21772
    );
  my_cpu_next_state_5_2314 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0026,
      I1 => my_cpu_next_state_5_23_map2,
      I2 => N21772,
      O => my_cpu_N137
    );
  my_cpu_next_state_2_1014_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_left_ctrl_cmp_eq0001,
      I1 => my_cpu_alu_ctrl_cmp_eq0015,
      I2 => my_cpu_alu_ctrl_cmp_eq0013,
      O => N21774
    );
  my_cpu_next_state_2_1014 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0027,
      I1 => my_cpu_ea(6),
      I2 => my_cpu_next_state_2_10_map2,
      I3 => N21774,
      O => my_cpu_N150
    );
  my_cpu_cc_ctrl_2_18 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_104_Q,
      I1 => my_cpu_alu_ctrl_cmp_eq0004,
      I2 => my_cpu_sp_ctrl_cmp_eq0032,
      I3 => N21776,
      O => my_cpu_cc_ctrl(2)
    );
  my_cpu_next_state_3_285_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N248,
      I1 => my_cpu_N2311,
      I2 => my_cpu_next_state_3_2_map24,
      I3 => my_cpu_next_state_3_2_map17,
      O => N21778
    );
  my_cpu_next_state_3_285 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_N149,
      I2 => my_cpu_sp_ctrl_cmp_eq0056,
      I3 => N21778,
      O => my_cpu_next_state_3_2_map26
    );
  my_cpu_st_ctrl_0_297 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_ea_ctrl_cmp_eq0016,
      I2 => N21780,
      O => my_cpu_st_ctrl_0_map74
    );
  my_cpu_st_ctrl_0_310 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ea(4),
      I1 => my_cpu_st_ctrl_or0012_167,
      I2 => my_cpu_st_ctrl_0_map48,
      I3 => my_cpu_st_ctrl_0_map74,
      O => my_cpu_st_ctrl_0_map75
    );
  my_cpu_st_ctrl_0_480 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_ea_ctrl_cmp_eq0004,
      I1 => my_cpu_st_ctrl_0_map96,
      I2 => my_cpu_st_ctrl_0_map100,
      I3 => my_cpu_st_ctrl_0_map112,
      O => my_cpu_st_ctrl_0_map114
    );
  my_cpu_state_stack_0_mux0001_5_55_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(2),
      I1 => my_cpu_state_stack_1_5_134,
      I2 => my_cpu_st_ctrl(0),
      I3 => my_cpu_state_stack_0_5_145,
      O => N21784
    );
  my_cpu_state_stack_0_mux0001_5_55 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N21784,
      I1 => my_cpu_st_ctrl(1),
      I2 => my_cpu_state_stack_0_mux0001_5_map9,
      I3 => my_cpu_state_stack_0_mux0001_2_map23,
      O => my_cpu_state_stack_0_mux0001(5)
    );
  my_cpu_next_state_0_44_SW0 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0069,
      I1 => my_cpu_ea(3),
      I2 => my_cpu_sp_ctrl_cmp_eq0067,
      I3 => my_cpu_ea(2),
      O => N21786
    );
  my_cpu_next_state_0_44 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N110,
      I1 => my_cpu_sp_ctrl_cmp_eq0065,
      I2 => N21786,
      I3 => my_cpu_sp_ctrl_cmp_eq0063,
      O => my_cpu_next_state_0_map14
    );
  my_cpu_next_state_0_355_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N811,
      I1 => my_cpu_N158,
      I2 => my_cpu_next_state_0_map75,
      I3 => my_cpu_next_state_0_map68,
      O => N21788
    );
  my_cpu_next_state_0_355 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_next_state_mux0051(0),
      I1 => my_cpu_N330,
      I2 => my_cpu_next_state_0_map91,
      I3 => N21788,
      O => my_cpu_next_state_0_map92
    );
  my_cpu_next_state_0_379_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_0_map64,
      I1 => my_cpu_next_state_0_map61,
      I2 => my_cpu_next_state_0_map35,
      I3 => my_cpu_N591,
      O => N21790
    );
  my_cpu_next_state_0_379 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_state_stack_0_0_140,
      I1 => my_cpu_N138,
      I2 => my_cpu_next_state_0_map92,
      I3 => N21790,
      O => my_cpu_next_state(0)
    );
  my_cpu_dout_ctrl_13_13_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0001,
      I1 => my_cpu_dout_ctrl_cmp_eq0000,
      I2 => my_cpu_dout_ctrl_13_map5,
      I3 => my_cpu_addr_ctrl_8_Q,
      O => N21794
    );
  my_cpu_dout_ctrl_13_13 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0046,
      I1 => my_cpu_sp_ctrl_cmp_eq0042,
      I2 => my_cpu_sp_ctrl_cmp_eq0030,
      I3 => N21794,
      O => my_cpu_dout_ctrl(13)
    );
  my_cpu_dout_ctrl_12_20 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0056,
      I1 => my_cpu_sp_ctrl_cmp_eq0044,
      I2 => my_cpu_sp_ctrl_cmp_eq0043,
      I3 => N21796,
      O => my_cpu_dout_ctrl_12_map10
    );
  my_cpu_dout_ctrl_0_14 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0030,
      I1 => my_cpu_dout_ctrl_cmp_eq0028,
      I2 => my_cpu_dout_ctrl_cmp_eq0027,
      I3 => N21798,
      O => my_cpu_dout_ctrl(0)
    );
  my_cpu_dout_ctrl_1_33 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N21800,
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_N3181,
      I3 => my_cpu_sp_ctrl_cmp_eq0021,
      O => my_cpu_dout_ctrl(1)
    );
  my_cpu_dout_ctrl_8_14 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0041,
      I1 => my_cpu_sp_ctrl_cmp_eq0029,
      I2 => my_cpu_dout_ctrl_8_map2,
      I3 => N21802,
      O => my_cpu_dout_ctrl(8)
    );
  my_cpu_dout_ctrl_9_14 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0048,
      I1 => my_cpu_sp_ctrl_cmp_eq0040,
      I2 => my_cpu_dout_ctrl_9_map2,
      I3 => N21804,
      O => my_cpu_dout_ctrl(9)
    );
  my_cpu_alu_ctrl_26_34_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f518,
      I2 => my_cpu_N159,
      I3 => my_cpu_op_code_3_0_rom0000_206_Q,
      O => N21806
    );
  my_cpu_alu_ctrl_26_34 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_243_Q,
      I1 => my_cpu_N192,
      I2 => my_cpu_alu_ctrl_26_map5,
      I3 => N21806,
      O => my_cpu_alu_ctrl_26_Q
    );
  my_cpu_acca_ctrl_1_60 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_acca_ctrl_1_map7,
      I1 => my_cpu_Mmux_acca_ctrl_mux0004_5_f5_112,
      I2 => my_cpu_N226,
      I3 => N21808,
      O => my_cpu_acca_ctrl(1)
    );
  my_cpu_next_state_2_309_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_ea(0),
      I1 => my_cpu_sp_ctrl_cmp_eq0075,
      I2 => my_cpu_next_state_2_map58,
      I3 => my_cpu_next_state_2_map68,
      O => N21810
    );
  my_cpu_next_state_2_309 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_state_stack_0_2_142,
      I1 => my_cpu_N1311,
      I2 => my_cpu_next_state_2_map62,
      I3 => N21810,
      O => my_cpu_next_state_2_map73
    );
  my_cpu_next_state_1_191_SW0 : LUT4
    generic map(
      INIT => X"0501"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0073,
      I1 => my_cpu_N821,
      I2 => my_cpu_sp_ctrl_cmp_eq0071,
      I3 => my_cpu_ea(3),
      O => N21812
    );
  my_cpu_next_state_1_191 : LUT4
    generic map(
      INIT => X"F3F1"
    )
    port map (
      I0 => my_cpu_ea(0),
      I1 => N21812,
      I2 => my_cpu_N591,
      I3 => my_cpu_ea(1),
      O => my_cpu_next_state_1_map7
    );
  my_cpu_next_state_1_239_SW0 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0022,
      I1 => my_cpu_ea(4),
      I2 => my_cpu_dout_ctrl_cmp_eq0016,
      I3 => my_cpu_dout_ctrl_cmp_eq0020,
      O => N21814
    );
  my_cpu_next_state_1_239 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => N21814,
      I1 => my_cpu_ea(6),
      I2 => my_cpu_next_state_1_map54,
      I3 => my_cpu_ea(5),
      O => my_cpu_next_state_1_map62
    );
  my_cpu_accb_ctrl_1_138_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ea(1),
      I1 => my_cpu_alu_ctrl_cmp_eq0013,
      I2 => my_cpu_accb_ctrl_1_1_map2,
      I3 => my_cpu_accb_ctrl_1_1_map11,
      O => N21816
    );
  my_cpu_accb_ctrl_1_138 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ea(3),
      I1 => my_cpu_alu_ctrl_cmp_eq0015,
      I2 => my_cpu_accb_ctrl_1_1_map5,
      I3 => N21816,
      O => my_cpu_N179
    );
  my_cpu_cc_ctrl_1_32 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_103_Q,
      I1 => my_cpu_alu_ctrl_cmp_eq0004,
      I2 => my_cpu_N1651,
      I3 => N21818,
      O => my_cpu_cc_ctrl_1_map13
    );
  my_cpu_up_ctrl_2_19 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N136,
      I1 => my_cpu_sp_ctrl_cmp_eq0068,
      I2 => my_cpu_dout_ctrl_cmp_eq0013,
      I3 => my_cpu_up_ctrl_2_map3,
      O => my_cpu_up_ctrl_2_map7
    );
  my_cpu_up_ctrl_2_169_SW0 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N392,
      I1 => my_cpu_md(6),
      I2 => my_cpu_md(5),
      I3 => my_cpu_N2142,
      O => N21820
    );
  my_cpu_up_ctrl_2_169 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_up_ctrl_2_map7,
      I1 => my_cpu_up_ctrl_2_map35,
      I2 => my_cpu_up_ctrl_2_map10,
      I3 => N21820,
      O => my_cpu_up_ctrl(2)
    );
  my_cpu_pc_ctrl_2_20_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0003,
      I1 => my_cpu_alu_ctrl_cmp_eq0004,
      I2 => my_cpu_alu_ctrl_cmp_eq0024,
      I3 => my_cpu_pc_ctrl_2_map8,
      O => N21822
    );
  my_cpu_pc_ctrl_2_20 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N21822,
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_op_code_3_0_rom0000_52_Q,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => my_cpu_pc_ctrl_2_map9
    );
  my_cpu_next_state_3_147_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_next_state_mux0051(3),
      I1 => my_cpu_N330,
      I2 => my_cpu_next_state_3_map11,
      I3 => my_cpu_next_state_3_map37,
      O => N21826
    );
  my_cpu_next_state_3_224_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N811,
      I1 => my_cpu_N1421,
      I2 => my_cpu_N148,
      I3 => my_cpu_next_state_3_map44,
      O => N21828
    );
  my_cpu_next_state_3_224 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_state_stack_0_3_143,
      I1 => my_cpu_N1311,
      I2 => my_cpu_next_state_3_map49,
      I3 => N21828,
      O => my_cpu_next_state_3_map55
    );
  my_cpu_next_state_3_342_SW0 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_cpu_N1031,
      I1 => my_cpu_next_state_3_map70,
      I2 => my_cpu_ea(5),
      I3 => my_cpu_next_state_3_map61,
      O => N21830
    );
  my_cpu_next_state_3_342 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_3_map55,
      I1 => my_cpu_next_state_3_map40,
      I2 => my_cpu_N571,
      I3 => N21830,
      O => my_cpu_next_state(3)
    );
  my_cpu_ix_ctrl_1_42_SW0 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0004,
      I1 => my_cpu_sp_ctrl_cmp_eq0001,
      I2 => my_cpu_N2421,
      I3 => my_cpu_sp_ctrl_cmp_eq0003,
      O => N21832
    );
  my_cpu_ix_ctrl_1_42 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N21832,
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_cond_true_cmp_eq0006,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => my_cpu_ix_ctrl_1_map15
    );
  my_cpu_ix_ctrl_1_78_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N392,
      I1 => my_cpu_md(5),
      I2 => my_cpu_N175,
      I3 => my_cpu_sp_ctrl_cmp_eq0059,
      O => N21834
    );
  my_cpu_ix_ctrl_1_78 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ix_ctrl_1_map15,
      I1 => my_cpu_md(6),
      I2 => N21834,
      I3 => my_cpu_ix_ctrl_1_map7,
      O => my_cpu_ix_ctrl(1)
    );
  my_cpu_sp_ctrl_2_55_SW0 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => my_cpu_N247,
      I1 => my_cpu_sp_ctrl_cmp_eq0068,
      I2 => my_cpu_N248,
      I3 => my_cpu_N1331,
      O => N21836
    );
  my_cpu_sp_ctrl_2_55 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N21836,
      I1 => my_cpu_N260,
      I2 => my_cpu_sp_ctrl_2_map11,
      I3 => my_cpu_N234,
      O => my_cpu_sp_ctrl_2_map20
    );
  my_cpu_sp_ctrl_2_89_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_sp_ctrl_mux0006_2_1,
      I2 => my_cpu_N260,
      I3 => my_cpu_sp_ctrl_2_map23,
      O => N21838
    );
  my_cpu_sp_ctrl_2_89 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N21838,
      I1 => my_cpu_sp_ctrl_cmp_eq0004,
      I2 => my_cpu_sp_ctrl_cmp_eq0003,
      I3 => my_cpu_N159,
      O => my_cpu_sp_ctrl_2_map30
    );
  my_cpu_next_state_4_178_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_next_state_4_map38,
      I1 => my_cpu_dout_ctrl_cmp_eq0032,
      I2 => my_cpu_alu_ctrl_cmp_eq0017,
      I3 => my_cpu_dout_ctrl_cmp_eq0001,
      O => N21840
    );
  my_cpu_next_state_4_178 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_60_Q,
      I1 => my_cpu_alu_ctrl_cmp_eq0004,
      I2 => my_cpu_next_state_4_map33,
      I3 => N21840,
      O => my_cpu_next_state_4_map40
    );
  my_cpu_alu_ctrl_22_20_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N164,
      I1 => my_cpu_N2311,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_128_Q,
      O => N21842
    );
  my_cpu_alu_ctrl_22_20 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_202_Q,
      I1 => my_cpu_N159,
      I2 => my_cpu_alu_ctrl_22_map8,
      I3 => N21842,
      O => my_cpu_alu_ctrl_22_Q
    );
  my_cpu_alu_ctrl_31_20 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_alu_ctrl_31_map6,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_137_Q,
      O => my_cpu_alu_ctrl_31_map8
    );
  my_cpu_cc_out_2_or000017 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_19_Q,
      I1 => my_cpu_alu_ctrl_7_Q,
      I2 => my_cpu_alu_ctrl_0_Q,
      I3 => my_cpu_cc_out_2_or0000_map8,
      O => my_cpu_cc_out_2_or0000_map9
    );
  my_cpu_alu_ctrl_33_38_SW0 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_alu_ctrl_33_map2,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f526,
      I2 => my_cpu_N226,
      I3 => my_cpu_alu_ctrl_33_map12,
      O => N21844
    );
  my_cpu_alu_ctrl_33_38 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N472,
      I1 => my_cpu_N330,
      I2 => my_cpu_N207,
      I3 => N21844,
      O => my_cpu_alu_ctrl_33_Q
    );
  my_cpu_alu_ctrl_21_20_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N164,
      I1 => my_cpu_N2321,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_127_Q,
      O => N21846
    );
  my_cpu_alu_ctrl_21_20 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_201_Q,
      I1 => my_cpu_N159,
      I2 => my_cpu_alu_ctrl_21_map8,
      I3 => N21846,
      O => my_cpu_alu_ctrl_21_Q
    );
  my_cpu_alu_ctrl_24_24_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f516,
      I2 => my_cpu_N159,
      I3 => my_cpu_op_code_3_0_rom0000_204_Q,
      O => N21848
    );
  my_cpu_alu_ctrl_24_24 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_241_Q,
      I1 => my_cpu_N192,
      I2 => my_cpu_alu_ctrl_24_map3,
      I3 => N21848,
      O => my_cpu_alu_ctrl_24_Q
    );
  my_cpu_addr_ctrl_7_95_SW0 : LUT4
    generic map(
      INIT => X"FF9F"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(2),
      O => N21852
    );
  my_cpu_address_3_20_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_sp(3),
      I1 => my_cpu_N621,
      I2 => my_cpu_N415,
      I3 => my_cpu_ea(3),
      O => N21854
    );
  my_cpu_address_3_20 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up(3),
      I1 => my_cpu_N831,
      I2 => my_cpu_address_3_map3,
      I3 => N21854,
      O => cpu_addr(3)
    );
  my_cpu_address_2_21_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N1212,
      I1 => my_cpu_iv(1),
      I2 => my_cpu_address_2_map7,
      I3 => my_cpu_address_2_map6,
      O => N21856
    );
  my_cpu_address_2_21 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc(2),
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_addr_ctrl_0_Q,
      I3 => N21856,
      O => cpu_addr(2)
    );
  my_cpu_addr_ctrl_0_108 : LUT3
    generic map(
      INIT => X"23"
    )
    port map (
      I0 => my_cpu_Mrom_md_3_0_rom0000,
      I1 => my_cpu_state(1),
      I2 => my_cpu_md(7),
      O => my_cpu_addr_ctrl_0_map36
    );
  my_cpu_address_1_211_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N1212,
      I1 => my_cpu_iv(0),
      I2 => my_cpu_address_1_map7,
      I3 => my_cpu_address_1_map6,
      O => N21858
    );
  my_cpu_address_1_211 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc(1),
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_addr_ctrl_0_Q,
      I3 => N21858,
      O => cpu_addr(1)
    );
  my_cpu_alu_ctrl_34_16_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f527,
      I2 => my_cpu_N159,
      I3 => my_cpu_op_code_3_0_rom0000_214_Q,
      O => N21860
    );
  my_cpu_alu_ctrl_34_16 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_251_Q,
      I1 => my_cpu_N192,
      I2 => my_cpu_alu_ctrl_34_map1,
      I3 => N21860,
      O => my_cpu_alu_ctrl_34_Q
    );
  my_cpu_alu_ctrl_30_17_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f523,
      I2 => my_cpu_N159,
      I3 => my_cpu_op_code_3_0_rom0000_210_Q,
      O => N21862
    );
  my_cpu_alu_ctrl_30_17 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_247_Q,
      I1 => my_cpu_N192,
      I2 => my_cpu_alu_ctrl_30_map1,
      I3 => N21862,
      O => my_cpu_alu_ctrl_30_Q
    );
  my_cpu_alu_ctrl_32_10_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N209,
      I1 => my_cpu_N163,
      I2 => my_cpu_alu_ctrl_cmp_eq0025,
      I3 => my_cpu_alu_ctrl_cmp_eq0024,
      O => N21864
    );
  my_cpu_alu_ctrl_32_10 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_138_Q,
      I1 => my_cpu_alu_ctrl_cmp_eq0004,
      I2 => my_cpu_alu_ctrl_cmp_eq0026,
      I3 => N21864,
      O => my_cpu_alu_ctrl_32_map5
    );
  my_cpu_alu_ctrl_32_33_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N226,
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f525,
      I2 => my_cpu_N159,
      I3 => my_cpu_op_code_3_0_rom0000_212_Q,
      O => N21866
    );
  my_cpu_alu_ctrl_32_33 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_249_Q,
      I1 => my_cpu_N192,
      I2 => my_cpu_alu_ctrl_32_map5,
      I3 => N21866,
      O => my_cpu_alu_ctrl_32_Q
    );
  my_cpu_cc_mux0001_2_25 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_cc(5),
      I1 => my_cpu_cc_mux0001_2_map8,
      I2 => my_cpu_left(5),
      I3 => my_cpu_N1241,
      O => my_cpu_cc_mux0001_2_map10
    );
  my_cpu_cc_mux0001_6_277_SW0 : LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      I0 => my_cpu_alu_ctrl_12_Q,
      I1 => my_cpu_left(1),
      I2 => my_cpu_cc_mux0001_6_map67,
      I3 => my_cpu_alu_ctrl_10_Q,
      O => N21868
    );
  my_cpu_cc_mux0001_6_277 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_alu_ctrl_17_Q,
      I1 => my_cpu_left(5),
      I2 => N21868,
      I3 => my_cpu_alu_ctrl_19_Q,
      O => my_cpu_cc_mux0001_6_map69
    );
  my_cpu_cc_mux0001_6_353_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left(7),
      I1 => my_cpu_cc_mux0001_6_map78,
      I2 => my_cpu_cc_mux0001_6_map46,
      I3 => my_cpu_cc_mux0001_6_map33,
      O => N21870
    );
  my_cpu_cc_mux0001_6_353 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_cc_mux0001_6_map51,
      I1 => my_cpu_left(15),
      I2 => my_cpu_out_alu(15),
      I3 => N21870,
      O => my_cpu_cc_mux0001_6_map80
    );
  my_cpu_left_ctrl_5_16_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_left_ctrl_5_map1,
      I2 => my_cpu_Mrom_md_3_0_rom000020,
      I3 => my_cpu_alu_ctrl_cmp_eq0030,
      O => N21872
    );
  my_cpu_left_ctrl_5_16 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_ea(5),
      I1 => my_cpu_left_ctrl_or0004,
      I2 => my_cpu_ea(6),
      I3 => N21872,
      O => my_cpu_left_ctrl_5_map7
    );
  my_cpu_left_ctrl_4_11 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_md(0),
      I2 => my_cpu_N207,
      I3 => my_cpu_alu_ctrl_cmp_eq0030,
      O => my_cpu_left_ctrl_4_map4
    );
  my_cpu_left_ctrl_6_111_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_op_code_3_0_rom0000_86_Q,
      I2 => my_cpu_N2611,
      I3 => my_cpu_op_code(7),
      O => N21874
    );
  my_cpu_left_ctrl_6_111 : LUT4
    generic map(
      INIT => X"55D5"
    )
    port map (
      I0 => N21874,
      I1 => my_cpu_md(6),
      I2 => my_cpu_N344,
      I3 => my_cpu_md(5),
      O => my_cpu_left_ctrl_6_map5
    );
  my_cpu_alu_ctrl_2_239 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0043,
      I1 => my_cpu_sp_ctrl_cmp_eq0021,
      I2 => my_cpu_alu_ctrl_2_2_map13,
      I3 => N21876,
      O => my_cpu_N180
    );
  my_cpu_right_ctrl_2_10_SW0 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0027,
      I1 => my_cpu_N1831,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_dout_ctrl_cmp_eq0013,
      O => N21878
    );
  my_cpu_right_ctrl_2_10 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N2511,
      I1 => my_cpu_N235,
      I2 => my_cpu_dout_ctrl_cmp_eq0029,
      I3 => N21878,
      O => my_cpu_right_ctrl_2_map5
    );
  my_cpu_right_ctrl_2_70 : LUT4
    generic map(
      INIT => X"55D5"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_st_ctrl_or0005,
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(6),
      O => my_cpu_right_ctrl_2_map22
    );
  my_cpu_right_ctrl_2_183_SW0 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_right_ctrl_2_map45,
      I1 => my_cpu_right_ctrl_2_map28,
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_right_ctrl_2_map22,
      O => N21880
    );
  my_cpu_right_ctrl_2_183 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N522,
      I1 => my_cpu_dout_ctrl_cmp_eq0009,
      I2 => my_cpu_right_ctrl_2_map15,
      I3 => N21880,
      O => my_cpu_right_ctrl_2_map47
    );
  my_cpu_left_ctrl_7_35 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0003,
      I1 => my_cpu_sp_ctrl_or0000,
      I2 => my_cpu_left_ctrl_7_map6,
      I3 => my_cpu_left_ctrl_7_map11,
      O => my_cpu_left_ctrl_7_map12
    );
  my_cpu_out_alu_5_25_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(5),
      I2 => my_cpu_daa_reg_or0002,
      I3 => my_cpu_left(4),
      O => N21884
    );
  my_cpu_out_alu_5_25 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N332,
      I1 => my_cpu_left(6),
      I2 => my_cpu_out_alu_5_map9,
      I3 => N21884,
      O => my_cpu_out_alu_5_map10
    );
  my_cpu_out_alu_6_25_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_Q,
      I1 => my_cpu_left(6),
      I2 => my_cpu_daa_reg_or0002,
      I3 => my_cpu_left(5),
      O => N21886
    );
  my_cpu_out_alu_6_25 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N332,
      I1 => my_cpu_left(7),
      I2 => my_cpu_out_alu_6_map9,
      I3 => N21886,
      O => my_cpu_out_alu_6_map10
    );
  my_cpu_cc_mux0001_7_56 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left(15),
      I1 => my_cpu_alu_ctrl_15_Q,
      I2 => my_cpu_cc_mux0001_7_map8,
      I3 => N21888,
      O => my_cpu_cc_mux0001_7_map17
    );
  my_cpu_cc_mux0001_7_86 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_cc_out_0_or0002,
      I1 => my_cpu_out_alu(7),
      I2 => my_cpu_left(7),
      I3 => my_cpu_cc_mux0001_7_map19,
      O => my_cpu_cc_mux0001_7_map23
    );
  my_cpu_out_alu_15_59_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_right(15),
      I1 => my_cpu_daa_reg_or0004,
      I2 => my_cpu_left(14),
      I3 => my_cpu_daa_reg_or0002,
      O => N21890
    );
  my_cpu_out_alu_15_59 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_15_map13,
      I1 => my_cpu_left(15),
      I2 => my_cpu_out_alu_15_map16,
      I3 => N21890,
      O => my_cpu_out_alu_15_map20
    );
  my_vdu_row1_addr_mux0001_2_1 : LUT4
    generic map(
      INIT => X"989C"
    )
    port map (
      I0 => my_vdu_Msub_row1_addr_addsub0000_cy(1),
      I1 => my_vdu_row_addr(2),
      I2 => my_vdu_row_addr(5),
      I3 => N1631,
      O => my_vdu_row1_addr_mux0001(2)
    );
  my_vdu_Msub_row1_addr_addsub0000_cy_2_11 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_vdu_row_addr(2),
      I1 => my_vdu_row_addr(1),
      I2 => my_vdu_row_addr(0),
      O => my_vdu_Msub_row1_addr_addsub0000_cy(2)
    );
  my_vdu_vga0_rw_mux00011 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_vdu_h_count(2),
      I1 => my_vdu_h_count(1),
      I2 => my_vdu_h_count(0),
      O => my_vdu_vga0_rw_mux0001
    );
  my_vdu_vga0_cs_mux00011 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_vdu_h_count(2),
      I1 => my_vdu_h_count(1),
      I2 => my_vdu_h_count(0),
      I3 => my_vdu_req_write_310,
      O => my_vdu_vga0_cs_mux0001
    );
  my_cpu_st_ctrl_0_458_SW0 : LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_alu_ctrl_3_map23,
      I2 => my_cpu_op_code(7),
      I3 => my_cpu_op_code_5_11_120,
      O => N21894
    );
  my_cpu_st_ctrl_0_458 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0003,
      I1 => my_cpu_return_state_cmp_eq0011,
      I2 => my_cpu_return_state_cmp_eq0009,
      I3 => N21894,
      O => my_cpu_st_ctrl_0_map112
    );
  cpu_data_in_0_mux00033_SW1 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => cpu_addr(5),
      I1 => my_cpu_address_6_map2,
      I2 => cpu_addr(4),
      I3 => my_cpu_address_6_map6,
      O => N21896
    );
  cpu_data_in_0_mux00033 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_address_7_map6,
      I2 => my_cpu_address_7_map2,
      I3 => N21896,
      O => N16
    );
  my_cpu_alu_ctrl_2_36_SW0 : LUT4
    generic map(
      INIT => X"BFD7"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(3),
      O => N21898
    );
  my_cpu_next_state_or00051 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code(7),
      O => my_cpu_next_state_cmp_eq0003
    );
  my_secd_ram_ram_io_0_mux000021 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => my_secd_ram_state(5),
      I1 => make_secd_my_secd_system_my_clock_gen_stopped_30,
      I2 => my_secd_ram_state(6),
      O => N13
    );
  cpu_data_in_0_mux00031_SW0 : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => cpu_addr(6),
      I1 => cpu_addr(4),
      I2 => N48,
      O => N13351
    );
  my_cpu_out_alu_mux0001_6_SW2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_12_Q,
      I1 => my_cpu_left(6),
      I2 => my_cpu_daa_reg_mux0007(5),
      I3 => my_cpu_out_alu_or0003_156,
      O => N21905
    );
  my_cpu_out_alu_mux0001_5_SW2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_12_Q,
      I1 => my_cpu_left(5),
      I2 => my_cpu_daa_reg_mux0007(5),
      I3 => my_cpu_out_alu_or0003_156,
      O => N21908
    );
  make_secd_my_secd_system_my_datapath_data_bus_28_mux00001_SW0 : LUT4
    generic map(
      INIT => X"F979"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(2),
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_read_sel(0),
      O => N202
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(23),
      I3 => make_secd_my_secd_system_my_datapath_x2(9),
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(9),
      I3 => make_secd_my_secd_system_my_datapath_buf2(9),
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(22),
      I3 => make_secd_my_secd_system_my_datapath_x2(8),
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(8),
      I3 => make_secd_my_secd_system_my_datapath_buf2(8),
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(21),
      I3 => make_secd_my_secd_system_my_datapath_x2(7),
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(7),
      I3 => make_secd_my_secd_system_my_datapath_buf2(7),
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(20),
      I3 => make_secd_my_secd_system_my_datapath_x2(6),
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(6),
      I3 => make_secd_my_secd_system_my_datapath_buf2(6),
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(19),
      I3 => make_secd_my_secd_system_my_datapath_x2(5),
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(5),
      I3 => make_secd_my_secd_system_my_datapath_buf2(5),
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(18),
      I3 => make_secd_my_secd_system_my_datapath_x2(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(4),
      I3 => make_secd_my_secd_system_my_datapath_buf2(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(17),
      I3 => make_secd_my_secd_system_my_datapath_x2(3),
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(3),
      I3 => make_secd_my_secd_system_my_datapath_buf2(3),
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(16),
      I3 => make_secd_my_secd_system_my_datapath_x2(2),
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(2),
      I3 => make_secd_my_secd_system_my_datapath_buf2(2),
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(27),
      I3 => make_secd_my_secd_system_my_datapath_x2(13),
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(13),
      I3 => make_secd_my_secd_system_my_datapath_buf2(13),
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(26),
      I3 => make_secd_my_secd_system_my_datapath_x2(12),
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(12),
      I3 => make_secd_my_secd_system_my_datapath_buf2(12),
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(25),
      I3 => make_secd_my_secd_system_my_datapath_x2(11),
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(11),
      I3 => make_secd_my_secd_system_my_datapath_buf2(11),
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map38
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux000118 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_x1(24),
      I3 => make_secd_my_secd_system_my_datapath_x2(10),
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map8
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux0001139 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_buf1(10),
      I3 => make_secd_my_secd_system_my_datapath_buf2(10),
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map38
    );
  my_cpu_iv_ctrl_0_SW1 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => my_cpu_N183,
      I1 => my_cpu_N1821,
      I2 => my_cpu_N149,
      I3 => my_cpu_N266,
      O => N21911
    );
  my_cpu_iv_ctrl_0_Q : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(4),
      I3 => N21911,
      O => my_cpu_iv_ctrl_0_Q_139
    );
  my_cpu_next_state_7_77 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0026,
      I1 => my_cpu_N811,
      I2 => my_cpu_dout_ctrl_cmp_eq0024,
      I3 => my_cpu_ea(1),
      O => my_cpu_next_state_7_map25
    );
  my_cpu_st_ctrl_2_14_SW1 : LUT3
    generic map(
      INIT => X"F9"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(2),
      O => N21915
    );
  my_cpu_st_ctrl_2_14 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(3),
      I2 => N21915,
      I3 => my_cpu_state(4),
      O => my_cpu_N1881
    );
  my_cpu_next_state_6_11 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => my_cpu_N234,
      I1 => my_cpu_N248,
      I2 => my_cpu_N260,
      I3 => my_cpu_N247,
      O => my_cpu_N713
    );
  my_cpu_right_ctrl_2_3 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N164,
      I1 => N21925,
      I2 => my_cpu_sp_ctrl_cmp_eq0061,
      I3 => my_cpu_N713,
      O => my_cpu_N107
    );
  my_cpu_left_ctrl_8_74 : LUT4
    generic map(
      INIT => X"2420"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(0),
      O => my_cpu_left_ctrl_8_map21
    );
  my_cpu_right_or0000467 : LUT4
    generic map(
      INIT => X"2062"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(0),
      O => my_cpu_right_or0000_map107
    );
  my_cpu_Mmux_next_state_mux0051_42_SW0 : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md(4),
      I2 => my_cpu_md(0),
      O => N21927
    );
  my_cpu_Mmux_next_state_mux0051_42 : LUT4
    generic map(
      INIT => X"10B0"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => N21927,
      I2 => my_cpu_state_stack_0_2_142,
      I3 => my_cpu_md(4),
      O => my_cpu_N510
    );
  my_cpu_Mmux_next_state_mux0051_43 : LUT4
    generic map(
      INIT => X"10B0"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => N21927,
      I2 => my_cpu_state_stack_0_3_143,
      I3 => my_cpu_md(4),
      O => my_cpu_N76
    );
  my_cpu_Mmux_next_state_mux0051_44 : LUT4
    generic map(
      INIT => X"0213"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_state_stack_0_4_144,
      I2 => my_cpu_md(4),
      I3 => N21927,
      O => my_cpu_N92
    );
  my_cpu_Mmux_next_state_mux0051_45 : LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      I0 => my_cpu_state_stack_0_5_145,
      I1 => my_cpu_md(2),
      I2 => my_cpu_md(4),
      I3 => N21927,
      O => my_cpu_N1112
    );
  my_cpu_Mmux_next_state_mux0051_46 : LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      I0 => my_cpu_state_stack_0_6_146,
      I1 => my_cpu_md(2),
      I2 => my_cpu_md(4),
      I3 => N21927,
      O => my_cpu_N132
    );
  my_cpu_Mmux_next_state_mux0051_47 : LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      I0 => my_cpu_state_stack_0_7_147,
      I1 => my_cpu_md(2),
      I2 => my_cpu_md(4),
      I3 => N21927,
      O => my_cpu_N152
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_184_SW0 : LUT4
    generic map(
      INIT => X"E444"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map19,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I3 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      O => N21939
    );
  my_keyboard_my_ps2_keyboard_interface_right_shift_key_mux00001_SW0 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => N11,
      I1 => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done,
      I2 => my_keyboard_my_ps2_keyboard_interface_q(4),
      I3 => my_keyboard_my_ps2_keyboard_interface_q(1),
      O => N21941
    );
  my_keyboard_my_ps2_keyboard_interface_right_shift_key_mux00001 : LUT4
    generic map(
      INIT => X"BF10"
    )
    port map (
      I0 => N21941,
      I1 => my_keyboard_my_ps2_keyboard_interface_hold_released_84,
      I2 => N51,
      I3 => my_keyboard_my_ps2_keyboard_interface_right_shift_key_81,
      O => my_keyboard_my_ps2_keyboard_interface_right_shift_key_mux0000
    );
  my_keyboard_my_ps2_keyboard_interface_left_shift_key_mux0000 : LUT4
    generic map(
      INIT => X"BF10"
    )
    port map (
      I0 => N1638,
      I1 => my_keyboard_my_ps2_keyboard_interface_hold_released_84,
      I2 => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done,
      I3 => my_keyboard_my_ps2_keyboard_interface_left_shift_key_99,
      O => my_keyboard_my_ps2_keyboard_interface_left_shift_key_mux0000_102
    );
  my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_mux0000 : LUT4
    generic map(
      INIT => X"BF10"
    )
    port map (
      I0 => N1640,
      I1 => my_keyboard_my_ps2_keyboard_interface_hold_released_84,
      I2 => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done,
      I3 => my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_100,
      O => my_keyboard_my_ps2_keyboard_interface_ctrl_key_on_mux0000_82
    );
  make_secd_my_secd_system_my_datapath_data_bus_27_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_27_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(27),
      O => make_secd_my_secd_system_my_datapath_data_bus_27_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_26_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_26_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(26),
      O => make_secd_my_secd_system_my_datapath_data_bus_26_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_25_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_25_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(25),
      O => make_secd_my_secd_system_my_datapath_data_bus_25_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_24_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_24_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(24),
      O => make_secd_my_secd_system_my_datapath_data_bus_24_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_23_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_23_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(23),
      O => make_secd_my_secd_system_my_datapath_data_bus_23_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_22_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_22_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(22),
      O => make_secd_my_secd_system_my_datapath_data_bus_22_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_21_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_21_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(21),
      O => make_secd_my_secd_system_my_datapath_data_bus_21_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_20_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_20_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(20),
      O => make_secd_my_secd_system_my_datapath_data_bus_20_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_19_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_19_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(19),
      O => make_secd_my_secd_system_my_datapath_data_bus_19_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_18_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_18_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(18),
      O => make_secd_my_secd_system_my_datapath_data_bus_18_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_17_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_17_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(17),
      O => make_secd_my_secd_system_my_datapath_data_bus_17_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_16_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_16_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(16),
      O => make_secd_my_secd_system_my_datapath_data_bus_16_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_15_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_15_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(15),
      O => make_secd_my_secd_system_my_datapath_data_bus_15_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_14_mux000165 : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_mux0001_map12,
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_my_datapath_alu_out(14),
      O => make_secd_my_secd_system_my_datapath_data_bus_14_mux0001
    );
  my_cpu_md_ctrl_3_51 : LUT4
    generic map(
      INIT => X"0604"
    )
    port map (
      I0 => my_cpu_N661,
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(2),
      O => my_cpu_md_ctrl_3_map17
    );
  my_cpu_next_state_7_43 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => my_cpu_ea(6),
      I1 => my_cpu_dout_ctrl_cmp_eq0016,
      I2 => my_cpu_ea(5),
      I3 => my_cpu_dout_ctrl_cmp_eq0012,
      O => my_cpu_next_state_7_map13
    );
  my_cpu_md_0_or0000_SW1 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => my_cpu_md_ctrl_4_map26,
      I2 => my_cpu_N3231,
      I3 => my_cpu_N193,
      O => N21943
    );
  my_cpu_md_0_or0000 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_md_ctrl(5),
      I1 => my_cpu_md_ctrl(3),
      I2 => my_cpu_md_ctrl(2),
      I3 => N21943,
      O => my_cpu_md_0_or0000_172
    );
  my_cpu_next_state_5_242 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_N260,
      I1 => my_cpu_N164,
      I2 => my_cpu_ea(7),
      I3 => my_cpu_N233,
      O => my_cpu_next_state_5_2_map13
    );
  my_cpu_st_ctrl_0_354_SW0 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0003,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_return_state_cmp_eq0011,
      I3 => my_cpu_return_state_cmp_eq0009,
      O => N21945
    );
  my_cpu_st_ctrl_0_354 : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(5),
      I2 => N21945,
      I3 => my_cpu_next_state_or0015,
      O => my_cpu_st_ctrl_0_map85
    );
  my_cpu_state_stack_2_mux0001_1_SW1 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_state_stack_1_1_130,
      I1 => my_cpu_st_ctrl_1_map41,
      I2 => my_cpu_st_ctrl_2_map44,
      I3 => my_cpu_st_ctrl_1_map16,
      O => N21947
    );
  my_cpu_state_stack_2_mux0001_1_Q : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_2_1_122,
      I2 => my_cpu_ea_ctrl_and0000,
      I3 => N21947,
      O => my_cpu_state_stack_2_mux0001(1)
    );
  my_cpu_state_stack_2_mux0001_0_SW1 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_state_stack_1_0_129,
      I1 => my_cpu_st_ctrl_1_map41,
      I2 => my_cpu_st_ctrl_2_map44,
      I3 => my_cpu_st_ctrl_1_map16,
      O => N21949
    );
  my_cpu_state_stack_2_mux0001_0_Q : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_st_ctrl(0),
      I1 => my_cpu_state_stack_2_0_121,
      I2 => my_cpu_ea_ctrl_and0000,
      I3 => N21949,
      O => my_cpu_state_stack_2_mux0001(0)
    );
  my_cpu_accb_ctrl_1_143_SW0 : LUT4
    generic map(
      INIT => X"9000"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_md(4),
      I2 => my_cpu_N2321,
      I3 => my_cpu_Mrom_md_6_5_rom00008,
      O => N21953
    );
  my_cpu_accb_ctrl_1_143 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_N246,
      I1 => N21953,
      I2 => my_cpu_N257,
      I3 => my_cpu_accb_ctrl_1_map36,
      O => my_cpu_accb_ctrl_1_map38
    );
  my_cpu_dout_ctrl_3_SW1 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N164,
      I1 => my_cpu_N233,
      I2 => my_cpu_dout_ctrl_cmp_eq0019,
      I3 => my_cpu_N199,
      O => N21957
    );
  my_cpu_dout_ctrl_3_Q : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0053,
      I1 => my_cpu_sp_ctrl_cmp_eq0035,
      I2 => my_cpu_dout_ctrl_cmp_eq0020,
      I3 => N21957,
      O => my_cpu_dout_ctrl(3)
    );
  my_cpu_state_stack_0_mux0001_1_227 : LUT4
    generic map(
      INIT => X"20A8"
    )
    port map (
      I0 => my_cpu_N03,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(4),
      O => my_cpu_state_stack_0_mux0001_1_2_map9
    );
  my_cpu_st_ctrl_1_39 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_next_state_or0015,
      I2 => my_cpu_alu_ctrl_mux0009_34_Q,
      I3 => my_cpu_op_code(4),
      O => my_cpu_st_ctrl_1_map13
    );
  my_cpu_next_state_1_2201_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N247,
      I1 => my_cpu_N259,
      I2 => my_cpu_dout_ctrl_cmp_eq0029,
      I3 => my_cpu_N197,
      O => N21961
    );
  my_cpu_next_state_1_2201 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N21961,
      I1 => my_cpu_state(7),
      I2 => my_cpu_N258,
      I3 => my_cpu_N160,
      O => my_cpu_next_state_1_2_map50
    );
  my_cpu_state_stack_0_mux0001_1_87_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_state_stack_0_mux0001_1_map12,
      I1 => my_cpu_return_state_cmp_eq0002,
      I2 => my_cpu_state_stack_0_mux0001_1_2_map29,
      I3 => my_cpu_state_stack_0_mux0001_1_map2,
      O => N21963
    );
  my_cpu_state_stack_0_mux0001_1_87 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_mux0001_1_map4,
      I2 => my_cpu_state_stack_0_mux0001_1_map19,
      I3 => N21963,
      O => my_cpu_state_stack_0_mux0001(1)
    );
  my_cpu_state_stack_0_mux0001_0_106 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_st_ctrl(1),
      I1 => my_cpu_state_stack_0_mux0001_1_2_map29,
      I2 => my_cpu_state_stack_0_mux0001_0_map23,
      I3 => N21965,
      O => my_cpu_state_stack_0_mux0001(0)
    );
  my_cpu_dout_ctrl_1_6_SW0 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => my_cpu_N235,
      I1 => my_cpu_N250,
      I2 => my_cpu_N260,
      I3 => my_cpu_N164,
      O => N21967
    );
  my_cpu_next_state_2_81 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_N247,
      I1 => my_cpu_N260,
      I2 => my_cpu_ea(7),
      I3 => my_cpu_N234,
      O => my_cpu_N139
    );
  my_cpu_next_state_5_221 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0021,
      I1 => my_cpu_ea(0),
      I2 => my_cpu_dout_ctrl_cmp_eq0023,
      I3 => my_cpu_ea(1),
      O => my_cpu_N136
    );
  my_cpu_pc_ctrl_3_6 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_N197,
      I2 => my_cpu_dout_ctrl_cmp_eq0005,
      I3 => my_cpu_N259,
      O => my_cpu_pc_ctrl_3_map3
    );
  my_cpu_next_state_2_12 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_op_code(3),
      O => my_cpu_next_state_2_map7
    );
  my_cpu_next_state_2_342 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_N235,
      I2 => my_cpu_ea(7),
      I3 => my_cpu_N260,
      O => my_cpu_next_state_2_map82
    );
  my_cpu_next_state_5_2101 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => my_cpu_ea(0),
      I1 => my_cpu_sp_ctrl_cmp_eq0073,
      I2 => my_cpu_ea(1),
      I3 => my_cpu_sp_ctrl_cmp_eq0075,
      O => my_cpu_N230
    );
  my_cpu_ix_ctrl_1_22_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_N257,
      I2 => my_cpu_md(0),
      I3 => my_cpu_N207,
      O => N21971
    );
  my_cpu_ix_ctrl_1_22 : LUT4
    generic map(
      INIT => X"C444"
    )
    port map (
      I0 => N21971,
      I1 => my_cpu_N246,
      I2 => my_cpu_N2311,
      I3 => my_cpu_return_state_cmp_eq0010,
      O => my_cpu_ix_ctrl_1_map7
    );
  my_cpu_alu_ctrl_mux0009_5_1 : LUT4
    generic map(
      INIT => X"15BF"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(0),
      I3 => my_cpu_op_code(2),
      O => my_cpu_alu_ctrl_mux0009_5_Q
    );
  my_keyboard_kbd_write_not00012 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => N33,
      I1 => cpu_addr(0),
      I2 => my_keyboard_kbd_write_ack,
      O => my_keyboard_kbd_write_not0001
    );
  my_cpu_cc_mux0001_0_19_SW0 : LUT4
    generic map(
      INIT => X"AA2A"
    )
    port map (
      I0 => my_cpu_N2511,
      I1 => my_cpu_iv(1),
      I2 => my_cpu_iv(0),
      I3 => my_cpu_iv(2),
      O => N21973
    );
  my_cpu_cc_mux0001_0_19 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_N258,
      I1 => N21973,
      I2 => my_cpu_op_code_3_0_rom0000_134_Q,
      I3 => my_cpu_N247,
      O => my_cpu_cc_mux0001_0_map8
    );
  my_cpu_cc_mux0001_0_126 : LUT4
    generic map(
      INIT => X"1F3F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_135_Q,
      I1 => my_cpu_N2511,
      I2 => my_cpu_N258,
      I3 => my_cpu_N247,
      O => my_cpu_cc_mux0001_0_map36
    );
  my_cpu_cc_mux0001_3_57 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_133_Q,
      I1 => my_cpu_alu_ctrl_cmp_eq0004,
      I2 => my_cpu_cc_mux0001_3_map15,
      I3 => N21983,
      O => my_cpu_cc_mux0001_3_map18
    );
  Mmux_cpu_data_in_2_1169 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => cpu_addr(7),
      I1 => cpu_addr(6),
      I2 => cpu_addr(4),
      I3 => N21985,
      O => Mmux_cpu_data_in_2_1_map42
    );
  my_cpu_ea_8_mux00016_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_dp(0),
      I1 => my_cpu_ea_ctrl_cmp_eq0004,
      I2 => my_cpu_ea_ctrl_cmp_eq0003,
      I3 => my_cpu_ea_ctrl_cmp_eq0002,
      O => N21990
    );
  my_cpu_ea_8_mux00016 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => N21990,
      I2 => my_cpu_ea_ctrl_cmp_eq0022,
      I3 => my_cpu_ea(0),
      O => my_cpu_ea_8_mux0001_map3
    );
  my_cpu_ea_9_mux00016_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_dp(1),
      I1 => my_cpu_ea_ctrl_cmp_eq0004,
      I2 => my_cpu_ea_ctrl_cmp_eq0003,
      I3 => my_cpu_ea_ctrl_cmp_eq0002,
      O => N21992
    );
  my_cpu_ea_9_mux00016 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => N21992,
      I2 => my_cpu_ea_ctrl_cmp_eq0022,
      I3 => my_cpu_ea(1),
      O => my_cpu_ea_9_mux0001_map3
    );
  my_cpu_ea_10_mux00016_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_dp(2),
      I1 => my_cpu_ea_ctrl_cmp_eq0004,
      I2 => my_cpu_ea_ctrl_cmp_eq0003,
      I3 => my_cpu_ea_ctrl_cmp_eq0002,
      O => N21994
    );
  my_cpu_ea_10_mux00016 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => N21994,
      I2 => my_cpu_ea_ctrl_cmp_eq0022,
      I3 => my_cpu_ea(2),
      O => my_cpu_ea_10_mux0001_map3
    );
  my_cpu_ea_11_mux00016_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_dp(3),
      I1 => my_cpu_ea_ctrl_cmp_eq0004,
      I2 => my_cpu_ea_ctrl_cmp_eq0003,
      I3 => my_cpu_ea_ctrl_cmp_eq0002,
      O => N21996
    );
  my_cpu_ea_11_mux00016 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => N21996,
      I2 => my_cpu_ea_ctrl_cmp_eq0022,
      I3 => my_cpu_ea(3),
      O => my_cpu_ea_11_mux0001_map3
    );
  my_cpu_ea_12_mux00016_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_dp(4),
      I1 => my_cpu_ea_ctrl_cmp_eq0004,
      I2 => my_cpu_ea_ctrl_cmp_eq0003,
      I3 => my_cpu_ea_ctrl_cmp_eq0002,
      O => N21998
    );
  my_cpu_ea_12_mux00016 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => N21998,
      I2 => my_cpu_ea_ctrl_cmp_eq0022,
      I3 => my_cpu_ea(4),
      O => my_cpu_ea_12_mux0001_map3
    );
  my_cpu_ea_13_mux00016_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_dp(5),
      I1 => my_cpu_ea_ctrl_cmp_eq0004,
      I2 => my_cpu_ea_ctrl_cmp_eq0003,
      I3 => my_cpu_ea_ctrl_cmp_eq0002,
      O => N22000
    );
  my_cpu_ea_13_mux00016 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => N22000,
      I2 => my_cpu_ea_ctrl_cmp_eq0022,
      I3 => my_cpu_ea(5),
      O => my_cpu_ea_13_mux0001_map3
    );
  my_cpu_ea_14_mux00016_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_dp(6),
      I1 => my_cpu_ea_ctrl_cmp_eq0004,
      I2 => my_cpu_ea_ctrl_cmp_eq0003,
      I3 => my_cpu_ea_ctrl_cmp_eq0002,
      O => N22002
    );
  my_cpu_ea_14_mux00016 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => N22002,
      I2 => my_cpu_ea_ctrl_cmp_eq0022,
      I3 => my_cpu_ea(6),
      O => my_cpu_ea_14_mux0001_map3
    );
  my_cpu_ea_15_mux00016_SW0 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_dp(7),
      I1 => my_cpu_ea_ctrl_cmp_eq0004,
      I2 => my_cpu_ea_ctrl_cmp_eq0003,
      I3 => my_cpu_ea_ctrl_cmp_eq0002,
      O => N22004
    );
  my_cpu_ea_15_mux00016 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl_and0000,
      I1 => N22004,
      I2 => my_cpu_ea_ctrl_cmp_eq0022,
      I3 => my_cpu_ea(7),
      O => my_cpu_ea_15_mux0001_map3
    );
  my_cpu_alu_ctrl_2_8 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N197,
      I2 => my_cpu_left_ctrl_or0004,
      I3 => my_cpu_N258,
      O => my_cpu_N2291
    );
  my_cpu_op_code_5_323 : LUT4
    generic map(
      INIT => X"F23F"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(1),
      O => my_cpu_op_code_5_3_map10
    );
  my_cpu_left_ctrl_mux0008_1_1 : LUT4
    generic map(
      INIT => X"5B5F"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(0),
      O => my_cpu_left_ctrl_2_map15
    );
  my_cpu_right_ctrl_0_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N2311,
      I1 => my_cpu_N246,
      I2 => my_cpu_alu_ctrl_cmp_eq0024,
      I3 => my_cpu_N249,
      O => N18346
    );
  my_cpu_alu_ctrl_2_430_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N209,
      I1 => my_cpu_N1621,
      I2 => my_cpu_alu_ctrl_cmp_eq0021,
      I3 => my_cpu_alu_ctrl_2_4_map8,
      O => N22008
    );
  my_cpu_alu_ctrl_2_430 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N197,
      I1 => my_cpu_N3021,
      I2 => N22008,
      I3 => my_cpu_N248,
      O => my_cpu_N190
    );
  my_cpu_out_alu_8_66_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_left(7),
      I1 => my_cpu_daa_reg_or0002,
      I2 => my_cpu_out_alu_8_map16,
      I3 => my_cpu_alu_ctrl_23_Q,
      O => N22010
    );
  my_cpu_out_alu_8_66 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu_8_map10,
      I1 => my_cpu_left(8),
      I2 => my_cpu_out_alu_8_map3,
      I3 => N22010,
      O => my_cpu_out_alu_8_map18
    );
  my_cpu_left_ctrl_6_97_SW0 : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => my_cpu_N2521,
      I1 => my_cpu_return_state_and0019,
      I2 => my_cpu_accb_ctrl_and0000,
      I3 => my_cpu_pre_code(0),
      O => N22014
    );
  my_cpu_left_ctrl_6_97 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_left_ctrl_6_map27,
      I2 => my_cpu_N2421,
      I3 => N22014,
      O => my_cpu_left_ctrl_6_map29
    );
  my_cpu_out_alu_mux0000_15_SW0 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_12_Q,
      I1 => my_cpu_right(15),
      I2 => my_cpu_left(15),
      I3 => my_cpu_out_alu_or0003_156,
      O => N19414
    );
  my_cpu_right_or0000288_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_100_Q,
      I1 => my_cpu_alu_ctrl_cmp_eq0003,
      I2 => my_cpu_right_or0000_map61,
      I3 => my_cpu_right_or0000_map48,
      O => N22016
    );
  my_cpu_right_or0000288 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => N22016,
      I2 => my_cpu_N3311,
      I3 => my_cpu_right_or0000_map26,
      O => my_cpu_right_or0000_map64
    );
  my_cpu_right_or0000432 : LUT4
    generic map(
      INIT => X"20A8"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(1),
      O => my_cpu_right_or0000_map97
    );
  my_cpu_left_7_mux000084_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_left_10_or0000_map7,
      I2 => my_cpu_left_10_or0000_map1,
      I3 => my_cpu_ea(7),
      O => N22018
    );
  my_cpu_left_7_mux000084 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_acca(7),
      I1 => my_cpu_left_ctrl(1),
      I2 => N22018,
      I3 => my_cpu_left_7_mux0000_map17,
      O => my_cpu_left(7)
    );
  my_cpu_next_state_1_242 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N233,
      I1 => my_cpu_N247,
      I2 => my_cpu_sp_ctrl_cmp_eq0049,
      I3 => my_cpu_N248,
      O => my_cpu_N2412
    );
  my_cpu_left_6_mux000084_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_left_10_or0000_map7,
      I2 => my_cpu_left_10_or0000_map1,
      I3 => my_cpu_ea(6),
      O => N22020
    );
  my_cpu_left_6_mux000084 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_acca(6),
      I1 => my_cpu_left_ctrl(1),
      I2 => N22020,
      I3 => my_cpu_left_6_mux0000_map17,
      O => my_cpu_left(6)
    );
  my_cpu_left_5_mux000084_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_left_10_or0000_map7,
      I2 => my_cpu_left_10_or0000_map1,
      I3 => my_cpu_ea(5),
      O => N22022
    );
  my_cpu_left_5_mux000084 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_acca(5),
      I1 => my_cpu_left_ctrl(1),
      I2 => N22022,
      I3 => my_cpu_left_5_mux0000_map17,
      O => my_cpu_left(5)
    );
  my_cpu_left_4_mux000084_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_left_10_or0000_map7,
      I2 => my_cpu_left_10_or0000_map1,
      I3 => my_cpu_ea(4),
      O => N22024
    );
  my_cpu_left_4_mux000084 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_acca(4),
      I1 => my_cpu_left_ctrl(1),
      I2 => N22024,
      I3 => my_cpu_left_4_mux0000_map17,
      O => my_cpu_left(4)
    );
  my_cpu_left_3_mux000084_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_left_10_or0000_map7,
      I2 => my_cpu_left_10_or0000_map1,
      I3 => my_cpu_ea(3),
      O => N22026
    );
  my_cpu_left_3_mux000084 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_acca(3),
      I1 => my_cpu_left_ctrl(1),
      I2 => N22026,
      I3 => my_cpu_left_3_mux0000_map17,
      O => my_cpu_left(3)
    );
  my_cpu_left_2_mux000084_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_left_10_or0000_map7,
      I2 => my_cpu_left_10_or0000_map1,
      I3 => my_cpu_ea(2),
      O => N22028
    );
  my_cpu_left_2_mux000084 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_acca(2),
      I1 => my_cpu_left_ctrl(1),
      I2 => N22028,
      I3 => my_cpu_left_2_mux0000_map17,
      O => my_cpu_left(2)
    );
  my_cpu_left_1_mux000084_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_left_10_or0000_map7,
      I2 => my_cpu_left_10_or0000_map1,
      I3 => my_cpu_ea(1),
      O => N22030
    );
  my_cpu_left_1_mux000084 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_acca(1),
      I1 => my_cpu_left_ctrl(1),
      I2 => N22030,
      I3 => my_cpu_left_1_mux0000_map17,
      O => my_cpu_left(1)
    );
  my_cpu_left_0_mux000084_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_left_ctrl(7),
      I1 => my_cpu_left_10_or0000_map7,
      I2 => my_cpu_left_10_or0000_map1,
      I3 => my_cpu_ea(0),
      O => N22032
    );
  my_cpu_left_0_mux000084 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_acca(0),
      I1 => my_cpu_left_ctrl(1),
      I2 => N22032,
      I3 => my_cpu_left_0_mux0000_map17,
      O => my_cpu_left(0)
    );
  my_cpu_Mmux_acca_ctrl_mux0004_7 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_cc_ctrl_and0034,
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(5),
      O => my_cpu_N117
    );
  my_cpu_Mmux_acca_ctrl_mux0004_71 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_cc_ctrl_and0034,
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(5),
      O => my_cpu_N315
    );
  my_cpu_Mmux_next_state_mux0045_81 : LUT4
    generic map(
      INIT => X"5F1B"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_return_state_and0019,
      I2 => my_cpu_op_code_3_0_rom0000_77_Q,
      I3 => my_cpu_op_code(0),
      O => my_cpu_N513
    );
  my_cpu_Mmux_next_state_mux0051_4 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_state_stack_0_0_140,
      I2 => my_cpu_md_1_1,
      I3 => my_cpu_md(4),
      O => my_cpu_N114
    );
  my_cpu_Mmux_next_state_mux0051_41 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_state_stack_0_1_141,
      I2 => my_cpu_md_1_2,
      I3 => my_cpu_md(4),
      O => my_cpu_N312
    );
  my_cpu_Mmux_cc_ctrl_mux0002_7 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_N1222,
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(5),
      O => my_cpu_N113
    );
  my_cpu_Mmux_alu_ctrl_mux0008_10 : LUT4
    generic map(
      INIT => X"2227"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_alu_ctrl_mux0009_34_Q,
      I2 => my_cpu_N202,
      I3 => my_cpu_Mrom_rom000010,
      O => my_cpu_N461
    );
  my_cpu_Mmux_alu_ctrl_mux0008_11 : LUT3
    generic map(
      INIT => X"4E"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_alu_ctrl_3_map23,
      I2 => my_cpu_alu_ctrl_mux0009_34_Q,
      O => my_cpu_N471
    );
  my_cpu_Mmux_sp_ctrl_mux0006_3 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_cc_ctrl_and0034,
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(6),
      O => my_cpu_N01
    );
  my_cpu_addr_ctrl_6_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_N2511,
      I1 => my_cpu_N3021,
      I2 => my_cpu_N197,
      I3 => my_cpu_N259,
      O => N8
    );
  make_secd_my_secd_system_my_clock_gen_reset_inv1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_clock_synthesis_vdu_clk_locked,
      I1 => reset_sw_IBUF_22,
      I2 => my_clock_synthesis_cpu_clk_locked,
      O => make_secd_my_secd_system_my_clock_gen_reset_inv
    );
  int_ram_we1 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_addr_ctrl_2_Q_138,
      I3 => N12007,
      O => int_ram_we
    );
  my_uart_TxDev_TxClkDel_and00011 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => baudclk_25,
      I1 => reset,
      I2 => my_uart_CtrlReg(1),
      I3 => my_uart_CtrlReg(0),
      O => my_uart_RxDev_RxClkDel_and0001
    );
  my_uart_TxDev_TxClkDel_and00001 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_uart_CtrlReg(0),
      I1 => my_uart_CtrlReg(1),
      I2 => baudclk_25,
      I3 => reset,
      O => my_uart_RxDev_RxClkDel_and0000
    );
  my_uart_TxDev_TxBdDel_and00011 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_uart_TxDev_TxBdClk,
      I1 => reset,
      I2 => my_uart_CtrlReg(1),
      I3 => my_uart_CtrlReg(0),
      O => my_uart_TxDev_TxBdDel_and0001
    );
  my_uart_TxDev_TxBdDel_and00001 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_uart_CtrlReg(0),
      I1 => my_uart_CtrlReg(1),
      I2 => my_uart_TxDev_TxBdClk,
      I3 => reset,
      O => my_uart_TxDev_TxBdDel_and0000
    );
  my_uart_RxDev_RxDebDel0_and00011 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => fpga_rxd_IBUF_6,
      I1 => reset,
      I2 => my_uart_CtrlReg(1),
      I3 => my_uart_CtrlReg(0),
      O => my_uart_RxDev_RxDebDel0_and0001
    );
  my_uart_RxDev_RxDebDel0_and00001 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_uart_CtrlReg(0),
      I1 => my_uart_CtrlReg(1),
      I2 => fpga_rxd_IBUF_6,
      I3 => reset,
      O => my_uart_RxDev_RxDebDel0_and0000
    );
  my_uart_RxDev_RxDatDel_and00011 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_uart_RxDev_RxDeb_229,
      I1 => reset,
      I2 => my_uart_CtrlReg(1),
      I3 => my_uart_CtrlReg(0),
      O => my_uart_RxDev_RxDatDel_and0001
    );
  my_uart_RxDev_RxDatDel_and00001 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_uart_CtrlReg(0),
      I1 => my_uart_CtrlReg(1),
      I2 => my_uart_RxDev_RxDeb_229,
      I3 => reset,
      O => my_uart_RxDev_RxDatDel_and0000
    );
  my_uart_RxDev_RxBdDel_and00011 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_uart_RxDev_RxBdClk,
      I1 => reset,
      I2 => my_uart_CtrlReg(1),
      I3 => my_uart_CtrlReg(0),
      O => my_uart_RxDev_RxBdDel_and0001
    );
  my_uart_RxDev_RxBdDel_and00001 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_uart_CtrlReg(0),
      I1 => my_uart_CtrlReg(1),
      I2 => my_uart_RxDev_RxBdClk,
      I3 => reset,
      O => my_uart_RxDev_RxBdDel_and0000
    );
  make_secd_my_secd_system_my_datapath_parent_and00012 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(2),
      I1 => make_secd_my_secd_system_alu_sel(3),
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_alu_sel(1),
      O => make_secd_my_secd_system_my_datapath_parent_and0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq001411 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(2),
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_read_sel(1),
      O => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0003
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq00131 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N551,
      I1 => make_secd_my_secd_system_read_sel(0),
      I2 => make_secd_my_secd_system_read_sel(3),
      O => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0013
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq001121 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(0),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_read_sel(1),
      O => make_secd_my_secd_system_my_datapath_data_bus_30_cmp_eq0004
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq000111 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_N581
    );
  make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq00031 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(4),
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_read_sel(2),
      I3 => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0003
    );
  make_secd_my_secd_system_my_datapath_alu_out_31_mux00011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_3_or0000,
      I1 => make_secd_my_secd_system_my_datapath_arg(31),
      I2 => make_secd_my_secd_system_alu_sel(4),
      O => make_secd_my_secd_system_my_datapath_alu_out_31_mux0001
    );
  my_uart_RxDev_RxClkCnt_cmp_eq00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_uart_RxDev_RxState(0),
      I1 => my_uart_RxDev_RxState(3),
      I2 => my_uart_RxDev_RxState(2),
      I3 => my_uart_RxDev_RxState(1),
      O => my_uart_RxDev_RxClkCnt_cmp_eq0000
    );
  my_uart_TxDev_Result_3_2 : LUT4
    generic map(
      INIT => X"6CCC"
    )
    port map (
      I0 => my_uart_TxDev_TxClkCnt(0),
      I1 => my_uart_TxDev_TxClkCnt(3),
      I2 => my_uart_TxDev_TxClkCnt(2),
      I3 => my_uart_TxDev_TxClkCnt(1),
      O => my_uart_TxDev_Result(3)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_10_1 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_keyboard_kbd_write_109,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86,
      I2 => my_keyboard_my_ps2_keyboard_interface_ps2_data_s_89,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_90,
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(10)
    );
  my_keyboard_my_ps2_keyboard_interface_q_mux0000_0_1 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_q(1),
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd11_90,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86,
      I3 => my_keyboard_kbd_write_109,
      O => my_keyboard_my_ps2_keyboard_interface_q_mux0000(0)
    );
  my_uart_RxDev_tmpDRdy_not00011 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_uart_RxDev_tmpRxVal_230,
      I1 => my_uart_RxDev_RxValid_225,
      I2 => my_uart_Read_242,
      O => my_uart_RxDev_tmpDRdy_not0001
    );
  my_keyboard_my_ps2_keyboard_interface_q_not00021 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd12_87,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd6_88,
      I2 => my_keyboard_kbd_write_ack,
      O => my_keyboard_my_ps2_keyboard_interface_q_not0002
    );
  my_uart_RxDev_Mcount_RxClkCnt_xor_3_1_SW1 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_uart_RxDev_RxClkCnt(2),
      I1 => my_uart_RxDev_RxClkCnt(1),
      I2 => my_uart_RxDev_RxClkCnt(0),
      O => N22037
    );
  my_uart_RxDev_Mcount_RxClkCnt_xor_3_1 : LUT4
    generic map(
      INIT => X"3C28"
    )
    port map (
      I0 => my_uart_RxDev_RxStart_231,
      I1 => my_uart_RxDev_RxClkCnt(3),
      I2 => N22037,
      I3 => my_uart_RxDev_N3,
      O => my_uart_RxDev_Mcount_RxClkCnt9
    );
  my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_inv1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(2),
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(3),
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(0),
      I3 => N879,
      O => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done_inv
    );
  my_uart_RxDev_Mcount_RxClkCnt_xor_0_11 : LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => my_uart_RxDev_RxStart_231,
      I1 => my_uart_RxDev_N3,
      I2 => my_uart_RxDev_RxClkCnt(0),
      O => my_uart_RxDev_Mcount_RxClkCnt
    );
  my_uart_RxDev_Mcount_RxClkCnt_xor_1_11 : LUT4
    generic map(
      INIT => X"1FF1"
    )
    port map (
      I0 => my_uart_RxDev_N3,
      I1 => my_uart_RxDev_RxStart_231,
      I2 => my_uart_RxDev_RxClkCnt(1),
      I3 => my_uart_RxDev_RxClkCnt(0),
      O => my_uart_RxDev_Mcount_RxClkCnt3
    );
  my_uart_RxDev_RxClkCnt_not00011 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => my_uart_RxDev_N3,
      I1 => my_uart_RxDev_RxStart_231,
      I2 => my_uart_RxDev_RxClkEdge_224,
      O => my_uart_RxDev_RxClkCnt_not0001
    );
  my_uart_RxDev_Mcount_RxClkCnt_xor_4_12 : LUT4
    generic map(
      INIT => X"56AA"
    )
    port map (
      I0 => my_uart_RxDev_Mcount_RxClkCnt_cy(3),
      I1 => my_uart_RxDev_RxStart_231,
      I2 => my_uart_RxDev_N3,
      I3 => my_uart_RxDev_RxClkCnt(4),
      O => my_uart_RxDev_Mcount_RxClkCnt12
    );
  my_uart_RxDev_Mcount_RxClkCnt_cy_4_11_SW0 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_uart_RxDev_RxClkCnt(0),
      I1 => my_uart_RxDev_N3,
      I2 => my_uart_RxDev_RxStart_231,
      O => N1633
    );
  make_secd_my_secd_system_my_datapath_data_bus_31_mux00000 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(31),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => N202,
      O => make_secd_my_secd_system_my_datapath_data_bus_31_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_data_bus_30_mux00000 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(30),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => N202,
      O => make_secd_my_secd_system_my_datapath_data_bus_30_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_data_bus_29_mux00000 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(29),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => N202,
      O => make_secd_my_secd_system_my_datapath_data_bus_29_mux0000_map0
    );
  make_secd_my_secd_system_my_datapath_data_bus_28_mux00000 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus(28),
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => N202,
      O => make_secd_my_secd_system_my_datapath_data_bus_28_mux0000_map0
    );
  my_cpu_op_ctrl_1_34 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N2161,
      I2 => my_cpu_state(3),
      I3 => N22039,
      O => my_cpu_op_ctrl(1)
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(9),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(9),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22041
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22041,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(8),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(8),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22043
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22043,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(7),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(7),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22045
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22045,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(6),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(6),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22047
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22047,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(5),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(5),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22049
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22049,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(4),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(4),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22051
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22051,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(3),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(3),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22053
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22053,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(2),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(2),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22055
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22055,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(13),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(13),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22057
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22057,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(12),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(12),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22059
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22059,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(11),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(11),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22061
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22061,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux000161_SW0 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_free(10),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_parent(10),
      I3 => make_secd_my_secd_system_my_datapath_N661,
      O => N22063
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux000161 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22063,
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map20,
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map21
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux000122 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_x1(15),
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(0),
      I3 => make_secd_my_secd_system_my_datapath_N551,
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map10
    );
  my_cpu_pre_ctrl_1_1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N266,
      I2 => my_cpu_N661,
      I3 => my_cpu_N160,
      O => my_cpu_pre_ctrl(1)
    );
  make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => make_secd_my_secd_system_stop_instruction_latched_55,
      I1 => secd_stop_31,
      O => make_secd_my_secd_system_my_clock_gen_state_ClkEn_inv
    );
  make_secd_my_secd_system_my_datapath_root_not00021 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I2 => make_secd_my_secd_system_my_datapath_N601,
      I3 => make_secd_my_secd_system_my_datapath_N931,
      O => make_secd_my_secd_system_my_datapath_root_not0002
    );
  make_secd_my_secd_system_my_datapath_parent_not00021 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I1 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I2 => make_secd_my_secd_system_my_datapath_N601,
      I3 => make_secd_my_secd_system_my_datapath_N951,
      O => make_secd_my_secd_system_my_datapath_parent_not0002
    );
  make_secd_my_secd_system_my_datapath_mul_result_not00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      O => make_secd_my_secd_system_my_datapath_mul_result_not0002
    );
  make_secd_my_secd_system_my_datapath_buf2_10_not0001_SW1 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N601,
      I1 => make_secd_my_secd_system_write_sel(1),
      I2 => make_secd_my_secd_system_write_sel(0),
      O => N22065
    );
  make_secd_my_secd_system_my_datapath_buf2_10_not0001 : LUT4
    generic map(
      INIT => X"22F2"
    )
    port map (
      I0 => N22065,
      I1 => make_secd_my_secd_system_write_sel(3),
      I2 => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      I3 => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_buf2_10_not0001_206
    );
  my_cpu_return_state_cmp_eq00211 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(5),
      I2 => my_cpu_N223,
      I3 => my_cpu_state(2),
      O => my_cpu_return_state_cmp_eq0021
    );
  my_cpu_next_state_0_51 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_ea(5),
      I1 => my_cpu_ea(6),
      I2 => my_cpu_ea(7),
      I3 => my_cpu_N135,
      O => my_cpu_N1321
    );
  my_cpu_next_state_mux0048_6_1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(1),
      O => my_cpu_op_code_5_3
    );
  my_cpu_next_state_1_141 : LUT4
    generic map(
      INIT => X"F3F1"
    )
    port map (
      I0 => my_cpu_ea(7),
      I1 => my_cpu_ea(5),
      I2 => my_cpu_ea(4),
      I3 => my_cpu_ea(6),
      O => my_cpu_N157
    );
  my_cpu_next_state_0_21 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_ea(5),
      I1 => my_cpu_ea(4),
      I2 => my_cpu_ea(2),
      I3 => my_cpu_ea(3),
      O => my_cpu_N110
    );
  my_cpu_ea_ctrl_cmp_eq00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N254,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N3411,
      O => my_cpu_ea_ctrl_cmp_eq0002
    );
  my_cpu_ea_ctrl_2_411 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(5),
      O => my_cpu_return_state_cmp_eq0025
    );
  my_cpu_md_ctrl_3_6 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(4),
      I3 => my_cpu_md(3),
      O => my_cpu_md_ctrl_3_map4
    );
  my_cpu_md_ctrl_3_68 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(6),
      O => my_cpu_md_ctrl_3_map20
    );
  my_cpu_st_ctrl_2_101 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N3411,
      O => my_cpu_st_ctrl_2_map26
    );
  make_secd_my_secd_system_my_control_unit_stack_6_and00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_clock_synthesis_vdu_clk_locked,
      I1 => reset_sw_IBUF_22,
      I2 => my_clock_synthesis_cpu_clk_locked,
      I3 => make_secd_my_secd_system_my_control_unit_N41,
      O => make_secd_my_secd_system_my_control_unit_stack_6_and0001
    );
  make_secd_my_secd_system_my_control_unit_stack_5_and00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_clock_synthesis_vdu_clk_locked,
      I1 => reset_sw_IBUF_22,
      I2 => my_clock_synthesis_cpu_clk_locked,
      I3 => make_secd_my_secd_system_my_control_unit_N37,
      O => make_secd_my_secd_system_my_control_unit_stack_5_and0001
    );
  make_secd_my_secd_system_my_control_unit_stack_4_and00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_clock_synthesis_vdu_clk_locked,
      I1 => reset_sw_IBUF_22,
      I2 => my_clock_synthesis_cpu_clk_locked,
      I3 => make_secd_my_secd_system_my_control_unit_N43,
      O => make_secd_my_secd_system_my_control_unit_stack_4_and0001
    );
  make_secd_my_secd_system_my_control_unit_stack_3_and00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_clock_synthesis_vdu_clk_locked,
      I1 => reset_sw_IBUF_22,
      I2 => my_clock_synthesis_cpu_clk_locked,
      I3 => make_secd_my_secd_system_my_control_unit_N35,
      O => make_secd_my_secd_system_my_control_unit_stack_3_and0001
    );
  make_secd_my_secd_system_my_control_unit_stack_2_and00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_clock_synthesis_vdu_clk_locked,
      I1 => reset_sw_IBUF_22,
      I2 => my_clock_synthesis_cpu_clk_locked,
      I3 => make_secd_my_secd_system_my_control_unit_N42,
      O => make_secd_my_secd_system_my_control_unit_stack_2_and0001
    );
  make_secd_my_secd_system_my_control_unit_stack_1_and00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_clock_synthesis_vdu_clk_locked,
      I1 => reset_sw_IBUF_22,
      I2 => my_clock_synthesis_cpu_clk_locked,
      I3 => make_secd_my_secd_system_my_control_unit_N40,
      O => make_secd_my_secd_system_my_control_unit_stack_1_and0001
    );
  my_cpu_ea_ctrl_cmp_eq00042 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1811,
      O => my_cpu_ea_ctrl_cmp_eq0004
    );
  my_cpu_cc_ctrl_0_SW0 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_ix_ctrl(0),
      I1 => my_cpu_N247,
      I2 => my_cpu_N258,
      I3 => my_cpu_op_code_3_0_rom0000_102_Q,
      O => N7698
    );
  my_cpu_ea_0_mux000111 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_ea_ctrl_cmp_eq0022,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(6),
      I3 => my_cpu_ea_ctrl(3),
      O => my_cpu_N272
    );
  my_cpu_iv_ctrl_2_1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_nmi_ctrl_or0000,
      I2 => my_cpu_state(5),
      I3 => my_cpu_next_state_and0000,
      O => my_cpu_iv_ctrl_2_Q
    );
  my_cpu_ea_ctrl_cmp_eq00161 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N160,
      O => my_cpu_ea_ctrl_cmp_eq0016
    );
  my_cpu_next_state_7_83 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_sp_ctrl_or0002,
      I1 => my_cpu_state_stack_0_7_147,
      I2 => my_cpu_md(4),
      I3 => my_cpu_next_state_7_map25,
      O => my_cpu_next_state_7_map27
    );
  my_cpu_up_ctrl_or00011 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N248,
      I1 => my_cpu_N259,
      I2 => my_cpu_N234,
      I3 => my_cpu_N246,
      O => my_cpu_up_ctrl(4)
    );
  my_cpu_accb_ctrl_2_Q : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_N339,
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(4),
      I3 => N22069,
      O => my_cpu_accb_ctrl(2)
    );
  my_cpu_next_state_5_28_SW1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0029,
      I1 => my_cpu_ea(7),
      I2 => my_cpu_N02,
      I3 => my_cpu_alu_ctrl_cmp_eq0027,
      O => N22071
    );
  my_cpu_next_state_5_28 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N22071,
      I1 => my_cpu_N259,
      I2 => my_cpu_N2511,
      I3 => my_cpu_ea(6),
      O => my_cpu_N1261
    );
  my_cpu_state_stack_0_mux0001_1_1111 : LUT4
    generic map(
      INIT => X"5010"
    )
    port map (
      I0 => my_cpu_N2211,
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_N237,
      I3 => my_cpu_N167,
      O => my_cpu_state_stack_0_mux0001_1_11_map5
    );
  my_cpu_next_state_5_211 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_ea(2),
      I1 => my_cpu_ea(3),
      I2 => my_cpu_ea(0),
      I3 => my_cpu_ea(1),
      O => my_cpu_N80
    );
  my_cpu_next_state_3_51 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_ea(3),
      I1 => my_cpu_ea(2),
      I2 => my_cpu_ea(4),
      I3 => my_cpu_N1411,
      O => my_cpu_N1161
    );
  my_cpu_md_ctrl_3_212 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      O => my_cpu_N183
    );
  my_cpu_st_ctrl_cmp_eq00221 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(3),
      I3 => my_cpu_N1821,
      O => my_cpu_st_ctrl_cmp_eq0022
    );
  my_cpu_return_state_cmp_eq00241 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_N77,
      I1 => my_cpu_N2211,
      I2 => my_cpu_N165,
      I3 => my_cpu_op_code(2),
      O => my_cpu_return_state_cmp_eq0024
    );
  my_cpu_state_stack_0_mux0001_3_219 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N307,
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(1),
      I3 => my_cpu_op_code(7),
      O => my_cpu_state_stack_0_mux0001_3_21_map5
    );
  my_cpu_ea_ctrl_2_221_SW0 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_return_state_cmp_eq0025,
      I2 => my_cpu_ea_ctrl_2_map4,
      O => N22073
    );
  my_cpu_ea_ctrl_2_221 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(6),
      I2 => my_cpu_ea_ctrl_2_map49,
      I3 => N22073,
      O => my_cpu_ea_ctrl(2)
    );
  my_cpu_next_state_5_32 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(6),
      I3 => my_cpu_N164,
      O => my_cpu_next_state_5_map12
    );
  my_cpu_next_state_5_109_SW0 : LUT4
    generic map(
      INIT => X"F3F1"
    )
    port map (
      I0 => my_cpu_N139,
      I1 => my_cpu_sp_ctrl_cmp_eq0065,
      I2 => my_cpu_ea(5),
      I3 => my_cpu_ea(6),
      O => N22075
    );
  my_cpu_next_state_5_109 : LUT4
    generic map(
      INIT => X"5010"
    )
    port map (
      I0 => my_cpu_ea(4),
      I1 => N22075,
      I2 => my_cpu_N80,
      I3 => my_cpu_sp_ctrl_cmp_eq0067,
      O => my_cpu_next_state_5_map28
    );
  my_cpu_next_state_5_264 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0019,
      I1 => my_cpu_N249,
      I2 => my_cpu_N260,
      I3 => my_cpu_N1161,
      O => my_cpu_next_state_5_2_map20
    );
  my_cpu_next_state_5_267 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_next_state_5_2_map20,
      I1 => my_cpu_N199,
      I2 => my_cpu_N246,
      I3 => my_cpu_N02,
      O => my_cpu_next_state_5_2_map22
    );
  my_cpu_next_state_5_285 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0071,
      I1 => my_cpu_N1411,
      I2 => my_cpu_dout_ctrl_cmp_eq0019,
      I3 => my_cpu_ea(2),
      O => my_cpu_next_state_5_2_map28
    );
  my_cpu_sp_ctrl_cmp_eq00321 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N250,
      O => my_cpu_sp_ctrl_cmp_eq0032
    );
  my_cpu_next_state_3_111 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_N235,
      I2 => my_cpu_ea(7),
      I3 => my_cpu_dout_ctrl_cmp_eq0001,
      O => my_cpu_N881
    );
  my_cpu_next_state_2_121 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_alu_ctrl_mux0009_34_Q,
      I1 => my_cpu_N250,
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_N2321,
      O => my_cpu_N2141
    );
  my_cpu_next_state_5_52 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N2511,
      I1 => my_cpu_N258,
      I2 => my_cpu_sp_ctrl_cmp_eq0045,
      I3 => my_cpu_sp_ctrl_cmp_eq0044,
      O => my_cpu_next_state_5_5_map1
    );
  my_cpu_next_state_5_522 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_next_state_5_5_map1,
      I1 => my_cpu_return_state_and0019,
      I2 => my_cpu_op_code(0),
      I3 => N22077,
      O => my_cpu_N140
    );
  my_cpu_next_state_2_325_SW0 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_N136,
      I1 => my_cpu_N248,
      I2 => my_cpu_N234,
      I3 => my_cpu_ea(4),
      O => N22081
    );
  my_cpu_next_state_2_325 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N22081,
      I1 => my_cpu_N149,
      I2 => my_cpu_dout_ctrl_cmp_eq0029,
      I3 => my_cpu_next_state_2_3_map2,
      O => my_cpu_next_state_2_3_map8
    );
  my_cpu_next_state_3_214 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(5),
      I3 => my_cpu_N2141,
      O => my_cpu_next_state_3_2_map6
    );
  my_cpu_next_state_3_253 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ea(7),
      I1 => my_cpu_N260,
      I2 => my_cpu_state(6),
      I3 => my_cpu_N194,
      O => my_cpu_next_state_3_2_map19
    );
  my_cpu_next_state_3_266 : LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      I0 => my_cpu_next_state_3_2_map19,
      I1 => my_cpu_state(5),
      I2 => my_cpu_N1621,
      I3 => my_cpu_next_state_3_2_map22,
      O => my_cpu_next_state_3_2_map24
    );
  my_cpu_next_state_3_2105_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_2_3_map8,
      I1 => my_cpu_next_state_2_3_map11,
      I2 => my_cpu_N2351,
      I3 => my_cpu_N140,
      O => N22083
    );
  my_cpu_next_state_3_2105 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_3_2_map6,
      I1 => my_cpu_next_state_3_2_map26,
      I2 => my_cpu_next_state_3_2_map2,
      I3 => N22083,
      O => my_cpu_N571
    );
  my_cpu_st_ctrl_0_41 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N263,
      I1 => my_cpu_N193,
      I2 => my_cpu_state(7),
      I3 => my_cpu_state(6),
      O => my_cpu_st_ctrl_0_map2
    );
  my_cpu_st_ctrl_0_10 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N160,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_st_ctrl_0_map2,
      O => my_cpu_st_ctrl_0_map5
    );
  my_cpu_st_ctrl_0_112 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_st_ctrl_0_map28,
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(1),
      I3 => my_cpu_N3231,
      O => my_cpu_st_ctrl_0_map31
    );
  my_cpu_st_ctrl_0_144 : LUT4
    generic map(
      INIT => X"FF4F"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_alu_ctrl_mux0009_34_Q,
      I3 => my_cpu_N2421,
      O => my_cpu_st_ctrl_0_map36
    );
  my_cpu_next_state_and00011 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105,
      I1 => my_keyboard_kbd_ctrl(7),
      I2 => my_cpu_cc(4),
      O => my_cpu_next_state_and0001
    );
  my_cpu_iv_ctrl_4_21 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(5),
      I2 => my_cpu_next_state_and0000,
      I3 => my_cpu_nmi_ctrl_or0000,
      O => my_cpu_N300
    );
  my_cpu_state_stack_0_mux0001_5_1110 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_N2211,
      I1 => my_cpu_N237,
      I2 => my_cpu_N167,
      I3 => my_cpu_op_code(3),
      O => my_cpu_state_stack_0_mux0001_5_11_map4
    );
  my_cpu_state_stack_0_mux0001_5_33 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(6),
      O => my_cpu_state_stack_0_mux0001_2_map23
    );
  my_cpu_accb_ctrl_1_155_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code_3_0_rom0000_42_Q,
      I3 => my_cpu_N169,
      O => N22087
    );
  my_cpu_accb_ctrl_1_155 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N197,
      I1 => my_cpu_N164,
      I2 => my_cpu_accb_ctrl_1_map38,
      I3 => N22087,
      O => my_cpu_accb_ctrl_1_map39
    );
  my_cpu_next_state_0_711_SW0 : LUT4
    generic map(
      INIT => X"55D5"
    )
    port map (
      I0 => my_cpu_next_state_or0014,
      I1 => my_cpu_N199,
      I2 => my_cpu_N250,
      I3 => my_cpu_next_state_or0013,
      O => N22091
    );
  my_cpu_next_state_0_711 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0035,
      I1 => my_cpu_sp_ctrl_cmp_eq0025,
      I2 => my_cpu_sp_ctrl_cmp_eq0022,
      I3 => N22091,
      O => my_cpu_next_state_0_map22
    );
  my_cpu_next_state_0_98 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_N135,
      I1 => my_cpu_dout_ctrl_cmp_eq0032,
      I2 => my_cpu_N249,
      I3 => my_cpu_N260,
      O => my_cpu_next_state_0_map29
    );
  my_cpu_next_state_0_104 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_next_state_cmp_eq0003,
      I1 => my_cpu_N250,
      I2 => my_cpu_alu_ctrl_mux0009_34_Q,
      I3 => my_cpu_N2321,
      O => my_cpu_next_state_0_map32
    );
  my_cpu_next_state_0_251 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => my_cpu_ea(0),
      I1 => my_cpu_ea(1),
      I2 => my_cpu_N107,
      I3 => my_cpu_N100,
      O => my_cpu_next_state_0_map64
    );
  my_cpu_next_state_0_310 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_next_state_cmp_eq0003,
      I1 => my_cpu_next_state_or0015,
      I2 => my_cpu_next_state_mux0049(5),
      I3 => my_cpu_next_state_or0003,
      O => my_cpu_next_state_0_map82
    );
  my_cpu_next_state_0_335_SW0 : LUT4
    generic map(
      INIT => X"11F1"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0020,
      I1 => my_cpu_alu_ctrl_cmp_eq0021,
      I2 => my_cpu_ea(2),
      I3 => my_cpu_ea(1),
      O => N22095
    );
  my_cpu_next_state_0_335 : LUT4
    generic map(
      INIT => X"3111"
    )
    port map (
      I0 => N22095,
      I1 => my_cpu_ea(0),
      I2 => my_cpu_N260,
      I3 => my_cpu_N2511,
      O => my_cpu_next_state_0_map90
    );
  my_cpu_next_state_0_341 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_next_state_0_map90,
      I1 => my_cpu_N1611,
      I2 => my_cpu_N209,
      I3 => my_cpu_next_state_0_map82,
      O => my_cpu_next_state_0_map91
    );
  my_cpu_next_state_1_81 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_next_state_or0010,
      I1 => my_cpu_md(7),
      I2 => my_cpu_sp_ctrl_cmp_eq0008,
      I3 => my_cpu_next_state_or0009,
      O => my_cpu_N138
    );
  my_cpu_next_state_1_231 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0014,
      I1 => my_cpu_cc(7),
      I2 => my_cpu_N197,
      I3 => my_cpu_N2511,
      O => my_cpu_N2351
    );
  my_cpu_iy_ctrl_1_77 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_iy_ctrl_1_map19,
      I1 => my_cpu_md(5),
      I2 => my_cpu_md(6),
      I3 => my_cpu_iy_ctrl_1_map11,
      O => my_cpu_iy_ctrl(1)
    );
  my_cpu_st_ctrl_1_6 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(5),
      I2 => my_cpu_N03,
      I3 => my_cpu_state(0),
      O => my_cpu_st_ctrl_1_map3
    );
  my_cpu_next_state_1_213_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ea(7),
      I1 => my_cpu_alu_ctrl_cmp_eq0027,
      I2 => my_cpu_dout_ctrl_cmp_eq0005,
      I3 => my_cpu_addr_ctrl_9_Q,
      O => N22099
    );
  my_cpu_next_state_1_213 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N258,
      I1 => my_cpu_N248,
      I2 => my_cpu_dout_ctrl_cmp_eq0010,
      I3 => N22099,
      O => my_cpu_next_state_1_2_map7
    );
  my_cpu_next_state_1_2119 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_alu_ctrl_mux0009_34_Q,
      I3 => my_cpu_op_code(5),
      O => my_cpu_next_state_1_2_map34
    );
  my_cpu_next_state_1_2137 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_next_state_1_2_map34,
      I1 => my_cpu_N250,
      I2 => my_cpu_N2321,
      I3 => N22101,
      O => my_cpu_next_state_1_2_map36
    );
  my_cpu_next_state_1_2206 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_next_state_1_2_map50,
      I1 => my_cpu_ea(2),
      I2 => my_cpu_N164,
      I3 => my_cpu_N199,
      O => my_cpu_next_state_1_2_map52
    );
  my_cpu_next_state_1_2254 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_next_state_1_2_map52,
      I1 => my_cpu_N209,
      I2 => my_cpu_N1611,
      I3 => N22103,
      O => my_cpu_next_state_1_2_map65
    );
  my_cpu_state_stack_0_mux0001_1_17 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_return_state_cmp_eq0015,
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_return_state_and0019,
      I3 => my_cpu_return_state_or0004,
      O => my_cpu_state_stack_0_mux0001_1_map7
    );
  my_cpu_state_stack_0_mux0001_0_21 : LUT4
    generic map(
      INIT => X"EC4C"
    )
    port map (
      I0 => my_cpu_cc_ctrl_and0034,
      I1 => my_cpu_return_state_cmp_eq0015,
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_return_state_or0004,
      O => my_cpu_state_stack_0_mux0001_0_map9
    );
  my_cpu_ix_ctrl_or00011 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N166,
      I1 => my_cpu_N193,
      I2 => my_cpu_sp_ctrl_cmp_eq0025,
      I3 => my_cpu_sp_ctrl_cmp_eq0037,
      O => my_cpu_ix_ctrl(2)
    );
  my_cpu_sp_ctrl_cmp_eq00251 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N234,
      O => my_cpu_sp_ctrl_cmp_eq0025
    );
  my_cpu_dout_ctrl_13_8 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N234,
      I1 => my_cpu_N247,
      I2 => my_cpu_dout_ctrl_cmp_eq0002,
      I3 => my_cpu_sp_ctrl_cmp_eq0014,
      O => my_cpu_dout_ctrl_13_map5
    );
  my_cpu_dout_ctrl_5_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N234,
      I1 => my_cpu_N249,
      I2 => my_cpu_sp_ctrl_cmp_eq0069,
      I3 => my_cpu_ix_ctrl(3),
      O => N10131
    );
  my_cpu_dout_ctrl_5_11 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0009,
      I1 => my_cpu_N248,
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_N197,
      O => my_cpu_N2821
    );
  my_cpu_dout_ctrl_7_SW0 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N2821,
      I1 => my_cpu_accb_ctrl_and0000,
      I2 => my_cpu_pre_code(0),
      I3 => my_cpu_iy_ctrl(3),
      O => N10138
    );
  my_cpu_sp_ctrl_cmp_eq00381 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1621,
      O => my_cpu_sp_ctrl_cmp_eq0038
    );
  my_cpu_sp_ctrl_cmp_eq00341 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_N194,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1611,
      O => my_cpu_sp_ctrl_cmp_eq0034
    );
  my_cpu_dout_ctrl_2_21 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N164,
      I1 => my_cpu_N260,
      I2 => my_cpu_dout_ctrl_cmp_eq0022,
      I3 => my_cpu_sp_ctrl_cmp_eq0034,
      O => my_cpu_N339
    );
  my_cpu_dout_ctrl_2_11 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_N3331,
      I2 => my_cpu_N202,
      I3 => my_cpu_N163,
      O => my_cpu_N276
    );
  my_cpu_dout_ctrl_9_3 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N248,
      I1 => my_cpu_N260,
      I2 => my_cpu_sp_ctrl(3),
      I3 => my_cpu_sp_ctrl_cmp_eq0028,
      O => my_cpu_dout_ctrl_9_map2
    );
  my_cpu_sp_ctrl_cmp_eq00421 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N163,
      O => my_cpu_sp_ctrl_cmp_eq0042
    );
  my_cpu_next_state_1_151 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N235,
      I1 => my_cpu_N249,
      I2 => my_cpu_N2511,
      I3 => my_cpu_N259,
      O => my_cpu_N158
    );
  my_cpu_acca_or000028_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_acca_ctrl_2_map21,
      I1 => my_cpu_acca_ctrl_2_map15,
      I2 => my_cpu_acca_ctrl(1),
      O => N22107
    );
  my_cpu_acca_or000028 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_ix_ctrl(0),
      I1 => my_cpu_acca_or0000_map3,
      I2 => my_cpu_acca_ctrl(3),
      I3 => N22107,
      O => my_cpu_acca_or0000
    );
  my_cpu_pc_ctrl_3_9 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N257,
      I2 => my_cpu_alu_ctrl_cmp_eq0003,
      I3 => my_cpu_op_code_3_0_rom0000_53_Q,
      O => my_cpu_pc_ctrl_3_map5
    );
  my_cpu_alu_ctrl_26_13_SW0 : LUT4
    generic map(
      INIT => X"AA8A"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0035,
      I1 => my_cpu_iv(1),
      I2 => my_cpu_iv(2),
      I3 => my_cpu_iv(0),
      O => N22109
    );
  my_cpu_alu_ctrl_26_13 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N22109,
      I1 => my_cpu_op_code_3_0_rom0000_132_Q,
      I2 => my_cpu_N258,
      I3 => my_cpu_N247,
      O => my_cpu_alu_ctrl_26_map5
    );
  my_cpu_acca_ctrl_2_34_SW0 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_sp_ctrl_cmp_eq0057,
      I2 => my_cpu_md(1),
      I3 => my_cpu_N309,
      O => N22111
    );
  my_cpu_acca_ctrl_2_34 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N197,
      I1 => my_cpu_N164,
      I2 => my_cpu_acca_ctrl_2_map13,
      I3 => N22111,
      O => my_cpu_acca_ctrl_2_map14
    );
  my_cpu_next_state_2_71 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(7),
      O => my_cpu_next_state_2_map4
    );
  my_cpu_next_state_2_163_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N233,
      I1 => my_cpu_N246,
      I2 => my_cpu_alu_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code_3_0_rom0000_58_Q,
      O => N22115
    );
  my_cpu_next_state_2_163 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N22115,
      I1 => my_cpu_return_state_cmp_eq0024,
      I2 => my_cpu_alu_ctrl_cmp_eq0025,
      I3 => my_cpu_next_state_2_map43,
      O => my_cpu_next_state_2_map44
    );
  my_cpu_next_state_2_207_SW0 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_N1171,
      I1 => my_cpu_N139,
      I2 => my_cpu_ea(6),
      I3 => my_cpu_dout_ctrl_cmp_eq0020,
      O => N22117
    );
  my_cpu_next_state_2_207 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N22117,
      I1 => my_cpu_sp_ctrl_cmp_eq0008,
      I2 => my_cpu_next_state_mux0051(2),
      I3 => my_cpu_md(7),
      O => my_cpu_next_state_2_map52
    );
  my_cpu_next_state_1_183 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_or0002,
      I1 => my_cpu_state_stack_0_1_141,
      I2 => my_cpu_next_state_1_map48,
      I3 => my_cpu_md(4),
      O => my_cpu_next_state_1_map49
    );
  my_cpu_next_state_1_283 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N234,
      I1 => my_cpu_N3021,
      I2 => my_cpu_N2351,
      I3 => my_cpu_next_state_1_map67,
      O => my_cpu_next_state_1_map69
    );
  my_cpu_next_state_1_325 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0045,
      I1 => my_cpu_sp_ctrl_cmp_eq0024,
      I2 => my_cpu_dout_ctrl_cmp_eq0002,
      I3 => N22119,
      O => my_cpu_next_state_1_map81
    );
  my_cpu_next_state_1_368 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_N166,
      I1 => my_cpu_N223,
      I2 => my_cpu_ea(5),
      I3 => my_cpu_N158,
      O => my_cpu_next_state_1_map88
    );
  my_cpu_next_state_1_463 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_op_code(2),
      O => my_cpu_next_state_1_map113
    );
  my_cpu_next_state_1_519 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_next_state_1_map123,
      I1 => my_cpu_N257,
      I2 => my_cpu_N250,
      I3 => N22121,
      O => my_cpu_next_state_1_map125
    );
  my_cpu_next_state_1_592_SW0 : LUT4
    generic map(
      INIT => X"F3F1"
    )
    port map (
      I0 => my_cpu_N1181,
      I1 => my_cpu_N1971,
      I2 => my_cpu_ea(2),
      I3 => my_cpu_ea(4),
      O => N22123
    );
  my_cpu_next_state_1_592 : LUT4
    generic map(
      INIT => X"3111"
    )
    port map (
      I0 => N22123,
      I1 => my_cpu_ea(1),
      I2 => my_cpu_N2511,
      I3 => my_cpu_N233,
      O => my_cpu_next_state_1_map137
    );
  my_cpu_sp_ctrl_cmp_eq006211 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_ea(4),
      I1 => my_cpu_ea(3),
      I2 => my_cpu_ea(2),
      I3 => my_cpu_N1411,
      O => my_cpu_sp_ctrl_cmp_eq0068
    );
  my_cpu_pc_ctrl_4_3 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N199,
      I1 => my_cpu_N249,
      I2 => my_cpu_sp_ctrl_cmp_eq0014,
      I3 => my_cpu_dout_ctrl_cmp_eq0002,
      O => my_cpu_pc_ctrl_4_map2
    );
  my_cpu_pc_ctrl_4_6 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N257,
      I2 => my_cpu_alu_ctrl_cmp_eq0003,
      I3 => my_cpu_op_code_3_0_rom0000_54_Q,
      O => my_cpu_pc_ctrl_4_map4
    );
  my_cpu_pc_ctrl_5_82_SW0 : LUT4
    generic map(
      INIT => X"F3F1"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_pc_ctrl_5_map7,
      I3 => my_cpu_pc_ctrl_5_map13,
      O => N22125
    );
  my_cpu_pc_ctrl_5_82 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_pc_ctrl_5_map4,
      I1 => my_cpu_N257,
      I2 => my_cpu_N250,
      I3 => N22125,
      O => my_cpu_pc_ctrl_5_map20
    );
  my_cpu_cc_ctrl_1_7 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_N2111,
      I1 => my_cpu_N2311,
      I2 => my_cpu_op_code(1),
      I3 => my_cpu_N246,
      O => my_cpu_cc_ctrl_1_map4
    );
  my_cpu_up_ctrl_2_31 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0003,
      I1 => my_cpu_N2521,
      I2 => my_cpu_sp_ctrl_cmp_eq0004,
      I3 => my_cpu_sp_ctrl_cmp_eq0001,
      O => my_cpu_up_ctrl_2_map10
    );
  my_cpu_up_ctrl_2_62 : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N163,
      I2 => my_cpu_sp_ctrl_cmp_eq0068,
      I3 => my_cpu_ea(5),
      O => my_cpu_up_ctrl_2_map15
    );
  my_cpu_up_ctrl_2_105 : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => my_cpu_N2511,
      I1 => my_cpu_N259,
      I2 => my_cpu_sp_ctrl_cmp_eq0068,
      I3 => my_cpu_N1331,
      O => my_cpu_up_ctrl_2_map26
    );
  my_cpu_up_ctrl_2_107 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_up_ctrl_2_map26,
      I1 => my_cpu_Mrom_md_3_0_rom000021,
      I2 => my_cpu_N246,
      I3 => my_cpu_N257,
      O => my_cpu_up_ctrl_2_map27
    );
  my_cpu_up_ctrl_2_123_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0059,
      I1 => my_cpu_N3131,
      I2 => my_cpu_md(4),
      I3 => my_cpu_md(7),
      O => N22127
    );
  my_cpu_up_ctrl_2_123 : LUT4
    generic map(
      INIT => X"555D"
    )
    port map (
      I0 => N22127,
      I1 => my_cpu_sp_ctrl_cmp_eq0011,
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_N165,
      O => my_cpu_up_ctrl_2_map33
    );
  my_cpu_pc_ctrl_2_141 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_N2321,
      I1 => my_cpu_N246,
      I2 => my_cpu_N175,
      I3 => my_cpu_md(6),
      O => my_cpu_pc_ctrl_2_map7
    );
  my_cpu_pc_ctrl_2_16 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0057,
      I1 => my_cpu_N207,
      I2 => my_cpu_N472,
      I3 => my_cpu_pc_ctrl_2_map7,
      O => my_cpu_pc_ctrl_2_map8
    );
  my_cpu_next_state_3_27_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N259,
      I1 => my_cpu_N250,
      I2 => my_cpu_next_state_3_map9,
      I3 => my_cpu_next_state_3_map3,
      O => N22129
    );
  my_cpu_next_state_3_27 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(4),
      I1 => my_cpu_ea(7),
      I2 => my_cpu_sp_ctrl(3),
      I3 => N22129,
      O => my_cpu_next_state_3_map11
    );
  my_cpu_next_state_3_75 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_cc_ctrl_and0034,
      O => my_cpu_next_state_3_map27
    );
  my_cpu_next_state_3_140 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_N2141,
      O => my_cpu_next_state_3_map37
    );
  my_cpu_sp_ctrl_2_8 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0006,
      I1 => my_cpu_dout_ctrl_cmp_eq0009,
      I2 => my_cpu_alu_ctrl_cmp_eq0003,
      I3 => my_cpu_sp_ctrl_cmp_eq0007,
      O => my_cpu_sp_ctrl_2_map4
    );
  my_cpu_sp_ctrl_2_18 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N1611,
      I2 => my_cpu_Mrom_md_3_0_rom000022,
      I3 => my_cpu_N257,
      O => my_cpu_sp_ctrl_2_map8
    );
  my_cpu_sp_ctrl_2_20 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_2_map8,
      I1 => my_cpu_ea(3),
      I2 => my_cpu_N164,
      I3 => my_cpu_N259,
      O => my_cpu_sp_ctrl_2_map9
    );
  my_cpu_sp_ctrl_2_25 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_2_map9,
      I1 => my_cpu_N2311,
      I2 => my_cpu_N246,
      I3 => my_cpu_sp_ctrl_cmp_eq0012,
      O => my_cpu_sp_ctrl_2_map11
    );
  my_cpu_next_state_4_98 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_sp_ctrl_cmp_eq0008,
      I2 => my_cpu_next_state_mux0051_4_1,
      I3 => N22131,
      O => my_cpu_next_state_4_map21
    );
  my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and000023 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => N44,
      I1 => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105,
      I2 => my_keyboard_my_ps2_keyboard_interface_hold_released_84,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done,
      O => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_and0000_map10
    );
  secd_ram_addr_hi_and0001_SW1 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => cpu_rw,
      I1 => cpu_data_in_0_and0008,
      I2 => cpu_addr(15),
      I3 => cpu_addr(14),
      O => N22133
    );
  secd_ram_addr_hi_and0001 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => cpu_vma,
      I1 => N14,
      I2 => N22133,
      I3 => secd_ram_addr_high_cs_cmp_eq0001,
      O => secd_ram_addr_hi_and0001_33
    );
  my_cpu_vma5 : LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(7),
      I2 => my_cpu_N2161,
      I3 => my_cpu_state(3),
      O => my_cpu_vma_map3
    );
  my_keyboard_kbd_write_and00021 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cpu_addr(7),
      I1 => N7,
      I2 => N12035,
      I3 => N54,
      O => my_keyboard_kbd_write_and0002
    );
  my_keyboard_kbd_read_and00002 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_address_5_map2,
      I2 => my_cpu_address_5_map6,
      I3 => cpu_addr(4),
      O => my_keyboard_kbd_read_and0000_map1
    );
  my_cpu_cc_out_2_or000031 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N2361,
      I1 => my_cpu_alu_ctrl_20_map2,
      I2 => my_cpu_alu_ctrl_20_map6,
      I3 => my_cpu_alu_ctrl_30_Q,
      O => my_cpu_cc_out_2_or0000_map2
    );
  Mmux_cpu_data_in_0_mux0001111 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_address_8_map2,
      I2 => my_cpu_address_8_map6,
      I3 => cpu_addr(9),
      O => N9
    );
  my_cpu_cc_out_3_or0000_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_32_Q,
      I1 => my_cpu_alu_ctrl_15_map2,
      I2 => my_cpu_alu_ctrl_15_map6,
      I3 => my_cpu_alu_ctrl_14_Q,
      O => N12169
    );
  my_cpu_address_15_15_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N415,
      I1 => my_cpu_ea(15),
      I2 => my_cpu_addr_ctrl_0_Q,
      I3 => my_cpu_address_15_map6,
      O => N22135
    );
  my_cpu_address_15_15 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc(15),
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_N1212,
      I3 => N22135,
      O => cpu_addr(15)
    );
  my_cpu_address_14_15_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N415,
      I1 => my_cpu_ea(14),
      I2 => my_cpu_addr_ctrl_0_Q,
      I3 => my_cpu_address_14_map6,
      O => N22137
    );
  my_cpu_address_14_15 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc(14),
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_N1212,
      I3 => N22137,
      O => cpu_addr(14)
    );
  my_cpu_address_13_15_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N415,
      I1 => my_cpu_ea(13),
      I2 => my_cpu_addr_ctrl_0_Q,
      I3 => my_cpu_address_13_map6,
      O => N22139
    );
  my_cpu_address_13_15 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc(13),
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_N1212,
      I3 => N22139,
      O => cpu_addr(13)
    );
  my_cpu_address_12_15_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N415,
      I1 => my_cpu_ea(12),
      I2 => my_cpu_addr_ctrl_0_Q,
      I3 => my_cpu_address_12_map6,
      O => N22141
    );
  my_cpu_address_12_15 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc(12),
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_N1212,
      I3 => N22141,
      O => cpu_addr(12)
    );
  my_cpu_address_11_15_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N415,
      I1 => my_cpu_ea(11),
      I2 => my_cpu_addr_ctrl_0_Q,
      I3 => my_cpu_address_11_map6,
      O => N22143
    );
  my_cpu_address_11_15 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc(11),
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_N1212,
      I3 => N22143,
      O => cpu_addr(11)
    );
  my_cpu_address_10_15_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N415,
      I1 => my_cpu_ea(10),
      I2 => my_cpu_addr_ctrl_0_Q,
      I3 => my_cpu_address_10_map6,
      O => N22145
    );
  my_cpu_address_10_15 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc(10),
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_N1212,
      I3 => N22145,
      O => cpu_addr(10)
    );
  Mmux_cpu_data_in_0_mux0001121 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_address_9_map2,
      I2 => my_cpu_address_9_map6,
      I3 => cpu_addr(8),
      O => N14
    );
  my_cpu_cc_mux0001_0_2 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_cc(7),
      I1 => my_cpu_cc_ctrl(2),
      I2 => my_cpu_cc_ctrl(1),
      I3 => my_cpu_cc_ctrl(0),
      O => my_cpu_cc_mux0001_0_map1
    );
  my_cpu_cc_mux0001_0_26 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_cc_mux0001_0_map8,
      I1 => my_cpu_sp_ctrl_cmp_eq0001,
      I2 => my_cpu_N2521,
      I3 => my_cpu_op_code_3_0_rom0000_208_Q,
      O => my_cpu_cc_mux0001_0_map10
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_96_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map5,
      I1 => make_secd_my_secd_system_my_control_unit_N21,
      I2 => make_secd_my_secd_system_my_control_unit_N33,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map21,
      O => N22147
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(8),
      I1 => make_secd_my_secd_system_my_control_unit_N34,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map3,
      I3 => N22147,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015(8)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_96_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map5,
      I1 => make_secd_my_secd_system_my_control_unit_N21,
      I2 => make_secd_my_secd_system_my_control_unit_N33,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map21,
      O => N22149
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(7),
      I1 => make_secd_my_secd_system_my_control_unit_N34,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map3,
      I3 => N22149,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015(7)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_96_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map5,
      I1 => make_secd_my_secd_system_my_control_unit_N21,
      I2 => make_secd_my_secd_system_my_control_unit_N33,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map21,
      O => N22151
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(6),
      I1 => make_secd_my_secd_system_my_control_unit_N34,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map3,
      I3 => N22151,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015(6)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_96_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map5,
      I1 => make_secd_my_secd_system_my_control_unit_N21,
      I2 => make_secd_my_secd_system_my_control_unit_N33,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map21,
      O => N22153
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(5),
      I1 => make_secd_my_secd_system_my_control_unit_N34,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map3,
      I3 => N22153,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015(5)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_96_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map5,
      I1 => make_secd_my_secd_system_my_control_unit_N21,
      I2 => make_secd_my_secd_system_my_control_unit_N33,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map21,
      O => N22155
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(4),
      I1 => make_secd_my_secd_system_my_control_unit_N34,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map3,
      I3 => N22155,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015(4)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_96_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map5,
      I1 => make_secd_my_secd_system_my_control_unit_N21,
      I2 => make_secd_my_secd_system_my_control_unit_N33,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map21,
      O => N22157
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(3),
      I1 => make_secd_my_secd_system_my_control_unit_N34,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map3,
      I3 => N22157,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015(3)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_96_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map5,
      I1 => make_secd_my_secd_system_my_control_unit_N21,
      I2 => make_secd_my_secd_system_my_control_unit_N33,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map21,
      O => N22159
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(2),
      I1 => make_secd_my_secd_system_my_control_unit_N34,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map3,
      I3 => N22159,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015(2)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_96_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map5,
      I1 => make_secd_my_secd_system_my_control_unit_N21,
      I2 => make_secd_my_secd_system_my_control_unit_N33,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map21,
      O => N22161
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(1),
      I1 => make_secd_my_secd_system_my_control_unit_N34,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map3,
      I3 => N22161,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015(1)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_96_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map5,
      I1 => make_secd_my_secd_system_my_control_unit_N21,
      I2 => make_secd_my_secd_system_my_control_unit_N33,
      I3 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map21,
      O => N22163
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(0),
      I1 => make_secd_my_secd_system_my_control_unit_N34,
      I2 => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map3,
      I3 => N22163,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015(0)
    );
  secd_control_cs_mux00001_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_address_4_map2,
      I2 => my_cpu_address_4_map6,
      I3 => cpu_addr(5),
      O => N12898
    );
  my_cpu_cc_out_0_or00021 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_1_map2,
      I1 => my_cpu_alu_ctrl_1_map6,
      I2 => my_cpu_alu_ctrl_5_map2,
      I3 => my_cpu_alu_ctrl_5_map6,
      O => my_cpu_cc_out_0_or0002
    );
  my_cpu_cc_out_0_or00001 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_0_map2,
      I1 => my_cpu_alu_ctrl_0_map6,
      I2 => my_cpu_alu_ctrl_4_map2,
      I3 => my_cpu_alu_ctrl_4_map6,
      O => my_cpu_cc_out_0_or0000
    );
  my_cpu_cc_mux0001_6_122 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_alu_ctrl_17_Q,
      I1 => my_cpu_alu_ctrl_19_Q,
      I2 => my_cpu_alu_ctrl_24_Q,
      I3 => my_cpu_alu_ctrl_21_Q,
      O => my_cpu_cc_mux0001_6_12_map1
    );
  my_cpu_cc_mux0001_1_2 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_cc(6),
      I1 => my_cpu_cc_ctrl(2),
      I2 => my_cpu_cc_ctrl(1),
      I3 => my_cpu_cc_ctrl(0),
      O => my_cpu_cc_mux0001_1_map1
    );
  my_cpu_cc_mux0001_1_5 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_left(6),
      I1 => my_cpu_alu_ctrl_22_Q,
      I2 => my_cpu_alu_ctrl_26_Q,
      I3 => my_cpu_alu_ctrl_24_Q,
      O => my_cpu_cc_mux0001_1_map3
    );
  Mmux_cpu_data_in_7_1123 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_address_8_map2,
      I2 => my_cpu_address_8_map6,
      I3 => cpu_addr(9),
      O => Mmux_cpu_data_in_0_1_map49
    );
  my_cpu_out_alu_0_11 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_14_map2,
      I1 => my_cpu_alu_ctrl_14_map6,
      I2 => my_cpu_daa_reg_or0003,
      O => my_cpu_N332
    );
  my_cpu_out_alu_or00062 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_3_Q,
      I1 => my_cpu_alu_ctrl_5_map2,
      I2 => my_cpu_alu_ctrl_5_map6,
      I3 => my_cpu_N2361,
      O => my_cpu_out_alu_or0006
    );
  my_cpu_cc_out_2_or000032 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_10_map2,
      I1 => my_cpu_alu_ctrl_10_map6,
      I2 => my_cpu_alu_ctrl_12_Q,
      I3 => my_cpu_alu_ctrl_1_Q,
      O => my_cpu_N2361
    );
  my_cpu_address_2_13 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_sp(2),
      I1 => my_cpu_addr_ctrl_6_Q,
      I2 => my_cpu_addr_ctrl_7_Q,
      O => my_cpu_address_2_map7
    );
  my_cpu_address_0_0 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N3021,
      I1 => my_cpu_N266,
      I2 => my_cpu_N220,
      I3 => my_cpu_addr_ctrl_0_Q,
      O => my_cpu_address_0_map0
    );
  my_cpu_cc_mux0001_3_2 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_cc(4),
      I1 => my_cpu_cc_ctrl(2),
      I2 => my_cpu_cc_ctrl(1),
      I3 => my_cpu_cc_ctrl(0),
      O => my_cpu_cc_mux0001_3_map1
    );
  my_cpu_cc_mux0001_3_33_SW0 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_N250,
      I2 => my_cpu_Mmux_alu_ctrl_mux0008_5_f519,
      I3 => my_cpu_N257,
      O => N22165
    );
  my_cpu_pc_ctrl_5_1010 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N197,
      I1 => my_cpu_N3021,
      I2 => my_cpu_N1611,
      I3 => my_cpu_N3331,
      O => my_cpu_pc_ctrl_5_1_map0
    );
  my_cpu_pc_ctrl_5_118 : LUT4
    generic map(
      INIT => X"C444"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md(3),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(2),
      O => my_cpu_pc_ctrl_5_1_map8
    );
  my_cpu_sp_ctrl_cmp_eq00511 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N160,
      O => my_cpu_sp_ctrl_cmp_eq0051
    );
  my_cpu_sp_ctrl_cmp_eq00501 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N3021,
      O => my_cpu_sp_ctrl_cmp_eq0050
    );
  my_cpu_up_1_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_1_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(1),
      O => N22167
    );
  my_cpu_up_1_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(4),
      I1 => cpu_data_in(1),
      I2 => my_cpu_up_1_mux0000_map7,
      I3 => N22167,
      O => my_cpu_up_1_mux0000
    );
  my_cpu_sp_1_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_1_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(1),
      O => N22169
    );
  my_cpu_sp_1_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(4),
      I1 => cpu_data_in(1),
      I2 => my_cpu_sp_1_mux0000_map7,
      I3 => N22169,
      O => my_cpu_sp_1_mux0000
    );
  my_cpu_pc_1_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(1),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_1_mux0000_map0
    );
  my_cpu_pc_1_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_1_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(1),
      O => N22171
    );
  my_cpu_pc_1_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(3),
      I1 => cpu_data_in(1),
      I2 => my_cpu_pc_1_mux0000_map4,
      I3 => N22171,
      O => my_cpu_pc_1_mux0000
    );
  my_cpu_md_1_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu_1_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(1),
      O => N22173
    );
  my_cpu_md_1_mux000120 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_md_0_mux0001_map0,
      I1 => cpu_data_in(1),
      I2 => my_cpu_md_1_mux0001_map3,
      I3 => N22173,
      O => my_cpu_md_1_mux0001
    );
  my_cpu_sp_ctrl_cmp_eq00541 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1611,
      O => my_cpu_sp_ctrl_cmp_eq0054
    );
  my_cpu_address_1_13 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_sp(1),
      I1 => my_cpu_addr_ctrl_6_Q,
      I2 => my_cpu_addr_ctrl_7_Q,
      O => my_cpu_address_1_map7
    );
  Mmux_cpu_data_in_4_134 : LUT4
    generic map(
      INIT => X"FE54"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => my_keyboard_my_ps2_keyboard_interface_left_shift_key_99,
      I2 => my_keyboard_my_ps2_keyboard_interface_right_shift_key_81,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_ascii(4),
      O => Mmux_cpu_data_in_4_1_map15
    );
  Mmux_cpu_data_in_4_1215 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_address_8_map2,
      I2 => my_cpu_address_8_map6,
      I3 => Mmux_cpu_data_in_4_1_map46,
      O => Mmux_cpu_data_in_4_1_map48
    );
  Mmux_cpu_data_in_3_1215 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_N106,
      I1 => my_cpu_address_8_map2,
      I2 => my_cpu_address_8_map6,
      I3 => Mmux_cpu_data_in_3_1_map46,
      O => Mmux_cpu_data_in_3_1_map48
    );
  my_cpu_right_ctrl_cmp_eq00031 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(0),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(3),
      I3 => my_cpu_md(2),
      O => my_cpu_right_ctrl_cmp_eq0003
    );
  my_cpu_out_alu_or000211 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_7_map2,
      I1 => my_cpu_alu_ctrl_7_map6,
      I2 => my_cpu_daa_reg_or0004,
      O => my_cpu_N1921
    );
  my_cpu_out_alu_10_111 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => my_cpu_alu_ctrl_7_map2,
      I1 => my_cpu_out_alu_or0002_157,
      I2 => my_cpu_alu_ctrl_7_map6,
      O => my_cpu_N1931
    );
  my_cpu_out_alu_0_211 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_23_map2,
      I1 => my_cpu_alu_ctrl_23_map6,
      I2 => my_cpu_N1931,
      O => my_cpu_N1232
    );
  my_cpu_daa_reg_or00031 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_18_map2,
      I1 => my_cpu_alu_ctrl_18_map6,
      I2 => my_cpu_alu_ctrl_16_Q,
      I3 => my_cpu_alu_ctrl_20_Q,
      O => my_cpu_daa_reg_or0003
    );
  my_cpu_daa_reg_or00021 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_19_map2,
      I1 => my_cpu_alu_ctrl_19_map6,
      I2 => my_cpu_alu_ctrl_17_Q,
      I3 => my_cpu_alu_ctrl_15_Q,
      O => my_cpu_daa_reg_or0002
    );
  my_cpu_out_alu_or00000 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_25_map2,
      I1 => my_cpu_alu_ctrl_25_map6,
      I2 => my_cpu_alu_ctrl_12_map2,
      I3 => my_cpu_alu_ctrl_12_map6,
      O => my_cpu_out_alu_or0000_map0
    );
  my_cpu_alu_ctrl_34_2 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0011,
      I1 => my_cpu_N247,
      I2 => my_cpu_N258,
      I3 => my_cpu_op_code_3_0_rom0000_140_Q,
      O => my_cpu_alu_ctrl_34_map1
    );
  my_cpu_alu_ctrl_30_2 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0033,
      I1 => my_cpu_N247,
      I2 => my_cpu_N258,
      I3 => my_cpu_op_code_3_0_rom0000_136_Q,
      O => my_cpu_alu_ctrl_30_map1
    );
  my_cpu_up_2_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_2_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(2),
      O => N22175
    );
  my_cpu_up_2_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(4),
      I1 => cpu_data_in(2),
      I2 => my_cpu_up_2_mux0000_map7,
      I3 => N22175,
      O => my_cpu_up_2_mux0000
    );
  my_cpu_sp_2_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_2_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(2),
      O => N22177
    );
  my_cpu_sp_2_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(4),
      I1 => cpu_data_in(2),
      I2 => my_cpu_sp_2_mux0000_map7,
      I3 => N22177,
      O => my_cpu_sp_2_mux0000
    );
  my_cpu_pc_2_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(2),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_2_mux0000_map0
    );
  my_cpu_pc_2_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_2_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(2),
      O => N22179
    );
  my_cpu_pc_2_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(3),
      I1 => cpu_data_in(2),
      I2 => my_cpu_pc_2_mux0000_map4,
      I3 => N22179,
      O => my_cpu_pc_2_mux0000
    );
  my_cpu_md_2_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu_2_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(2),
      O => N22181
    );
  my_cpu_md_2_mux000120 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_md_0_mux0001_map0,
      I1 => cpu_data_in(2),
      I2 => my_cpu_md_2_mux0001_map3,
      I3 => N22181,
      O => my_cpu_md_2_mux0001
    );
  my_cpu_up_3_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_3_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(3),
      O => N22183
    );
  my_cpu_up_3_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(4),
      I1 => cpu_data_in(3),
      I2 => my_cpu_up_3_mux0000_map7,
      I3 => N22183,
      O => my_cpu_up_3_mux0000
    );
  my_cpu_sp_3_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_3_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(3),
      O => N22185
    );
  my_cpu_sp_3_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(4),
      I1 => cpu_data_in(3),
      I2 => my_cpu_sp_3_mux0000_map7,
      I3 => N22185,
      O => my_cpu_sp_3_mux0000
    );
  my_cpu_pc_3_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(3),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_3_mux0000_map0
    );
  my_cpu_pc_3_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_3_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(3),
      O => N22187
    );
  my_cpu_pc_3_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(3),
      I1 => cpu_data_in(3),
      I2 => my_cpu_pc_3_mux0000_map4,
      I3 => N22187,
      O => my_cpu_pc_3_mux0000
    );
  my_cpu_md_3_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu_3_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(3),
      O => N22189
    );
  my_cpu_md_3_mux000120 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_md_0_mux0001_map0,
      I1 => cpu_data_in(3),
      I2 => my_cpu_md_3_mux0001_map3,
      I3 => N22189,
      O => my_cpu_md_3_mux0001
    );
  my_cpu_up_4_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_4_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(4),
      O => N22191
    );
  my_cpu_up_4_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(4),
      I1 => cpu_data_in(4),
      I2 => my_cpu_up_4_mux0000_map7,
      I3 => N22191,
      O => my_cpu_up_4_mux0000
    );
  my_cpu_sp_4_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_4_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(4),
      O => N22193
    );
  my_cpu_sp_4_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(4),
      I1 => cpu_data_in(4),
      I2 => my_cpu_sp_4_mux0000_map7,
      I3 => N22193,
      O => my_cpu_sp_4_mux0000
    );
  my_cpu_pc_4_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(4),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_4_mux0000_map0
    );
  my_cpu_pc_4_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_4_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(4),
      O => N22195
    );
  my_cpu_pc_4_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(3),
      I1 => cpu_data_in(4),
      I2 => my_cpu_pc_4_mux0000_map4,
      I3 => N22195,
      O => my_cpu_pc_4_mux0000
    );
  my_cpu_md_4_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_md_ctrl(2),
      I1 => my_cpu_out_alu_4_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(4),
      O => N22197
    );
  my_cpu_md_4_mux000120 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_md_0_mux0001_map0,
      I1 => cpu_data_in(4),
      I2 => my_cpu_md_4_mux0001_map3,
      I3 => N22197,
      O => my_cpu_md_4_mux0001
    );
  my_cpu_pc_5_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(5),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_5_mux0000_map0
    );
  my_cpu_pc_6_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(6),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_6_mux0000_map0
    );
  my_cpu_pc_7_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(7),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_7_mux0000_map0
    );
  my_cpu_up_8_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_8_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(8),
      O => N22199
    );
  my_cpu_up_8_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(3),
      I1 => cpu_data_in(0),
      I2 => my_cpu_up_8_mux0000_map7,
      I3 => N22199,
      O => my_cpu_up_8_mux0000
    );
  my_cpu_sp_8_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_8_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(8),
      O => N22201
    );
  my_cpu_sp_8_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(3),
      I1 => cpu_data_in(0),
      I2 => my_cpu_sp_8_mux0000_map7,
      I3 => N22201,
      O => my_cpu_sp_8_mux0000
    );
  my_cpu_acca_mux0001_7_17_SW0 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(0),
      I1 => my_cpu_acca_ctrl(1),
      I2 => my_cpu_acca_mux0001_7_map3,
      O => N22203
    );
  my_cpu_acca_mux0001_7_17 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_out_alu(8),
      I1 => my_cpu_acca_ctrl_2_map21,
      I2 => N22203,
      I3 => my_cpu_acca_ctrl_2_map15,
      O => my_cpu_acca_mux0001(7)
    );
  my_cpu_pc_8_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(8),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_8_mux0000_map0
    );
  my_cpu_pc_8_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_8_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(8),
      O => N22205
    );
  my_cpu_pc_8_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(4),
      I1 => cpu_data_in(0),
      I2 => my_cpu_pc_8_mux0000_map4,
      I3 => N22205,
      O => my_cpu_pc_8_mux0000
    );
  my_cpu_Mrom_md_3_0_rom0000162 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(3),
      O => my_cpu_Mrom_md_3_0_rom000015
    );
  my_cpu_up_9_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_9_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(9),
      O => N22207
    );
  my_cpu_up_9_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(3),
      I1 => cpu_data_in(1),
      I2 => my_cpu_up_9_mux0000_map7,
      I3 => N22207,
      O => my_cpu_up_9_mux0000
    );
  my_cpu_sp_9_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_9_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(9),
      O => N22209
    );
  my_cpu_sp_9_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(3),
      I1 => cpu_data_in(1),
      I2 => my_cpu_sp_9_mux0000_map7,
      I3 => N22209,
      O => my_cpu_sp_9_mux0000
    );
  my_cpu_acca_mux0001_6_17_SW0 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(1),
      I1 => my_cpu_acca_ctrl(1),
      I2 => my_cpu_acca_mux0001_6_map3,
      O => N22211
    );
  my_cpu_acca_mux0001_6_17 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_out_alu(9),
      I1 => my_cpu_acca_ctrl_2_map21,
      I2 => N22211,
      I3 => my_cpu_acca_ctrl_2_map15,
      O => my_cpu_acca_mux0001(6)
    );
  my_cpu_pc_9_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(9),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_9_mux0000_map0
    );
  my_cpu_pc_9_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_9_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(9),
      O => N22213
    );
  my_cpu_pc_9_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(4),
      I1 => cpu_data_in(1),
      I2 => my_cpu_pc_9_mux0000_map4,
      I3 => N22213,
      O => my_cpu_pc_9_mux0000
    );
  my_cpu_up_10_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_10_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(10),
      O => N22215
    );
  my_cpu_up_10_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(3),
      I1 => cpu_data_in(2),
      I2 => my_cpu_up_10_mux0000_map7,
      I3 => N22215,
      O => my_cpu_up_10_mux0000
    );
  my_cpu_sp_10_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_10_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(10),
      O => N22217
    );
  my_cpu_sp_10_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(3),
      I1 => cpu_data_in(2),
      I2 => my_cpu_sp_10_mux0000_map7,
      I3 => N22217,
      O => my_cpu_sp_10_mux0000
    );
  my_cpu_acca_mux0001_5_8 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_acca_ctrl(1),
      I1 => my_cpu_out_alu_2_map17,
      I2 => my_cpu_out_alu_addsub0000(2),
      I3 => my_cpu_out_alu_or0000,
      O => my_cpu_acca_mux0001_5_map4
    );
  my_cpu_pc_10_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(10),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_10_mux0000_map0
    );
  my_cpu_pc_10_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_10_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(10),
      O => N22219
    );
  my_cpu_pc_10_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(4),
      I1 => cpu_data_in(2),
      I2 => my_cpu_pc_10_mux0000_map4,
      I3 => N22219,
      O => my_cpu_pc_10_mux0000
    );
  my_cpu_up_11_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_11_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(11),
      O => N22221
    );
  my_cpu_up_11_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(3),
      I1 => cpu_data_in(3),
      I2 => my_cpu_up_11_mux0000_map7,
      I3 => N22221,
      O => my_cpu_up_11_mux0000
    );
  my_cpu_sp_11_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_11_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(11),
      O => N22223
    );
  my_cpu_sp_11_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(3),
      I1 => cpu_data_in(3),
      I2 => my_cpu_sp_11_mux0000_map7,
      I3 => N22223,
      O => my_cpu_sp_11_mux0000
    );
  my_cpu_acca_mux0001_4_8 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_acca_ctrl(1),
      I1 => my_cpu_out_alu_3_map17,
      I2 => my_cpu_out_alu_addsub0000(3),
      I3 => my_cpu_out_alu_or0000,
      O => my_cpu_acca_mux0001_4_map4
    );
  my_cpu_pc_11_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(11),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_11_mux0000_map0
    );
  my_cpu_pc_11_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_11_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(11),
      O => N22225
    );
  my_cpu_pc_11_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(4),
      I1 => cpu_data_in(3),
      I2 => my_cpu_pc_11_mux0000_map4,
      I3 => N22225,
      O => my_cpu_pc_11_mux0000
    );
  my_cpu_up_12_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_12_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(12),
      O => N22227
    );
  my_cpu_up_12_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(3),
      I1 => cpu_data_in(4),
      I2 => my_cpu_up_12_mux0000_map7,
      I3 => N22227,
      O => my_cpu_up_12_mux0000
    );
  my_cpu_sp_12_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_12_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(12),
      O => N22229
    );
  my_cpu_sp_12_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(3),
      I1 => cpu_data_in(4),
      I2 => my_cpu_sp_12_mux0000_map7,
      I3 => N22229,
      O => my_cpu_sp_12_mux0000
    );
  my_cpu_acca_mux0001_3_8 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_acca_ctrl(1),
      I1 => my_cpu_out_alu_4_map17,
      I2 => my_cpu_out_alu_addsub0000(4),
      I3 => my_cpu_out_alu_or0000,
      O => my_cpu_acca_mux0001_3_map4
    );
  my_cpu_pc_12_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(12),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_12_mux0000_map0
    );
  my_cpu_pc_12_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_12_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(12),
      O => N22231
    );
  my_cpu_pc_12_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(4),
      I1 => cpu_data_in(4),
      I2 => my_cpu_pc_12_mux0000_map4,
      I3 => N22231,
      O => my_cpu_pc_12_mux0000
    );
  my_cpu_up_13_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_13_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(13),
      O => N22233
    );
  my_cpu_up_13_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(3),
      I1 => cpu_data_in(5),
      I2 => my_cpu_up_13_mux0000_map7,
      I3 => N22233,
      O => my_cpu_up_13_mux0000
    );
  my_cpu_sp_13_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_13_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(13),
      O => N22235
    );
  my_cpu_sp_13_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(3),
      I1 => cpu_data_in(5),
      I2 => my_cpu_sp_13_mux0000_map7,
      I3 => N22235,
      O => my_cpu_sp_13_mux0000
    );
  my_cpu_pc_13_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(13),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_13_mux0000_map0
    );
  my_cpu_pc_13_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_13_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(13),
      O => N22237
    );
  my_cpu_pc_13_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(4),
      I1 => cpu_data_in(5),
      I2 => my_cpu_pc_13_mux0000_map4,
      I3 => N22237,
      O => my_cpu_pc_13_mux0000
    );
  my_cpu_up_14_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_up_ctrl(2),
      I1 => my_cpu_out_alu_14_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(14),
      O => N22239
    );
  my_cpu_up_14_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up_ctrl(3),
      I1 => cpu_data_in(6),
      I2 => my_cpu_up_14_mux0000_map7,
      I3 => N22239,
      O => my_cpu_up_14_mux0000
    );
  my_cpu_sp_14_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl(2),
      I1 => my_cpu_out_alu_14_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(14),
      O => N22241
    );
  my_cpu_sp_14_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl(3),
      I1 => cpu_data_in(6),
      I2 => my_cpu_sp_14_mux0000_map7,
      I3 => N22241,
      O => my_cpu_sp_14_mux0000
    );
  my_cpu_pc_14_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(14),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_14_mux0000_map0
    );
  my_cpu_pc_14_mux000022_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_out_alu_14_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(14),
      O => N22243
    );
  my_cpu_pc_14_mux000022 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc_ctrl(4),
      I1 => cpu_data_in(6),
      I2 => my_cpu_pc_14_mux0000_map4,
      I3 => N22243,
      O => my_cpu_pc_14_mux0000
    );
  my_cpu_pc_15_mux00000 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_pc_add0000(15),
      I1 => my_cpu_N224,
      I2 => my_cpu_pc_ctrl_5_map20,
      I3 => my_cpu_pc_ctrl_5_map25,
      O => my_cpu_pc_15_mux0000_map0
    );
  my_cpu_out_alu_or0003_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_4_map2,
      I1 => my_cpu_alu_ctrl_4_map6,
      I2 => my_cpu_daa_reg_or0001,
      O => N17652
    );
  my_cpu_Mrom_md_3_0_rom0000211 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md(2),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(1),
      O => my_cpu_Mrom_md_3_0_rom000020
    );
  my_cpu_Mrom_md_3_0_rom0000191 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md(0),
      I2 => my_cpu_md(2),
      I3 => my_cpu_md(1),
      O => my_cpu_Mrom_md_3_0_rom000018
    );
  my_cpu_left_ctrl_6_21 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(6),
      O => my_cpu_N2611
    );
  my_cpu_dout_ctrl_cmp_eq00051 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N197,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N338,
      O => my_cpu_dout_ctrl_cmp_eq0005
    );
  my_cpu_right_or0000121 : LUT4
    generic map(
      INIT => X"FF9F"
    )
    port map (
      I0 => my_cpu_op_code(1),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(0),
      O => my_cpu_N1831
    );
  my_cpu_Mrom_md_3_0_rom0000231 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md(3),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(2),
      O => my_cpu_Mrom_md_3_0_rom000022
    );
  my_cpu_sp_ctrl_cmp_eq00441 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N1621,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(6),
      I3 => my_cpu_N2411,
      O => my_cpu_sp_ctrl_cmp_eq0044
    );
  my_cpu_Mrom_md_3_0_rom0000221 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md(0),
      I2 => my_cpu_md(2),
      I3 => my_cpu_md(1),
      O => my_cpu_Mrom_md_3_0_rom000021
    );
  my_cpu_Mrom_md_3_0_rom00001 : LUT4
    generic map(
      INIT => X"2AFF"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md(2),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(3),
      O => my_cpu_Mrom_md_3_0_rom0000
    );
  my_cpu_left_ctrl_cmp_eq00031 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N266,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N248,
      O => my_cpu_left_ctrl_cmp_eq0003
    );
  my_cpu_left_ctrl_cmp_eq00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_N266,
      I3 => my_cpu_N250,
      O => my_cpu_left_ctrl_cmp_eq0000
    );
  my_cpu_alu_ctrl_mux0013_33_1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(2),
      O => my_cpu_cond_true_cmp_eq0003
    );
  my_cpu_cc_mux0001_4_5 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_left(3),
      I1 => my_cpu_alu_ctrl_22_Q,
      I2 => my_cpu_alu_ctrl_24_Q,
      O => my_cpu_cc_mux0001_4_map3
    );
  my_cpu_dout_ctrl_cmp_eq00281 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_N194,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N160,
      O => my_cpu_dout_ctrl_cmp_eq0028
    );
  my_cpu_sp_ctrl_cmp_eq00141 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_N1621,
      I2 => my_cpu_N220,
      I3 => my_cpu_N239,
      O => my_cpu_sp_ctrl_cmp_eq0014
    );
  my_cpu_alu_ctrl_cmp_eq00161 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N1611,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(6),
      I3 => my_cpu_N2411,
      O => my_cpu_alu_ctrl_cmp_eq0016
    );
  my_cpu_dout_ctrl_cmp_eq001011 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_N220,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(6),
      I3 => my_cpu_state(3),
      O => my_cpu_N3331
    );
  my_cpu_out_alu_mux0001_0_SW1 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_carry_in_mux0000,
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_alu_ctrl_25_Q,
      I3 => my_cpu_right(0),
      O => N22245
    );
  my_cpu_out_alu_mux0001_0_Q : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_left(0),
      I1 => my_cpu_alu_ctrl_12_map6,
      I2 => N22245,
      I3 => my_cpu_alu_ctrl_12_map2,
      O => my_cpu_out_alu_mux0001(0)
    );
  my_cpu_dout_ctrl_cmp_eq00181 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_N166,
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(1),
      O => my_cpu_dout_ctrl_cmp_eq0018
    );
  my_cpu_alu_ctrl_cmp_eq00241 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N266,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N2511,
      O => my_cpu_alu_ctrl_cmp_eq0024
    );
  my_cpu_dout_ctrl_cmp_eq00261 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N338,
      O => my_cpu_dout_ctrl_cmp_eq0026
    );
  my_cpu_dout_ctrl_cmp_eq00021 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N236,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N338,
      O => my_cpu_dout_ctrl_cmp_eq0002
    );
  my_cpu_next_state_7_3_SW1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_sp_ctrl(3),
      I1 => my_cpu_dout_ctrl_cmp_eq0018,
      I2 => my_cpu_dout_ctrl_cmp_eq0002,
      O => N22247
    );
  my_cpu_next_state_7_3 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N22247,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N166,
      O => my_cpu_N120
    );
  my_cpu_sp_ctrl_cmp_eq00131 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N1621,
      I2 => my_cpu_N258,
      O => my_cpu_sp_ctrl_cmp_eq0013
    );
  my_cpu_alu_ctrl_cmp_eq00172 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N1621,
      I2 => my_cpu_N257,
      O => my_cpu_alu_ctrl_cmp_eq0017
    );
  my_cpu_alu_ctrl_cmp_eq00122 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N236,
      O => my_cpu_alu_ctrl_cmp_eq0012
    );
  my_cpu_sp_ctrl_cmp_eq00451 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N194,
      I1 => my_cpu_N263,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N239,
      O => my_cpu_sp_ctrl_cmp_eq0045
    );
  my_cpu_right_or000091 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(6),
      I3 => my_cpu_state(3),
      O => my_cpu_N258
    );
  my_cpu_dp_or000021 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(6),
      O => my_cpu_N257
    );
  my_cpu_cc_ctrl_1_210 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_N164,
      I2 => my_cpu_state(6),
      I3 => my_cpu_state(1),
      O => my_cpu_N1651
    );
  my_cpu_alu_ctrl_cmp_eq00141 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N194,
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N239,
      O => my_cpu_alu_ctrl_cmp_eq0014
    );
  my_cpu_alu_ctrl_cmp_eq000711 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(6),
      I3 => my_cpu_state(3),
      O => my_cpu_N236
    );
  my_cpu_next_state_6_33 : LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      I0 => my_cpu_N199,
      I1 => my_cpu_state(5),
      I2 => my_cpu_N1621,
      I3 => my_cpu_N235,
      O => my_cpu_next_state_6_3_map2
    );
  my_cpu_left_ctrl_0_19 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N257,
      I2 => my_cpu_alu_ctrl_cmp_eq0003,
      I3 => my_cpu_op_code_3_0_rom0000_80_Q,
      O => my_cpu_left_ctrl_0_map7
    );
  my_cpu_out_alu_mux0001_2_10 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_alu_ctrl_25_map2,
      I1 => my_cpu_alu_ctrl_25_map6,
      I2 => my_cpu_alu_ctrl_12_Q,
      I3 => my_cpu_out_alu_or0003_156,
      O => my_cpu_out_alu_mux0001_1_map6
    );
  my_cpu_right_ctrl_3_SW0 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0009,
      I1 => my_cpu_md(7),
      I2 => my_cpu_sp_ctrl_cmp_eq0008,
      I3 => my_cpu_Mrom_md_3_0_rom000021,
      O => N18344
    );
  my_cpu_alu_ctrl_2_481 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N1621,
      I1 => my_cpu_N2311,
      I2 => my_cpu_state(5),
      I3 => my_cpu_alu_ctrl_cmp_eq0022,
      O => my_cpu_alu_ctrl_2_4_map4
    );
  my_cpu_alu_ctrl_2_416 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_alu_ctrl_2_4_map4,
      I1 => my_cpu_N1611,
      I2 => my_cpu_N209,
      I3 => my_cpu_alu_ctrl_2_4_map6,
      O => my_cpu_alu_ctrl_2_4_map8
    );
  my_cpu_cc_mux0001_6_403_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_right(7),
      I2 => my_cpu_cc_out_0_or0000,
      I3 => my_cpu_cc_out_0_or0002,
      O => N22249
    );
  my_cpu_cc_mux0001_6_403 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_left(6),
      I1 => my_cpu_alu_ctrl_19_Q,
      I2 => N22249,
      I3 => my_cpu_alu_ctrl_17_Q,
      O => my_cpu_cc_mux0001_6_map94
    );
  my_cpu_sp_ctrl_cmp_eq00531 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N193,
      I3 => my_cpu_N3021,
      O => my_cpu_sp_ctrl_cmp_eq0053
    );
  my_cpu_sp_ctrl_cmp_eq00431 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N248,
      O => my_cpu_sp_ctrl_cmp_eq0043
    );
  my_cpu_sp_ctrl_cmp_eq00211 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1611,
      O => my_cpu_sp_ctrl_cmp_eq0021
    );
  my_cpu_dout_ctrl_cmp_eq00152 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_N194,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1621,
      O => my_cpu_dout_ctrl_cmp_eq0015
    );
  my_cpu_dout_ctrl_cmp_eq00111 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N163,
      O => my_cpu_dout_ctrl_cmp_eq0011
    );
  my_cpu_dout_ctrl_cmp_eq00042 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1621,
      O => my_cpu_dout_ctrl_cmp_eq0004
    );
  my_cpu_left_ctrl_3_3 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_md(5),
      I2 => my_cpu_md(6),
      I3 => my_cpu_md(7),
      O => my_cpu_left_ctrl_3_map2
    );
  my_cpu_left_ctrl_3_14 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N257,
      I2 => my_cpu_alu_ctrl_cmp_eq0003,
      I3 => my_cpu_op_code_3_0_rom0000_83_Q,
      O => my_cpu_left_ctrl_3_map6
    );
  my_cpu_left_ctrl_9_1 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(3),
      O => my_cpu_left_ctrl_9_map1
    );
  my_cpu_left_ctrl_9_24 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N257,
      I2 => my_cpu_alu_ctrl_cmp_eq0003,
      I3 => my_cpu_op_code_3_0_rom0000_89_Q,
      O => my_cpu_left_ctrl_9_map9
    );
  my_cpu_left_ctrl_9_27_SW0 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_N246,
      I2 => my_cpu_md(6),
      I3 => my_cpu_md(5),
      O => N22251
    );
  my_cpu_left_ctrl_9_27 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => N22251,
      I2 => my_cpu_left_ctrl_9_map3,
      I3 => my_cpu_left_ctrl_9_map9,
      O => my_cpu_left_ctrl(9)
    );
  my_cpu_left_ctrl_2_12 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_md(4),
      I2 => my_cpu_md(5),
      I3 => my_cpu_md(7),
      O => my_cpu_left_ctrl_2_map5
    );
  my_cpu_left_ctrl_2_17 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_left_ctrl_2_map3,
      I1 => my_cpu_N246,
      I2 => my_cpu_N257,
      I3 => my_cpu_left_ctrl_2_map5,
      O => my_cpu_left_ctrl_2_map7
    );
  my_cpu_left_ctrl_5_42 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0057,
      I1 => my_cpu_md(4),
      I2 => my_cpu_md(7),
      I3 => my_cpu_N344,
      O => my_cpu_left_ctrl_5_map13
    );
  my_cpu_left_ctrl_4_18 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_left_ctrl_or0004,
      I1 => my_cpu_ea(5),
      I2 => my_cpu_ea(6),
      I3 => my_cpu_left_ctrl_4_map4,
      O => my_cpu_left_ctrl_4_map7
    );
  my_cpu_left_ctrl_4_42_SW0 : LUT4
    generic map(
      INIT => X"BA32"
    )
    port map (
      I0 => my_cpu_return_state_and0019,
      I1 => my_cpu_accb_ctrl_and0000,
      I2 => my_cpu_return_state_cmp_eq0011,
      I3 => my_cpu_pre_code(0),
      O => N22253
    );
  my_cpu_left_ctrl_4_42 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => N22253,
      I1 => my_cpu_sp_ctrl_cmp_eq0001,
      I2 => my_cpu_N2421,
      I3 => my_cpu_left_ctrl_4_map7,
      O => my_cpu_left_ctrl_4_map14
    );
  my_cpu_left_ctrl_4_73 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_md(4),
      I2 => my_cpu_md(5),
      I3 => my_cpu_sp_ctrl_cmp_eq0057,
      O => my_cpu_left_ctrl_4_map18
    );
  my_cpu_left_ctrl_6_43 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_md(4),
      I2 => my_cpu_md(7),
      I3 => my_cpu_md(5),
      O => my_cpu_left_ctrl_6_map17
    );
  my_cpu_left_ctrl_6_91 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_accb_ctrl_and0000,
      I2 => my_cpu_N165,
      I3 => my_cpu_pre_code(0),
      O => my_cpu_left_ctrl_6_map27
    );
  my_cpu_sp_ctrl_cmp_eq00471 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N163,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(6),
      I3 => my_cpu_N2411,
      O => my_cpu_sp_ctrl_cmp_eq0047
    );
  my_cpu_alu_ctrl_2_92 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N2321,
      I1 => my_cpu_N249,
      I2 => my_cpu_alu_ctrl_cmp_eq0015,
      I3 => my_cpu_N189,
      O => my_cpu_N2401
    );
  my_cpu_left_ctrl_8_6 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_md(7),
      I2 => my_cpu_md(5),
      I3 => my_cpu_md(6),
      O => my_cpu_left_ctrl_8_map3
    );
  my_cpu_left_ctrl_8_13 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md(3),
      I2 => my_cpu_md(2),
      I3 => my_cpu_md(0),
      O => my_cpu_left_ctrl_8_map6
    );
  my_cpu_right_4_7_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ea(4),
      I1 => my_cpu_right_ctrl_0_Q_148,
      I2 => my_cpu_acca(4),
      I3 => my_cpu_right_ctrl_4_Q_150,
      O => N22257
    );
  my_cpu_right_4_7 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(4),
      I1 => my_cpu_right_ctrl_6_Q_152,
      I2 => N22257,
      I3 => my_cpu_right_ctrl_5_Q_151,
      O => my_cpu_right_4_map4
    );
  my_cpu_right_3_7_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ea(3),
      I1 => my_cpu_right_ctrl_0_Q_148,
      I2 => my_cpu_acca(3),
      I3 => my_cpu_right_ctrl_4_Q_150,
      O => N22259
    );
  my_cpu_right_3_7 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(3),
      I1 => my_cpu_right_ctrl_6_Q_152,
      I2 => N22259,
      I3 => my_cpu_right_ctrl_5_Q_151,
      O => my_cpu_right_3_map4
    );
  my_cpu_right_2_7_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ea(2),
      I1 => my_cpu_right_ctrl_0_Q_148,
      I2 => my_cpu_acca(2),
      I3 => my_cpu_right_ctrl_4_Q_150,
      O => N22261
    );
  my_cpu_right_2_7 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(2),
      I1 => my_cpu_right_ctrl_6_Q_152,
      I2 => N22261,
      I3 => my_cpu_right_ctrl_5_Q_151,
      O => my_cpu_right_2_map4
    );
  my_cpu_right_1_11 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(1),
      I1 => my_cpu_right_ctrl_6_Q_152,
      I2 => N22263,
      I3 => my_cpu_right_ctrl_5_Q_151,
      O => my_cpu_right_1_map5
    );
  my_cpu_dout_ctrl_cmp_eq00221 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N2321,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N338,
      O => my_cpu_dout_ctrl_cmp_eq0022
    );
  my_cpu_dout_ctrl_cmp_eq00201 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N2311,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N338,
      O => my_cpu_dout_ctrl_cmp_eq0020
    );
  my_cpu_right_ctrl_2_153 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_right_ctrl_2_map43,
      I1 => my_cpu_N257,
      I2 => my_cpu_N250,
      I3 => N22265,
      O => my_cpu_right_ctrl_2_map45
    );
  my_cpu_right_or000081 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(5),
      O => my_cpu_right_or0000_map5
    );
  my_cpu_right_or0000128 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_op_code(4),
      O => my_cpu_right_or0000_map28
    );
  my_cpu_right_or0000334 : LUT4
    generic map(
      INIT => X"FF13"
    )
    port map (
      I0 => my_cpu_return_state_and0019,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(0),
      I3 => my_cpu_right_or0000_map74,
      O => my_cpu_right_or0000_map78
    );
  my_cpu_cc_mux0001_5_5 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_left(2),
      I1 => my_cpu_alu_ctrl_22_Q,
      I2 => my_cpu_alu_ctrl_24_Q,
      O => my_cpu_cc_mux0001_5_map3
    );
  my_cpu_cc_mux0001_5_99 : LUT4
    generic map(
      INIT => X"0105"
    )
    port map (
      I0 => my_cpu_out_alu_4_map17,
      I1 => my_cpu_out_alu_addsub0000(4),
      I2 => my_cpu_out_alu(3),
      I3 => my_cpu_out_alu_or0000,
      O => my_cpu_cc_mux0001_5_map28
    );
  my_cpu_left_7_mux000050_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(7),
      I2 => my_cpu_left_ctrl(4),
      I3 => my_cpu_xreg(7),
      O => N22267
    );
  my_cpu_left_7_mux000050 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(7),
      I1 => my_cpu_left_ctrl(8),
      I2 => N22267,
      I3 => my_cpu_left_ctrl(2),
      O => my_cpu_left_7_mux0000_map16
    );
  my_cpu_sp_ctrl_cmp_eq00491 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N160,
      O => my_cpu_sp_ctrl_cmp_eq0049
    );
  my_cpu_sp_ctrl_cmp_eq00011 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_N266,
      I3 => my_cpu_N3021,
      O => my_cpu_sp_ctrl_cmp_eq0001
    );
  my_cpu_right_or00001512 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(6),
      I2 => my_cpu_state(3),
      O => my_cpu_N328
    );
  my_cpu_left_ctrl_7_11 : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => my_cpu_N258,
      I1 => my_cpu_N3021,
      I2 => my_cpu_md(7),
      I3 => my_cpu_Mrom_md_3_0_rom0000,
      O => my_cpu_N344
    );
  my_cpu_left_ctrl_7_3 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0030,
      I1 => my_cpu_Mrom_md_3_0_rom000022,
      I2 => my_cpu_N199,
      I3 => my_cpu_N250,
      O => my_cpu_left_ctrl_7_map2
    );
  my_cpu_left_ctrl_7_33 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N257,
      I2 => my_cpu_left_ctrl_mux0014_7_1,
      I3 => my_cpu_N1611,
      O => my_cpu_left_ctrl_7_map11
    );
  my_cpu_left_6_mux000050_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(6),
      I2 => my_cpu_left_ctrl(4),
      I3 => my_cpu_xreg(6),
      O => N22269
    );
  my_cpu_left_6_mux000050 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(6),
      I1 => my_cpu_left_ctrl(8),
      I2 => N22269,
      I3 => my_cpu_left_ctrl(2),
      O => my_cpu_left_6_mux0000_map16
    );
  my_cpu_left_5_mux000050_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(5),
      I2 => my_cpu_left_ctrl(4),
      I3 => my_cpu_xreg(5),
      O => N22271
    );
  my_cpu_left_5_mux000050 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(5),
      I1 => my_cpu_left_ctrl(8),
      I2 => N22271,
      I3 => my_cpu_left_ctrl(2),
      O => my_cpu_left_5_mux0000_map16
    );
  my_cpu_left_4_mux000050_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(4),
      I2 => my_cpu_left_ctrl(4),
      I3 => my_cpu_xreg(4),
      O => N22273
    );
  my_cpu_left_4_mux000050 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(4),
      I1 => my_cpu_left_ctrl(8),
      I2 => N22273,
      I3 => my_cpu_left_ctrl(2),
      O => my_cpu_left_4_mux0000_map16
    );
  my_cpu_cc_out_0_or00097 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0000(4),
      I1 => my_cpu_out_alu_or0000,
      I2 => my_cpu_out_alu_4_map17,
      I3 => my_cpu_out_alu(3),
      O => my_cpu_cc_out_0_or0009_map4
    );
  my_cpu_left_3_mux000050_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(3),
      I2 => my_cpu_left_ctrl(4),
      I3 => my_cpu_xreg(3),
      O => N22275
    );
  my_cpu_left_3_mux000050 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(3),
      I1 => my_cpu_left_ctrl(8),
      I2 => N22275,
      I3 => my_cpu_left_ctrl(2),
      O => my_cpu_left_3_mux0000_map16
    );
  my_cpu_left_2_mux000050_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(2),
      I2 => my_cpu_left_ctrl(4),
      I3 => my_cpu_xreg(2),
      O => N22277
    );
  my_cpu_left_2_mux000050 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(2),
      I1 => my_cpu_left_ctrl(8),
      I2 => N22277,
      I3 => my_cpu_left_ctrl(2),
      O => my_cpu_left_2_mux0000_map16
    );
  my_cpu_left_1_mux000050_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(1),
      I2 => my_cpu_left_ctrl(4),
      I3 => my_cpu_xreg(1),
      O => N22279
    );
  my_cpu_left_1_mux000050 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(1),
      I1 => my_cpu_left_ctrl(8),
      I2 => N22279,
      I3 => my_cpu_left_ctrl(2),
      O => my_cpu_left_1_mux0000_map16
    );
  my_cpu_cc_mux0001_7_8 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_cc_out_0_or0006,
      I1 => my_cpu_alu_ctrl_36_map2,
      I2 => my_cpu_alu_ctrl_36_map6,
      O => my_cpu_cc_mux0001_7_map5
    );
  my_cpu_cc_mux0001_7_68 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_daa_reg_mux0007(5),
      I1 => my_cpu_alu_ctrl_36_map2,
      I2 => my_cpu_cc_mux0001_7_map17,
      I3 => my_cpu_alu_ctrl_36_map6,
      O => my_cpu_cc_mux0001_7_map19
    );
  my_cpu_cc_mux0001_7_149 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_11_map2,
      I1 => my_cpu_alu_ctrl_11_map6,
      I2 => my_cpu_alu_ctrl_12_map2,
      I3 => my_cpu_alu_ctrl_12_map6,
      O => my_cpu_cc_mux0001_7_map36
    );
  my_cpu_cc_mux0001_7_243_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_cc_mux0001_7_map51,
      I1 => my_cpu_alu_ctrl_3_Q,
      I2 => my_cpu_cc_mux0001_7_map35,
      I3 => my_cpu_cc_mux0001_7_map46,
      O => N22281
    );
  my_cpu_cc_mux0001_7_243 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => N22281,
      I1 => my_cpu_cc_ctrl_1_map6,
      I2 => my_cpu_cc_mux0001_7_map2,
      I3 => my_cpu_cc_ctrl_1_map25,
      O => my_cpu_cc_mux0001(7)
    );
  my_cpu_left_0_mux000050_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_left_ctrl(6),
      I1 => my_cpu_up(0),
      I2 => my_cpu_left_ctrl(4),
      I3 => my_cpu_xreg(0),
      O => N22283
    );
  my_cpu_left_0_mux000050 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_accb(0),
      I1 => my_cpu_left_ctrl(8),
      I2 => N22283,
      I3 => my_cpu_left_ctrl(2),
      O => my_cpu_left_0_mux0000_map16
    );
  my_cpu_out_alu_15_2 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => my_cpu_right(15),
      I1 => my_cpu_alu_ctrl_7_map6,
      I2 => my_cpu_left(15),
      I3 => my_cpu_alu_ctrl_7_map2,
      O => my_cpu_out_alu_15_map1
    );
  my_cpu_out_alu_15_41 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_right(15),
      I1 => my_cpu_alu_ctrl_8_map2,
      I2 => my_cpu_alu_ctrl_13_Q,
      I3 => my_cpu_alu_ctrl_8_map6,
      O => my_cpu_out_alu_15_map16
    );
  my_cpu_next_state_1_429_SW0 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_65_Q,
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code_3_0_rom0000_73_Q,
      I3 => my_cpu_op_code(6),
      O => N22285
    );
  my_cpu_Mmux_left_ctrl_mux0014_3_SW0 : LUT4
    generic map(
      INIT => X"A8FD"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_Mrom_rom000010,
      I2 => my_cpu_N202,
      I3 => my_cpu_alu_ctrl_3_map23,
      O => N21491
    );
  my_cpu_st_ctrl_0_176_SW0 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(2),
      O => N22288
    );
  my_cpu_pc_ctrl_2_100_SW0 : LUT4
    generic map(
      INIT => X"0090"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_cc(3),
      I2 => my_cpu_Mrom_rom00004,
      I3 => my_cpu_op_code(2),
      O => N21824
    );
  my_cpu_right_ctrl_or0006 : LUT4
    generic map(
      INIT => X"B808"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(0),
      I3 => my_cpu_op_code(1),
      O => my_cpu_right_ctrl_or0006_164
    );
  my_cpu_ea_ctrl_2_150_SW0 : LUT4
    generic map(
      INIT => X"E22A"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md(1),
      I2 => my_cpu_md(2),
      I3 => my_cpu_md(0),
      O => N22290
    );
  my_cpu_right_ctrl_2_83 : LUT4
    generic map(
      INIT => X"3726"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_right_ctrl_or0006_164,
      I3 => my_cpu_alu_ctrl_3_map23,
      O => my_cpu_right_ctrl_2_map28
    );
  my_cpu_next_state_1_519_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(7),
      I2 => N22285,
      I3 => N22294,
      O => N22121
    );
  my_cpu_address_0_18_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_sp(0),
      I1 => my_cpu_addr_ctrl_7_Q,
      I2 => my_cpu_address_0_map0,
      I3 => my_cpu_addr_ctrl_6_Q,
      O => N22296
    );
  my_cpu_address_0_18 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_up(0),
      I1 => my_cpu_N831,
      I2 => my_cpu_address_0_map5,
      I3 => N22296,
      O => cpu_addr(0)
    );
  my_cpu_out_alu_1_10_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N332,
      I1 => my_cpu_left(2),
      I2 => my_cpu_left(0),
      I3 => my_cpu_daa_reg_or0002,
      O => N22298
    );
  my_cpu_out_alu_1_10 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_map6,
      I1 => my_cpu_left(1),
      I2 => N22298,
      I3 => my_cpu_alu_ctrl_13_map2,
      O => my_cpu_out_alu_1_map5
    );
  my_cpu_out_alu_2_10_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N332,
      I1 => my_cpu_left(3),
      I2 => my_cpu_left(1),
      I3 => my_cpu_daa_reg_or0002,
      O => N22300
    );
  my_cpu_out_alu_2_10 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_map6,
      I1 => my_cpu_left(2),
      I2 => N22300,
      I3 => my_cpu_alu_ctrl_13_map2,
      O => my_cpu_out_alu_2_map5
    );
  my_cpu_out_alu_3_10_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N332,
      I1 => my_cpu_left(4),
      I2 => my_cpu_left(2),
      I3 => my_cpu_daa_reg_or0002,
      O => N22302
    );
  my_cpu_out_alu_3_10 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_map6,
      I1 => my_cpu_left(3),
      I2 => N22302,
      I3 => my_cpu_alu_ctrl_13_map2,
      O => my_cpu_out_alu_3_map5
    );
  my_cpu_out_alu_4_10_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_N332,
      I1 => my_cpu_left(5),
      I2 => my_cpu_left(3),
      I3 => my_cpu_daa_reg_or0002,
      O => N22304
    );
  my_cpu_out_alu_4_10 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_alu_ctrl_13_map6,
      I1 => my_cpu_left(4),
      I2 => N22304,
      I3 => my_cpu_alu_ctrl_13_map2,
      O => my_cpu_out_alu_4_map5
    );
  my_cpu_dout_ctrl_12_20_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_N259,
      I2 => my_cpu_dout_ctrl_cmp_eq0005,
      I3 => my_cpu_dout_ctrl_12_map8,
      O => N21796
    );
  my_cpu_alu_ctrl_2_45 : LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_N3021,
      I2 => my_cpu_N258,
      I3 => N21898,
      O => my_cpu_alu_ctrl_2_map15
    );
  my_cpu_dp_mux0001_7_Q : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => N22308,
      I1 => N21758,
      I2 => my_cpu_out_alu(0),
      I3 => N13523,
      O => my_cpu_dp_mux0001(7)
    );
  my_cpu_dp_mux0001_6_Q : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => N22308,
      I1 => N21758,
      I2 => my_cpu_out_alu(1),
      I3 => N14440,
      O => my_cpu_dp_mux0001(6)
    );
  my_cpu_dp_mux0001_5_Q : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => N22308,
      I1 => N21758,
      I2 => my_cpu_out_alu(2),
      I3 => N15282,
      O => my_cpu_dp_mux0001(5)
    );
  my_cpu_dp_mux0001_4_Q : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => N22308,
      I1 => N21758,
      I2 => my_cpu_out_alu(3),
      I3 => N15430,
      O => my_cpu_dp_mux0001(4)
    );
  my_cpu_dp_mux0001_3_Q : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => N22308,
      I1 => N21758,
      I2 => my_cpu_out_alu(4),
      I3 => N15594,
      O => my_cpu_dp_mux0001(3)
    );
  my_cpu_dp_mux0001_2_Q : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => N22308,
      I1 => N21758,
      I2 => my_cpu_out_alu(5),
      I3 => N15742,
      O => my_cpu_dp_mux0001(2)
    );
  my_cpu_dp_mux0001_1_Q : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => N22308,
      I1 => N21758,
      I2 => my_cpu_out_alu(6),
      I3 => N15892,
      O => my_cpu_dp_mux0001(1)
    );
  my_cpu_dp_mux0001_0_Q : LUT4
    generic map(
      INIT => X"FB40"
    )
    port map (
      I0 => N22308,
      I1 => N21758,
      I2 => my_cpu_out_alu(7),
      I3 => N16041,
      O => my_cpu_dp_mux0001(0)
    );
  my_cpu_return_state_or00031 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code(7),
      O => my_cpu_return_state_or0003
    );
  my_cpu_return_state_or00051 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(7),
      O => my_cpu_return_state_or0005
    );
  my_cpu_next_state_or00031 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      O => my_cpu_next_state_or0003
    );
  my_cpu_iv_mux0001_2_SW0 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_iv_ctrl_0_Q_139,
      I1 => my_cpu_iv_or0000,
      I2 => my_cpu_iv(0),
      I3 => my_cpu_iv_ctrl_4_Q,
      O => N22326
    );
  my_cpu_iv_mux0001_2_Q : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_N168,
      I2 => N22326,
      O => my_cpu_iv_mux0001(2)
    );
  my_cpu_left_ctrl_10_11 : LUT4
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_N3021,
      I3 => my_cpu_N266,
      O => my_cpu_N1212
    );
  my_cpu_next_state_1_325_SW0 : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => my_cpu_N194,
      I1 => my_cpu_N164,
      I2 => my_cpu_state(6),
      I3 => my_cpu_N157,
      O => N22119
    );
  my_cpu_right_or000053_SW0_SW0 : LUT4
    generic map(
      INIT => X"F332"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(2),
      O => N22331
    );
  my_cpu_right_or000053_SW0 : LUT3
    generic map(
      INIT => X"13"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => N22331,
      I2 => my_cpu_state(1),
      O => N21467
    );
  my_cpu_iv_or000023 : LUT3
    generic map(
      INIT => X"2A"
    )
    port map (
      I0 => my_cpu_N168,
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(1),
      O => my_cpu_iv_or0000_map6
    );
  my_cpu_state_stack_0_mux0001_0_106_SW0 : LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(0),
      I2 => N22333,
      I3 => my_cpu_state_stack_0_mux0001_0_map4,
      O => N21965
    );
  my_cpu_sp_0_mux00004 : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => my_cpu_N160,
      I1 => my_cpu_state(7),
      I2 => my_cpu_N257,
      I3 => my_cpu_N258,
      O => my_cpu_sp_0_mux0000_map3
    );
  make_secd_my_secd_system_my_datapath_alu_out_0_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_27_174,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(0),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22337
    );
  make_secd_my_secd_system_my_datapath_alu_out_1_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_26_175,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(1),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22339
    );
  make_secd_my_secd_system_my_datapath_alu_out_2_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_25_176,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(2),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22343
    );
  make_secd_my_secd_system_my_datapath_alu_out_3_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_24_177,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(3),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22345
    );
  make_secd_my_secd_system_my_datapath_alu_out_4_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_23_178,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(4),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22347
    );
  make_secd_my_secd_system_my_datapath_alu_out_5_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_22_179,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(5),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22349
    );
  make_secd_my_secd_system_my_datapath_alu_out_6_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_21_180,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(6),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22351
    );
  make_secd_my_secd_system_my_datapath_alu_out_7_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_20_181,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(7),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22353
    );
  make_secd_my_secd_system_my_datapath_alu_out_8_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_19_182,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(8),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22355
    );
  make_secd_my_secd_system_my_datapath_alu_out_9_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_18_183,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(9),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22357
    );
  make_secd_my_secd_system_my_datapath_alu_out_10_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_17_184,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(10),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22359
    );
  make_secd_my_secd_system_my_datapath_alu_out_11_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_16_185,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(11),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22361
    );
  make_secd_my_secd_system_my_datapath_alu_out_12_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_15_186,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(12),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22363
    );
  make_secd_my_secd_system_my_datapath_alu_out_13_mux000014_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_Mmult_mul_result_mult0000_14_187,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0000(13),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_or0001,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0000,
      O => N22365
    );
  my_cpu_dout_ctrl_15_Q : LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_N248,
      I2 => my_cpu_N197,
      I3 => N22367,
      O => my_cpu_dout_ctrl(15)
    );
  my_cpu_next_state_3_6 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_N246,
      I1 => my_cpu_ea(1),
      I2 => N22371,
      I3 => my_cpu_sp_ctrl_cmp_eq0021,
      O => my_cpu_N1421
    );
  my_cpu_next_state_4_143_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_N2311,
      I2 => my_cpu_alu_ctrl_cmp_eq0016,
      I3 => my_cpu_N199,
      O => N22373
    );
  my_cpu_next_state_4_143 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_or0002,
      I1 => my_cpu_state_stack_0_4_144,
      I2 => N22373,
      I3 => my_cpu_md(4),
      O => my_cpu_next_state_4_map27
    );
  my_cpu_alu_ctrl_31_41 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => N22375,
      I2 => my_cpu_alu_ctrl_31_map8,
      O => my_cpu_alu_ctrl_31_Q
    );
  my_cpu_addr_ctrl_1_SW1 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N257,
      I2 => my_cpu_N224,
      I3 => my_cpu_N2321,
      O => N22377
    );
  my_cpu_addr_ctrl_1_Q : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N209,
      I1 => my_cpu_N1611,
      I2 => my_cpu_sp_ctrl_cmp_eq0001,
      I3 => N22377,
      O => my_cpu_addr_ctrl_1_Q_137
    );
  my_cpu_right_or000053 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_N3191,
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(6),
      I3 => N21467,
      O => my_cpu_right_or0000_map21
    );
  my_cpu_state_stack_0_mux0001_1_2106_SW0 : LUT4
    generic map(
      INIT => X"AA75"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_return_state_cmp_eq0024,
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(2),
      O => N21497
    );
  make_secd_my_secd_system_my_datapath_buf2_29_mux000016_SW0_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(29),
      I1 => make_secd_my_secd_system_alu_sel(1),
      I2 => make_secd_my_secd_system_alu_sel(0),
      O => N22383
    );
  make_secd_my_secd_system_my_datapath_buf2_28_mux000016_SW0_SW0 : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_arg(28),
      I1 => make_secd_my_secd_system_alu_sel(1),
      I2 => make_secd_my_secd_system_alu_sel(0),
      O => N22385
    );
  my_cpu_dout_ctrl_0_14_SW0_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N246,
      I1 => my_cpu_N235,
      I2 => my_cpu_dout_ctrl_cmp_eq0029,
      I3 => my_cpu_dout_ctrl_cmp_eq0026,
      O => N22389
    );
  my_cpu_dout_ctrl_0_14_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N234,
      I1 => my_cpu_N2511,
      I2 => N22389,
      I3 => my_cpu_N250,
      O => N21798
    );
  my_cpu_cc_ctrl_1_32_SW0 : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_alu_ctrl_3_map23,
      I3 => my_cpu_op_code(6),
      O => N21818
    );
  my_cpu_st_ctrl_or00033 : LUT4
    generic map(
      INIT => X"FAD2"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(1),
      O => my_cpu_st_ctrl_or0003
    );
  my_cpu_op_ctrl_1_34_SW0_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_N2111,
      I1 => my_cpu_op_ctrl_cmp_eq0003,
      I2 => my_cpu_N193,
      I3 => my_cpu_op_code(1),
      O => N22391
    );
  my_cpu_op_ctrl_1_34_SW0 : LUT4
    generic map(
      INIT => X"40EA"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(1),
      I3 => N22391,
      O => N22039
    );
  my_cpu_next_state_or000911_SW1 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_N163,
      I1 => my_cpu_N209,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N2311,
      O => N22395
    );
  my_cpu_next_state_or000911 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_N197,
      I2 => my_cpu_N1651,
      I3 => N22395,
      O => my_cpu_next_state_or0009_map5
    );
  my_cpu_sp_ctrl_or00021 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_N1621,
      I1 => my_cpu_N2321,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N209,
      O => my_cpu_sp_ctrl_or0002
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq000411 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(0),
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_read_sel(4),
      I3 => make_secd_my_secd_system_read_sel(2),
      O => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_0_mux000032 : LUT4
    generic map(
      INIT => X"FF28"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N741,
      I1 => make_secd_my_secd_system_my_datapath_data_bus(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(0),
      I3 => N22399,
      O => make_secd_my_secd_system_my_datapath_alu_out_0_mux0000
    );
  my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv1 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => N21638,
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_cmp_eq0000_map9,
      I2 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(9),
      I3 => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(8),
      O => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done_inv
    );
  my_cpu_nmi_ctrl_cmp_eq00001 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_state(4),
      I3 => my_cpu_N183,
      O => my_cpu_nmi_ctrl_cmp_eq0000
    );
  my_cpu_md_ctrl_4_95 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_md_ctrl_4_map26,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(6),
      O => my_cpu_md_ctrl(4)
    );
  my_cpu_st_ctrl_2_207 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_st_ctrl_2_map44,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(6),
      O => my_cpu_st_ctrl(2)
    );
  my_cpu_return_state_cmp_eq00151 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_op_code(4),
      O => my_cpu_return_state_cmp_eq0015
    );
  my_cpu_next_state_5_201 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0026,
      I1 => my_cpu_next_state_5_23_map2,
      I2 => N21772,
      I3 => my_cpu_N1261,
      O => my_cpu_next_state_5_2_map0
    );
  my_cpu_iv_ctrl_5_2 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_N168,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      O => my_cpu_iv_ctrl_5_Q
    );
  my_cpu_iv_or000032_SW0 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_nmi_ctrl_or0000,
      I1 => my_cpu_nmi_req_165,
      I2 => my_cpu_nmi_ack_168,
      I3 => my_cpu_next_state_and0001,
      O => N22401
    );
  my_cpu_iv_or000032 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => N22401,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(5),
      I3 => my_cpu_iv_ctrl_0_Q_139,
      O => my_cpu_iv_or0000_map10
    );
  my_cpu_next_state_0_238_SW0 : LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_Mmux_next_state_mux0045_6_f5_113,
      I3 => N21457,
      O => N22403
    );
  my_cpu_next_state_0_238 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_next_state_0_map44,
      I1 => N22403,
      I2 => my_cpu_N257,
      I3 => my_cpu_next_state_0_map41,
      O => my_cpu_next_state_0_map61
    );
  my_cpu_sp_ctrl_cmp_eq00231 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N233,
      O => my_cpu_sp_ctrl_cmp_eq0023
    );
  my_cpu_st_ctrl_1_176 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(6),
      I2 => my_cpu_st_ctrl_1_map16,
      I3 => my_cpu_st_ctrl_1_map41,
      O => my_cpu_st_ctrl(1)
    );
  my_cpu_next_state_1_237_SW0 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0006,
      I1 => my_cpu_N248,
      I2 => my_cpu_N234,
      I3 => my_cpu_ea(4),
      O => N22405
    );
  my_cpu_next_state_1_237 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N249,
      I1 => my_cpu_N259,
      I2 => N22405,
      I3 => my_cpu_N2321,
      O => my_cpu_next_state_1_2_map15
    );
  my_cpu_return_state_cmp_eq00101 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(1),
      I3 => my_cpu_op_code(0),
      O => my_cpu_return_state_cmp_eq0010
    );
  my_cpu_sp_ctrl_cmp_eq00221 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N260,
      O => my_cpu_sp_ctrl_cmp_eq0022
    );
  my_cpu_sp_ctrl_cmp_eq00371 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_N259,
      I1 => my_cpu_N1621,
      I2 => my_cpu_state(5),
      O => my_cpu_sp_ctrl_cmp_eq0037
    );
  my_cpu_sp_ctrl_cmp_eq00291 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N246,
      O => my_cpu_sp_ctrl_cmp_eq0029
    );
  my_cpu_sp_ctrl_cmp_eq00261 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_N194,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1611,
      O => my_cpu_sp_ctrl_cmp_eq0026
    );
  my_cpu_next_state_2_510 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_ea(2),
      I1 => my_cpu_ea(0),
      I2 => my_cpu_ea(1),
      O => my_cpu_N125
    );
  my_cpu_alu_ctrl_cmp_eq00321 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N258,
      O => my_cpu_alu_ctrl_cmp_eq0032
    );
  my_cpu_address_9_15 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_0_Q,
      I1 => my_cpu_N1212,
      I2 => my_cpu_address_9_map2,
      I3 => my_cpu_address_9_map6,
      O => cpu_addr(9)
    );
  my_cpu_address_8_15 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_0_Q,
      I1 => my_cpu_N1212,
      I2 => my_cpu_address_8_map2,
      I3 => my_cpu_address_8_map6,
      O => cpu_addr(8)
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_12 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(8),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21939,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map5
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_12 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(7),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21939,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map5
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_12 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(6),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21939,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map5
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_12 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(5),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21939,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map5
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_12 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(4),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21939,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map5
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_12 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(3),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21939,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map5
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_12 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(2),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21939,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map5
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_12 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(1),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21939,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map5
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_12 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_next_mpc(0),
      I1 => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map8,
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => N21939,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map5
    );
  my_cpu_sp_ctrl_cmp_eq00591 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N266,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N246,
      O => my_cpu_sp_ctrl_cmp_eq0059
    );
  my_cpu_cc_out_0_or00071 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_17_map2,
      I1 => my_cpu_alu_ctrl_17_map6,
      I2 => my_cpu_alu_ctrl_19_map2,
      I3 => my_cpu_alu_ctrl_19_map6,
      O => my_cpu_cc_out_0_or0007
    );
  my_cpu_address_5_15 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_0_Q,
      I1 => my_cpu_N1212,
      I2 => my_cpu_address_5_map2,
      I3 => my_cpu_address_5_map6,
      O => cpu_addr(5)
    );
  my_cpu_alu_ctrl_cmp_eq00331 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N197,
      O => my_cpu_alu_ctrl_cmp_eq0033
    );
  my_cpu_address_7_15 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_0_Q,
      I1 => my_cpu_N1212,
      I2 => my_cpu_address_7_map2,
      I3 => my_cpu_address_7_map6,
      O => cpu_addr(7)
    );
  my_cpu_address_6_15 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_0_Q,
      I1 => my_cpu_N1212,
      I2 => my_cpu_address_6_map2,
      I3 => my_cpu_address_6_map6,
      O => cpu_addr(6)
    );
  my_cpu_address_4_15 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_addr_ctrl_0_Q,
      I1 => my_cpu_N1212,
      I2 => my_cpu_address_4_map2,
      I3 => my_cpu_address_4_map6,
      O => cpu_addr(4)
    );
  my_cpu_out_alu_7_11 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_left(7),
      I1 => my_cpu_alu_ctrl_23_map2,
      I2 => my_cpu_alu_ctrl_23_map6,
      O => my_cpu_N2101
    );
  my_cpu_sp_ctrl_cmp_eq00551 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N250,
      O => my_cpu_sp_ctrl_cmp_eq0055
    );
  my_cpu_yreg_1_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_1_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(1),
      O => N22407
    );
  my_cpu_yreg_1_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(2),
      I1 => cpu_data_in(1),
      I2 => my_cpu_yreg_1_mux0000_map7,
      I3 => N22407,
      O => my_cpu_yreg_1_mux0000
    );
  my_cpu_xreg_1_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_1_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(1),
      O => N22409
    );
  my_cpu_xreg_1_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(2),
      I1 => cpu_data_in(1),
      I2 => my_cpu_xreg_1_mux0000_map7,
      I3 => N22409,
      O => my_cpu_xreg_1_mux0000
    );
  my_cpu_sp_ctrl_cmp_eq00481 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N193,
      I1 => my_cpu_state(6),
      I2 => my_cpu_state(3),
      I3 => my_cpu_N3021,
      O => my_cpu_sp_ctrl_cmp_eq0048
    );
  my_cpu_Mrom_md_3_0_rom0000261 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_md(1),
      I1 => my_cpu_md(0),
      I2 => my_cpu_md(3),
      I3 => my_cpu_md(2),
      O => my_cpu_Mrom_md_3_0_rom000025
    );
  my_cpu_yreg_2_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_2_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(2),
      O => N22411
    );
  my_cpu_yreg_2_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(2),
      I1 => cpu_data_in(2),
      I2 => my_cpu_yreg_2_mux0000_map7,
      I3 => N22411,
      O => my_cpu_yreg_2_mux0000
    );
  my_cpu_xreg_2_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_2_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(2),
      O => N22413
    );
  my_cpu_xreg_2_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(2),
      I1 => cpu_data_in(2),
      I2 => my_cpu_xreg_2_mux0000_map7,
      I3 => N22413,
      O => my_cpu_xreg_2_mux0000
    );
  my_cpu_yreg_3_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_3_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(3),
      O => N22415
    );
  my_cpu_yreg_3_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(2),
      I1 => cpu_data_in(3),
      I2 => my_cpu_yreg_3_mux0000_map7,
      I3 => N22415,
      O => my_cpu_yreg_3_mux0000
    );
  my_cpu_xreg_3_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_3_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(3),
      O => N22417
    );
  my_cpu_xreg_3_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(2),
      I1 => cpu_data_in(3),
      I2 => my_cpu_xreg_3_mux0000_map7,
      I3 => N22417,
      O => my_cpu_xreg_3_mux0000
    );
  my_cpu_yreg_4_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_4_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(4),
      O => N22419
    );
  my_cpu_yreg_4_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(2),
      I1 => cpu_data_in(4),
      I2 => my_cpu_yreg_4_mux0000_map7,
      I3 => N22419,
      O => my_cpu_yreg_4_mux0000
    );
  my_cpu_xreg_4_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_4_map17,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(4),
      O => N22421
    );
  my_cpu_xreg_4_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(2),
      I1 => cpu_data_in(4),
      I2 => my_cpu_xreg_4_mux0000_map7,
      I3 => N22421,
      O => my_cpu_xreg_4_mux0000
    );
  my_cpu_alu_ctrl_cmp_eq00261 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => my_cpu_N1621,
      I2 => my_cpu_state(5),
      O => my_cpu_alu_ctrl_cmp_eq0026
    );
  my_cpu_yreg_8_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_8_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(8),
      O => N22423
    );
  my_cpu_yreg_8_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(3),
      I1 => cpu_data_in(0),
      I2 => my_cpu_yreg_8_mux0000_map7,
      I3 => N22423,
      O => my_cpu_yreg_8_mux0000
    );
  my_cpu_xreg_8_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_8_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(8),
      O => N22425
    );
  my_cpu_xreg_8_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(3),
      I1 => cpu_data_in(0),
      I2 => my_cpu_xreg_8_mux0000_map7,
      I3 => N22425,
      O => my_cpu_xreg_8_mux0000
    );
  my_cpu_ea_8_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl(2),
      I1 => my_cpu_out_alu_8_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(8),
      O => N22427
    );
  my_cpu_ea_8_mux000120 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea_8_mux0001_map3,
      I1 => my_cpu_ea_0_or0000_161,
      I2 => my_cpu_ea(8),
      I3 => N22427,
      O => my_cpu_ea_8_mux0001
    );
  my_cpu_yreg_9_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_9_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(9),
      O => N22429
    );
  my_cpu_yreg_9_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(3),
      I1 => cpu_data_in(1),
      I2 => my_cpu_yreg_9_mux0000_map7,
      I3 => N22429,
      O => my_cpu_yreg_9_mux0000
    );
  my_cpu_xreg_9_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_9_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(9),
      O => N22431
    );
  my_cpu_xreg_9_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(3),
      I1 => cpu_data_in(1),
      I2 => my_cpu_xreg_9_mux0000_map7,
      I3 => N22431,
      O => my_cpu_xreg_9_mux0000
    );
  my_cpu_ea_9_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl(2),
      I1 => my_cpu_out_alu_9_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(9),
      O => N22433
    );
  my_cpu_ea_9_mux000120 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea_9_mux0001_map3,
      I1 => my_cpu_ea_0_or0000_161,
      I2 => my_cpu_ea(9),
      I3 => N22433,
      O => my_cpu_ea_9_mux0001
    );
  my_cpu_yreg_10_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_10_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(10),
      O => N22435
    );
  my_cpu_yreg_10_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(3),
      I1 => cpu_data_in(2),
      I2 => my_cpu_yreg_10_mux0000_map7,
      I3 => N22435,
      O => my_cpu_yreg_10_mux0000
    );
  my_cpu_xreg_10_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_10_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(10),
      O => N22437
    );
  my_cpu_xreg_10_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(3),
      I1 => cpu_data_in(2),
      I2 => my_cpu_xreg_10_mux0000_map7,
      I3 => N22437,
      O => my_cpu_xreg_10_mux0000
    );
  my_cpu_ea_10_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl(2),
      I1 => my_cpu_out_alu_10_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(10),
      O => N22439
    );
  my_cpu_ea_10_mux000120 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea_10_mux0001_map3,
      I1 => my_cpu_ea_0_or0000_161,
      I2 => my_cpu_ea(10),
      I3 => N22439,
      O => my_cpu_ea_10_mux0001
    );
  my_cpu_yreg_11_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_11_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(11),
      O => N22441
    );
  my_cpu_yreg_11_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(3),
      I1 => cpu_data_in(3),
      I2 => my_cpu_yreg_11_mux0000_map7,
      I3 => N22441,
      O => my_cpu_yreg_11_mux0000
    );
  my_cpu_xreg_11_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_11_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(11),
      O => N22443
    );
  my_cpu_xreg_11_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(3),
      I1 => cpu_data_in(3),
      I2 => my_cpu_xreg_11_mux0000_map7,
      I3 => N22443,
      O => my_cpu_xreg_11_mux0000
    );
  my_cpu_ea_11_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl(2),
      I1 => my_cpu_out_alu_11_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(11),
      O => N22445
    );
  my_cpu_ea_11_mux000120 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea_11_mux0001_map3,
      I1 => my_cpu_ea_0_or0000_161,
      I2 => my_cpu_ea(11),
      I3 => N22445,
      O => my_cpu_ea_11_mux0001
    );
  my_cpu_yreg_12_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_12_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(12),
      O => N22447
    );
  my_cpu_yreg_12_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(3),
      I1 => cpu_data_in(4),
      I2 => my_cpu_yreg_12_mux0000_map7,
      I3 => N22447,
      O => my_cpu_yreg_12_mux0000
    );
  my_cpu_xreg_12_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_12_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(12),
      O => N22449
    );
  my_cpu_xreg_12_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(3),
      I1 => cpu_data_in(4),
      I2 => my_cpu_xreg_12_mux0000_map7,
      I3 => N22449,
      O => my_cpu_xreg_12_mux0000
    );
  my_cpu_ea_12_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl(2),
      I1 => my_cpu_out_alu_12_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(12),
      O => N22451
    );
  my_cpu_ea_12_mux000120 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea_12_mux0001_map3,
      I1 => my_cpu_ea_0_or0000_161,
      I2 => my_cpu_ea(12),
      I3 => N22451,
      O => my_cpu_ea_12_mux0001
    );
  my_cpu_sp_ctrl_cmp_eq00091 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N266,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N247,
      O => my_cpu_sp_ctrl_cmp_eq0009
    );
  my_cpu_yreg_13_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_13_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(13),
      O => N22453
    );
  my_cpu_yreg_13_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(3),
      I1 => cpu_data_in(5),
      I2 => my_cpu_yreg_13_mux0000_map7,
      I3 => N22453,
      O => my_cpu_yreg_13_mux0000
    );
  my_cpu_xreg_13_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_13_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(13),
      O => N22455
    );
  my_cpu_xreg_13_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(3),
      I1 => cpu_data_in(5),
      I2 => my_cpu_xreg_13_mux0000_map7,
      I3 => N22455,
      O => my_cpu_xreg_13_mux0000
    );
  my_cpu_ea_13_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl(2),
      I1 => my_cpu_out_alu_13_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(13),
      O => N22457
    );
  my_cpu_ea_13_mux000120 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea_13_mux0001_map3,
      I1 => my_cpu_ea_0_or0000_161,
      I2 => my_cpu_ea(13),
      I3 => N22457,
      O => my_cpu_ea_13_mux0001
    );
  my_cpu_yreg_14_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu_14_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(14),
      O => N22459
    );
  my_cpu_yreg_14_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iy_ctrl(3),
      I1 => cpu_data_in(6),
      I2 => my_cpu_yreg_14_mux0000_map7,
      I3 => N22459,
      O => my_cpu_yreg_14_mux0000
    );
  my_cpu_xreg_14_mux000031_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu_14_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(14),
      O => N22461
    );
  my_cpu_xreg_14_mux000031 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_ix_ctrl(3),
      I1 => cpu_data_in(6),
      I2 => my_cpu_xreg_14_mux0000_map7,
      I3 => N22461,
      O => my_cpu_xreg_14_mux0000
    );
  my_cpu_ea_14_mux000120_SW0 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_ea_ctrl(2),
      I1 => my_cpu_out_alu_14_map18,
      I2 => my_cpu_out_alu_or0000,
      I3 => my_cpu_out_alu_addsub0000(14),
      O => N22463
    );
  my_cpu_ea_14_mux000120 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea_14_mux0001_map3,
      I1 => my_cpu_ea_0_or0000_161,
      I2 => my_cpu_ea(14),
      I3 => N22463,
      O => my_cpu_ea_14_mux0001
    );
  my_cpu_alu_ctrl_3_51_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_md(2),
      I1 => my_cpu_N330,
      I2 => my_cpu_md(1),
      I3 => my_cpu_md(3),
      O => N22465
    );
  my_cpu_alu_ctrl_3_51 : LUT4
    generic map(
      INIT => X"55D5"
    )
    port map (
      I0 => N22465,
      I1 => my_cpu_op_code_3_0_rom0000_220_Q,
      I2 => my_cpu_sp_ctrl_cmp_eq0001,
      I3 => my_cpu_N2421,
      O => my_cpu_alu_ctrl_3_map17
    );
  my_cpu_alu_ctrl_cmp_eq00192 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N266,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N249,
      O => my_cpu_alu_ctrl_cmp_eq0019
    );
  my_cpu_alu_ctrl_cmp_eq00251 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_N266,
      I3 => my_cpu_N249,
      O => my_cpu_alu_ctrl_cmp_eq0025
    );
  my_cpu_Mmux_right_ctrl_mux0005211 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code(7),
      O => my_cpu_N169
    );
  my_cpu_Mmux_next_state_mux00453311 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(7),
      O => my_cpu_alu_ctrl_cmp_eq0001
    );
  my_cpu_sp_ctrl_cmp_eq00751 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N235,
      O => my_cpu_sp_ctrl_cmp_eq0075
    );
  my_cpu_sp_ctrl_cmp_eq00631 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N247,
      O => my_cpu_sp_ctrl_cmp_eq0063
    );
  my_cpu_alu_ctrl_2_176_SW0 : LUT4
    generic map(
      INIT => X"10B0"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_Mmux_alu_ctrl_mux0008_5_f522,
      I2 => my_cpu_N250,
      I3 => N21499,
      O => N22467
    );
  my_cpu_alu_ctrl_2_176 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => N22467,
      I2 => my_cpu_alu_ctrl_2_map2,
      I3 => my_cpu_alu_ctrl_2_map27,
      O => my_cpu_alu_ctrl_2_Q
    );
  my_cpu_sp_ctrl_cmp_eq00711 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N199,
      O => my_cpu_sp_ctrl_cmp_eq0071
    );
  my_cpu_sp_ctrl_cmp_eq00691 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N259,
      O => my_cpu_sp_ctrl_cmp_eq0069
    );
  my_cpu_sp_ctrl_cmp_eq00611 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_N260,
      I1 => my_cpu_N1621,
      I2 => my_cpu_state(5),
      O => my_cpu_sp_ctrl_cmp_eq0061
    );
  my_cpu_dout_ctrl_cmp_eq00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_N266,
      I3 => my_cpu_N2511,
      O => my_cpu_dout_ctrl_cmp_eq0000
    );
  my_cpu_dout_ctrl_cmp_eq00031 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N266,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N3021,
      O => my_cpu_addr_ctrl_8_Q
    );
  my_cpu_dout_ctrl_cmp_eq00071 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N266,
      I2 => my_cpu_N220,
      I3 => my_cpu_N160,
      O => my_cpu_addr_ctrl_9_Q
    );
  my_cpu_sp_ctrl_cmp_eq00111 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_N266,
      I3 => my_cpu_N246,
      O => my_cpu_sp_ctrl_cmp_eq0011
    );
  my_cpu_right_or0000131 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_N237,
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_return_state_and0019,
      I3 => my_cpu_N2211,
      O => my_cpu_N2102
    );
  my_cpu_next_state_cmp_eq000811 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(1),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(0),
      I3 => my_cpu_op_code(3),
      O => my_cpu_return_state_cmp_eq0011
    );
  my_cpu_sp_ctrl_cmp_eq00731 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_N3191,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N198,
      O => my_cpu_sp_ctrl_cmp_eq0073
    );
  my_cpu_sp_ctrl_cmp_eq00401 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N163,
      O => my_cpu_sp_ctrl_cmp_eq0040
    );
  my_cpu_alu_ctrl_cmp_eq00352 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N3021,
      O => my_cpu_alu_ctrl_cmp_eq0035
    );
  my_cpu_alu_ctrl_cmp_eq00202 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(1),
      I3 => my_cpu_N1611,
      O => my_cpu_alu_ctrl_cmp_eq0020
    );
  my_cpu_alu_ctrl_cmp_eq00041 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_N258,
      I1 => my_cpu_N1621,
      I2 => my_cpu_state(5),
      O => my_cpu_alu_ctrl_cmp_eq0004
    );
  my_cpu_right_ctrl_6_SW1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_98_Q,
      I1 => my_cpu_N257,
      I2 => my_cpu_N250,
      I3 => my_cpu_alu_ctrl_cmp_eq0003,
      O => N22469
    );
  my_cpu_right_ctrl_6_Q : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N22469,
      I1 => my_cpu_sp_ctrl_cmp_eq0008,
      I2 => my_cpu_Mrom_md_3_0_rom000018,
      I3 => my_cpu_md(7),
      O => my_cpu_right_ctrl_6_Q_152
    );
  my_cpu_right_ctrl_4_SW1 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => my_cpu_N250,
      I2 => my_cpu_N237,
      I3 => my_cpu_N2211,
      O => N22471
    );
  my_cpu_right_ctrl_4_Q : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_96_Q,
      I1 => N22471,
      I2 => my_cpu_N330,
      I3 => my_cpu_right_ctrl_cmp_eq0003,
      O => my_cpu_right_ctrl_4_Q_150
    );
  my_cpu_Mmux_acca_ctrl_mux0001211 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(0),
      O => my_cpu_return_state_cmp_eq0009
    );
  my_cpu_sp_ctrl_cmp_eq00121 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(1),
      O => my_cpu_sp_ctrl_cmp_eq0012
    );
  my_cpu_dout_ctrl_cmp_eq00321 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N2511,
      O => my_cpu_dout_ctrl_cmp_eq0032
    );
  my_cpu_dout_ctrl_cmp_eq00311 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(1),
      I3 => my_cpu_N163,
      O => my_cpu_dout_ctrl_cmp_eq0031
    );
  my_cpu_dout_ctrl_cmp_eq00271 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1611,
      O => my_cpu_dout_ctrl_cmp_eq0027
    );
  my_cpu_dout_ctrl_cmp_eq00211 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_N194,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N163,
      O => my_cpu_dout_ctrl_cmp_eq0021
    );
  my_cpu_left_ctrl_2_77_SW0 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_left_ctrl_2_map7,
      I1 => my_cpu_sp_ctrl_cmp_eq0001,
      I2 => my_cpu_N2521,
      I3 => my_cpu_left_ctrl_2_map15,
      O => N22473
    );
  my_cpu_left_ctrl_2_77 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_Mmux_left_ctrl_mux0014_5_f5_116,
      I3 => N22473,
      O => my_cpu_left_ctrl(2)
    );
  my_cpu_dout_ctrl_cmp_eq00171 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N249,
      O => my_cpu_dout_ctrl_cmp_eq0017
    );
  my_cpu_dout_ctrl_cmp_eq00132 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N1621,
      I2 => my_cpu_N260,
      O => my_cpu_dout_ctrl_cmp_eq0013
    );
  my_cpu_alu_ctrl_cmp_eq00271 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N249,
      O => my_cpu_alu_ctrl_cmp_eq0027
    );
  my_cpu_dout_ctrl_cmp_eq001311 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(6),
      O => my_cpu_N260
    );
  my_cpu_alu_ctrl_2_232 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N246,
      I1 => my_cpu_N235,
      I2 => my_cpu_sp_ctrl_cmp_eq0014,
      I3 => N22475,
      O => my_cpu_alu_ctrl_2_2_map13
    );
  my_cpu_dout_ctrl_cmp_eq00161 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_N166,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      O => my_cpu_dout_ctrl_cmp_eq0016
    );
  my_cpu_dout_ctrl_cmp_eq00122 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_N166,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      O => my_cpu_dout_ctrl_cmp_eq0012
    );
  my_cpu_sp_ctrl_cmp_eq00181 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_N194,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N163,
      O => my_cpu_sp_ctrl_cmp_eq0018
    );
  my_cpu_sp_ctrl_cmp_eq00161 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_N194,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1621,
      O => my_cpu_sp_ctrl_cmp_eq0016
    );
  my_cpu_left_ctrl_1_21 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(1),
      O => my_cpu_N194
    );
  my_cpu_left_ctrl_1_147_SW0 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_left_ctrl_mux0014_1_1,
      I3 => my_cpu_state(2),
      O => N22477
    );
  my_cpu_left_ctrl_1_147 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(5),
      I2 => my_cpu_left_ctrl_1_map35,
      I3 => N22477,
      O => my_cpu_left_ctrl_1_map45
    );
  my_cpu_md_ctrl_2_95_SW0 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(6),
      I3 => my_cpu_N183,
      O => N21459
    );
  my_cpu_md_ctrl_5_SW0 : LUT4
    generic map(
      INIT => X"EF75"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(2),
      I2 => my_cpu_N661,
      I3 => my_cpu_state(4),
      O => N22479
    );
  my_cpu_md_ctrl_5_Q : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(6),
      I2 => N22479,
      I3 => my_cpu_state(5),
      O => my_cpu_md_ctrl(5)
    );
  my_cpu_nmi_ack_mux0001_SW0 : LUT4
    generic map(
      INIT => X"0B88"
    )
    port map (
      I0 => my_cpu_nmi_req_165,
      I1 => my_cpu_nmi_ctrl_or0000,
      I2 => my_cpu_nmi_ctrl_cmp_eq0000,
      I3 => my_cpu_nmi_ack_168,
      O => N22481
    );
  my_cpu_nmi_ack_mux0001 : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => my_cpu_nmi_ack_168,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(5),
      I3 => N22481,
      O => my_cpu_nmi_ack_mux0001_155
    );
  my_cpu_alu_ctrl_2_158_SW0 : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_Mmux_alu_ctrl_mux0008_9_f5_119,
      I3 => my_cpu_op_code(4),
      O => N21499
    );
  my_cpu_alu_ctrl_3_94_SW1 : LUT4
    generic map(
      INIT => X"FA72"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_alu_ctrl_3_map23,
      I2 => my_cpu_Mmux_alu_ctrl_mux0008_5_f529,
      I3 => my_cpu_op_code(6),
      O => N22483
    );
  my_cpu_alu_ctrl_3_94 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N1611,
      I2 => N22483,
      I3 => my_cpu_N257,
      O => my_cpu_alu_ctrl_3_map31
    );
  my_cpu_Maddsub_out_alu_addsub0000_lut_15_SW0 : LUT4
    generic map(
      INIT => X"56AA"
    )
    port map (
      I0 => my_cpu_out_alu_or0006,
      I1 => my_cpu_alu_ctrl_12_map6,
      I2 => my_cpu_alu_ctrl_12_map2,
      I3 => my_cpu_left(15),
      O => N21620
    );
  my_cpu_cc_ctrl_2_18_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N235,
      I1 => my_cpu_N246,
      I2 => my_cpu_dout_ctrl_cmp_eq0026,
      I3 => my_cpu_cc_ctrl_2_map2,
      O => N21776
    );
  my_cpu_state_stack_0_mux0001_3_70_SW0_SW0 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => my_cpu_state_stack_0_mux0001_3_map11,
      I1 => my_cpu_state_stack_0_mux0001_3_21_map7,
      I2 => my_cpu_return_state_cmp_eq0002,
      I3 => my_cpu_op_code(5),
      O => N22487
    );
  my_cpu_dout_ctrl_8_14_SW0 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N276,
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_sp_ctrl_cmp_eq0004,
      I3 => my_cpu_op_code(3),
      O => N21802
    );
  my_cpu_dout_ctrl_9_14_SW0 : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => my_cpu_N277,
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_accb_ctrl_and0000,
      I3 => my_cpu_pre_code(0),
      O => N21804
    );
  my_cpu_next_state_3_147_SW1 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => my_cpu_next_state_3_map27,
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_next_state_3_map20,
      I3 => my_cpu_next_state_3_map24,
      O => N22491
    );
  my_cpu_next_state_3_147 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N21826,
      I1 => my_cpu_N257,
      I2 => my_cpu_N250,
      I3 => N22491,
      O => my_cpu_next_state_3_map39
    );
  my_cpu_cc_mux0001_7_56_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_left(0),
      I1 => N22495,
      I2 => my_cpu_alu_ctrl_13_map2,
      I3 => my_cpu_alu_ctrl_13_map6,
      O => N21888
    );
  my_cpu_right_or0000174_SW1 : LUT4
    generic map(
      INIT => X"2008"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(1),
      O => N22497
    );
  my_cpu_right_or0000174 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_N2211,
      I2 => N22497,
      I3 => my_cpu_op_code(4),
      O => my_cpu_right_or0000_map43
    );
  my_cpu_next_state_0_14_SW0 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N235,
      I2 => my_cpu_N247,
      I3 => my_cpu_N260,
      O => N22499
    );
  my_cpu_next_state_0_14 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => N22499,
      I1 => my_cpu_state(5),
      I2 => my_cpu_N197,
      I3 => my_cpu_N163,
      O => my_cpu_N2322
    );
  my_cpu_next_state_1_1_SW0 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => my_cpu_N235,
      I1 => my_cpu_N328,
      I2 => my_cpu_state(1),
      I3 => my_cpu_N246,
      O => N10216
    );
  my_cpu_left_ctrl_6_32_SW1 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_N260,
      I1 => my_cpu_state(5),
      I2 => my_cpu_N163,
      I3 => my_cpu_N234,
      O => N22501
    );
  my_cpu_left_ctrl_6_32 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_left_ctrl_or0004,
      I1 => my_cpu_ea(6),
      I2 => my_cpu_ea(5),
      I3 => N22501,
      O => my_cpu_left_ctrl_6_map12
    );
  my_cpu_next_state_7_106_SW1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N258,
      I1 => my_cpu_N3021,
      I2 => my_cpu_next_state_mux0051_7_1,
      I3 => my_cpu_md(7),
      O => N22503
    );
  my_cpu_next_state_7_106 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_next_state_7_map27,
      I1 => my_cpu_next_state_7_map19,
      I2 => my_cpu_next_state_7_map13,
      I3 => N22503,
      O => my_cpu_next_state_7_map31
    );
  my_cpu_up_ctrl_or00001 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N248,
      I1 => my_cpu_N328,
      I2 => my_cpu_state(1),
      I3 => my_cpu_sp_ctrl_cmp_eq0028,
      O => my_cpu_up_ctrl(3)
    );
  my_cpu_st_ctrl_0_1021 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(5),
      O => my_cpu_N3231
    );
  my_cpu_return_state_cmp_eq00141 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(7),
      O => my_cpu_alu_ctrl_2_4_map6
    );
  my_cpu_next_state_0_13_SW1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N258,
      I1 => my_cpu_op_code_3_0_rom0000_56_Q,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1621,
      O => N22505
    );
  my_cpu_next_state_0_13 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0026,
      I1 => my_cpu_ea(2),
      I2 => N22505,
      I3 => my_cpu_ea(1),
      O => my_cpu_next_state_0_map7
    );
  my_cpu_next_state_or00101 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => my_cpu_N1621,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N2291,
      O => my_cpu_next_state_or0010
    );
  my_cpu_sp_ctrl_cmp_eq00271 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N3411,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N260,
      O => my_cpu_sp_ctrl_cmp_eq0027
    );
  my_cpu_return_state_cmp_eq00031 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(7),
      I3 => my_cpu_op_code(5),
      O => my_cpu_return_state_cmp_eq0003
    );
  my_cpu_next_state_1_165_SW0 : LUT4
    generic map(
      INIT => X"FF7E"
    )
    port map (
      I0 => my_cpu_iv(2),
      I1 => my_cpu_iv(1),
      I2 => my_cpu_iv(0),
      I3 => my_cpu_next_state_1_map46,
      O => N22507
    );
  my_cpu_next_state_1_165 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N1611,
      I1 => my_cpu_N199,
      I2 => my_cpu_state(5),
      I3 => N22507,
      O => my_cpu_next_state_1_map48
    );
  my_cpu_cc_mux0001_2_21 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_cc_ctrl(0),
      I1 => my_cpu_cc_ctrl(2),
      I2 => my_cpu_cc_ctrl_1_map6,
      I3 => my_cpu_cc_ctrl_1_map25,
      O => my_cpu_N274
    );
  my_cpu_md_0_mux00010 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_md_ctrl_4_map26,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(6),
      I3 => my_cpu_md_ctrl(3),
      O => my_cpu_md_0_mux0001_map0
    );
  my_cpu_yreg_0_mux00004 : LUT4
    generic map(
      INIT => X"3313"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => my_cpu_iy_ctrl(2),
      I2 => my_cpu_N160,
      I3 => my_cpu_state(7),
      O => my_cpu_yreg_0_mux0000_map3
    );
  my_cpu_xreg_0_mux00004 : LUT4
    generic map(
      INIT => X"3313"
    )
    port map (
      I0 => my_cpu_N160,
      I1 => my_cpu_ix_ctrl(2),
      I2 => my_cpu_N257,
      I3 => my_cpu_state(7),
      O => my_cpu_xreg_0_mux0000_map3
    );
  my_cpu_up_0_mux00004 : LUT4
    generic map(
      INIT => X"3313"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => my_cpu_up_ctrl(4),
      I2 => my_cpu_N160,
      I3 => my_cpu_state(7),
      O => my_cpu_up_0_mux0000_map3
    );
  my_cpu_cc_mux0001_3_33_SW1 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_iv(1),
      I1 => my_cpu_N160,
      I2 => my_cpu_iv(2),
      I3 => my_cpu_iv(0),
      O => N22509
    );
  my_cpu_cc_mux0001_3_33 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_N234,
      I1 => my_cpu_state(7),
      I2 => N22509,
      I3 => N22165,
      O => my_cpu_cc_mux0001_3_map15
    );
  my_cpu_left_ctrl_cmp_eq00052 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N263,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N257,
      O => my_cpu_left_ctrl_cmp_eq0005
    );
  my_cpu_yreg_8_mux00004 : LUT4
    generic map(
      INIT => X"3313"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => my_cpu_iy_ctrl(3),
      I2 => my_cpu_N160,
      I3 => my_cpu_state(7),
      O => my_cpu_yreg_10_mux0000_map3
    );
  my_cpu_xreg_8_mux00004 : LUT4
    generic map(
      INIT => X"3313"
    )
    port map (
      I0 => my_cpu_N160,
      I1 => my_cpu_ix_ctrl(3),
      I2 => my_cpu_N257,
      I3 => my_cpu_state(7),
      O => my_cpu_xreg_10_mux0000_map3
    );
  my_cpu_up_8_mux00004 : LUT4
    generic map(
      INIT => X"3313"
    )
    port map (
      I0 => my_cpu_N257,
      I1 => my_cpu_up_ctrl(3),
      I2 => my_cpu_N160,
      I3 => my_cpu_state(7),
      O => my_cpu_up_10_mux0000_map3
    );
  my_cpu_sp_8_mux00004 : LUT4
    generic map(
      INIT => X"3313"
    )
    port map (
      I0 => my_cpu_N160,
      I1 => my_cpu_sp_ctrl(3),
      I2 => my_cpu_N257,
      I3 => my_cpu_state(7),
      O => my_cpu_sp_10_mux0000_map3
    );
  my_cpu_alu_ctrl_cmp_eq00113 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N263,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N257,
      O => my_cpu_alu_ctrl_cmp_eq0011
    );
  my_cpu_alu_ctrl_2_72 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N246,
      I1 => my_cpu_N328,
      I2 => my_cpu_state(1),
      I3 => my_cpu_alu_ctrl_cmp_eq0011,
      O => my_cpu_alu_ctrl_2_map17
    );
  my_cpu_dout_ctrl_cmp_eq00301 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N3411,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N259,
      O => my_cpu_dout_ctrl_cmp_eq0030
    );
  my_cpu_alu_ctrl_cmp_eq00151 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N197,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N3411,
      O => my_cpu_alu_ctrl_cmp_eq0015
    );
  my_cpu_next_state_0_121 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0019,
      I1 => my_cpu_N234,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N1621,
      O => my_cpu_N1971
    );
  my_cpu_alu_ctrl_cmp_eq00131 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N3411,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N258,
      O => my_cpu_alu_ctrl_cmp_eq0013
    );
  my_cpu_left_ctrl_5_1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_N2211,
      I3 => my_cpu_op_code_3_0_rom0000_85_Q,
      O => my_cpu_left_ctrl_5_map1
    );
  my_cpu_left_ctrl_6_49_SW0 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N257,
      I2 => my_cpu_N1611,
      I3 => my_cpu_left_ctrl_6_map17,
      O => N22511
    );
  my_cpu_left_ctrl_6_49 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_Mrom_md_3_0_rom000021,
      I1 => my_cpu_alu_ctrl_cmp_eq0030,
      I2 => my_cpu_alu_ctrl_cmp_eq0021,
      I3 => N22511,
      O => my_cpu_left_ctrl_6_map19
    );
  my_cpu_right_ctrl_2_30 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_N1971,
      I1 => my_cpu_state(5),
      I2 => my_cpu_N163,
      I3 => my_cpu_N259,
      O => my_cpu_right_ctrl_2_map8
    );
  my_cpu_right_or00004111_SW0 : LUT4
    generic map(
      INIT => X"CABF"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md(2),
      I2 => my_cpu_md(0),
      I3 => my_cpu_md(1),
      O => N22513
    );
  my_cpu_right_or00004111 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_N3021,
      I1 => my_cpu_N258,
      I2 => my_cpu_md(7),
      I3 => N22513,
      O => my_cpu_right_or0000_map91
    );
  my_cpu_next_state_1_519_SW0_SW0 : LUT4
    generic map(
      INIT => X"FFAD"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(1),
      I3 => my_cpu_op_code(5),
      O => N22294
    );
  make_secd_my_secd_system_my_datapath_alu_out_1_mux000032_SW1 : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(1),
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(1),
      I2 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0001,
      O => N22515
    );
  make_secd_my_secd_system_my_datapath_alu_out_1_mux000032 : LUT4
    generic map(
      INIT => X"FF13"
    )
    port map (
      I0 => N22339,
      I1 => make_secd_my_secd_system_alu_sel(4),
      I2 => N22515,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_1_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_1_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_2_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(2),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(2),
      O => N22517
    );
  make_secd_my_secd_system_my_datapath_alu_out_2_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22517,
      I1 => N22343,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_2_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_2_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_3_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(3),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(3),
      O => N22519
    );
  make_secd_my_secd_system_my_datapath_alu_out_3_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22519,
      I1 => N22345,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_3_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_3_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_4_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(4),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(4),
      O => N22521
    );
  make_secd_my_secd_system_my_datapath_alu_out_4_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22521,
      I1 => N22347,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_4_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_4_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_5_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(5),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(5),
      O => N22523
    );
  make_secd_my_secd_system_my_datapath_alu_out_5_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22523,
      I1 => N22349,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_5_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_5_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_6_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(6),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(6),
      O => N22525
    );
  make_secd_my_secd_system_my_datapath_alu_out_6_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22525,
      I1 => N22351,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_6_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_6_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_7_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(7),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(7),
      O => N22527
    );
  make_secd_my_secd_system_my_datapath_alu_out_7_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22527,
      I1 => N22353,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_7_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_7_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_8_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(8),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(8),
      O => N22529
    );
  make_secd_my_secd_system_my_datapath_alu_out_8_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22529,
      I1 => N22355,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_8_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_8_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_9_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(9),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(9),
      O => N22531
    );
  make_secd_my_secd_system_my_datapath_alu_out_9_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22531,
      I1 => N22357,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_9_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_9_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_10_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(10),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(10),
      O => N22533
    );
  make_secd_my_secd_system_my_datapath_alu_out_10_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22533,
      I1 => N22359,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_10_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_10_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_11_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(11),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(11),
      O => N22535
    );
  make_secd_my_secd_system_my_datapath_alu_out_11_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22535,
      I1 => N22361,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_11_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_11_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_12_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(12),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(12),
      O => N22537
    );
  make_secd_my_secd_system_my_datapath_alu_out_12_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22537,
      I1 => N22363,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_12_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_12_mux0000
    );
  make_secd_my_secd_system_my_datapath_alu_out_13_mux000024_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N751,
      I1 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(13),
      I2 => make_secd_my_secd_system_my_datapath_N741,
      I3 => make_secd_my_secd_system_my_datapath_alu_out_27_0_add0000(13),
      O => N22539
    );
  make_secd_my_secd_system_my_datapath_alu_out_13_mux000024 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N22539,
      I1 => N22365,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_13_mux0000_map2,
      O => make_secd_my_secd_system_my_datapath_alu_out_13_mux0000
    );
  my_cpu_next_state_or00151 : LUT4
    generic map(
      INIT => X"D008"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(2),
      O => my_cpu_next_state_or0015
    );
  my_cpu_return_state_or00041 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(6),
      O => my_cpu_return_state_or0004
    );
  my_cpu_next_state_3_61_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_next_state_or0015,
      I1 => my_cpu_N209,
      I2 => my_cpu_N1611,
      I3 => my_cpu_op_code(4),
      O => N22541
    );
  my_cpu_next_state_3_61 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(5),
      I2 => N22541,
      O => my_cpu_next_state_3_map3
    );
  my_cpu_alu_ctrl_2_8_SW0 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(6),
      I3 => my_cpu_N3021,
      O => my_cpu_left_ctrl_or0004
    );
  my_cpu_next_state_3_169 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N164,
      I2 => my_cpu_state(6),
      I3 => my_cpu_state(3),
      O => my_cpu_next_state_3_map41
    );
  my_cpu_left_ctrl_1_29_SW0 : LUT4
    generic map(
      INIT => X"EEF7"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(5),
      O => N22543
    );
  my_cpu_next_state_0_71 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0020,
      I1 => my_cpu_state(0),
      I2 => my_cpu_N166,
      I3 => my_cpu_dout_ctrl_cmp_eq0022,
      O => my_cpu_N1911
    );
  my_cpu_next_state_3_7_SW0_SW0 : LUT4
    generic map(
      INIT => X"AA82"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0027,
      I1 => my_cpu_iv(1),
      I2 => my_cpu_iv(0),
      I3 => my_cpu_iv(2),
      O => N22550
    );
  my_cpu_next_state_3_7_SW0 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N1611,
      I1 => my_cpu_N260,
      I2 => my_cpu_state(5),
      I3 => N22550,
      O => N8354
    );
  my_cpu_next_state_3_56_SW0 : LUT4
    generic map(
      INIT => X"5B5F"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_return_state_and0019,
      I2 => my_cpu_op_code(5),
      I3 => my_cpu_op_code(0),
      O => N22552
    );
  my_cpu_next_state_3_56 : LUT4
    generic map(
      INIT => X"2839"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(5),
      I3 => N22552,
      O => my_cpu_next_state_3_map20
    );
  my_cpu_return_state_or00091 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(3),
      O => my_cpu_return_state_or0009
    );
  my_cpu_state_stack_0_mux0001_5_1130_SW0 : LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      I0 => my_cpu_N1811,
      I1 => my_cpu_state_stack_0_mux0001_5_11_map7,
      I2 => my_cpu_state_stack_0_mux0001_5_11_map4,
      I3 => my_cpu_state(0),
      O => N22556
    );
  my_cpu_state_stack_0_mux0001_5_1130 : LUT4
    generic map(
      INIT => X"083B"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(5),
      I2 => N22557,
      I3 => N22556,
      O => my_cpu_N1131
    );
  my_cpu_state_stack_0_mux0001_3_70_SW1 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_st_ctrl_1_map41,
      I2 => my_cpu_st_ctrl_1_map16,
      I3 => my_cpu_state(6),
      O => N22559
    );
  my_cpu_state_stack_0_mux0001_3_70 : LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => N22487,
      I1 => my_cpu_state(7),
      I2 => N22559,
      I3 => my_cpu_state_stack_0_mux0001_3_map2,
      O => my_cpu_state_stack_0_mux0001(3)
    );
  my_cpu_next_state_2_96_SW1 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => my_cpu_N1621,
      I1 => my_cpu_state(5),
      I2 => my_cpu_N2311,
      I3 => my_cpu_N258,
      O => N22561
    );
  my_cpu_next_state_2_96 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_N2511,
      I1 => my_cpu_N199,
      I2 => my_cpu_left_ctrl_cmp_eq0005,
      I3 => N22561,
      O => my_cpu_next_state_2_9_map3
    );
  my_cpu_pc_ctrl_2_180_SW1 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_cc(0),
      I2 => my_cpu_op_code(3),
      O => N22306
    );
  my_cpu_alu_ctrl_31_41_SW0 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code_3_0_rom0000_248_Q,
      I3 => my_cpu_op_code_3_0_rom0000_211_Q,
      O => N22375
    );
  my_cpu_right_ctrl_2_1_SW0 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(6),
      O => N22563
    );
  my_cpu_right_ctrl_2_1 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_cpu_N1611,
      I1 => my_cpu_N209,
      I2 => N22563,
      I3 => my_cpu_sp_ctrl_cmp_eq0006,
      O => my_cpu_N522
    );
  my_cpu_addr_ctrl_0_2151 : LUT4
    generic map(
      INIT => X"8101"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(0),
      O => my_cpu_addr_ctrl_0_2_map36
    );
  my_cpu_next_state_5_522_SW0 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_cpu_N2321,
      I1 => my_cpu_N250,
      I2 => N22563,
      I3 => my_cpu_sp_ctrl_cmp_eq0007,
      O => N22077
    );
  my_cpu_next_state_2_392_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N248,
      I1 => my_cpu_N260,
      I2 => my_cpu_sp_ctrl_cmp_eq0069,
      I3 => my_cpu_N234,
      O => N22569
    );
  my_cpu_next_state_2_392 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_ea(0),
      I1 => my_cpu_N139,
      I2 => my_cpu_ea(6),
      I3 => N22569,
      O => my_cpu_next_state_2_map93
    );
  my_cpu_sp_ctrl_or00001 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_N1611,
      I1 => my_cpu_N2321,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N209,
      O => my_cpu_sp_ctrl_or0000
    );
  my_cpu_ea_ctrl_cmp_eq000411 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N3411,
      O => my_cpu_return_state_cmp_eq0002
    );
  my_cpu_cond_true_cmp_eq00061 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(0),
      I3 => my_cpu_op_code(1),
      O => my_cpu_cond_true_cmp_eq0006
    );
  my_cpu_sp_ctrl_cmp_eq00201 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N246,
      O => my_cpu_alu_ctrl_2_2_map7
    );
  my_cpu_left_ctrl_1_121 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(2),
      O => my_cpu_N1821
    );
  my_cpu_Mmux_right_ctrl_mux0005231 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(7),
      I3 => my_cpu_op_code(4),
      O => my_cpu_op_ctrl_cmp_eq0003
    );
  my_cpu_sp_ctrl_cmp_eq00301 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N328,
      I2 => my_cpu_state(1),
      I3 => my_cpu_N1621,
      O => my_cpu_sp_ctrl_cmp_eq0030
    );
  my_cpu_left_ctrl_5_11 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(7),
      I3 => my_cpu_op_code(5),
      O => my_cpu_alu_ctrl_cmp_eq0003
    );
  my_cpu_sp_ctrl_cmp_eq00771 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N258,
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(5),
      I3 => my_cpu_N338,
      O => my_cpu_sp_ctrl(4)
    );
  my_cpu_alu_ctrl_cmp_eq000411 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(4),
      O => my_cpu_N247
    );
  my_cpu_alu_ctrl_cmp_eq001211 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(7),
      I3 => my_cpu_state(5),
      O => my_cpu_N164
    );
  my_cpu_sp_ctrl_cmp_eq00061 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N266,
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N250,
      O => my_cpu_sp_ctrl_cmp_eq0006
    );
  my_cpu_dout_ctrl_cmp_eq00251 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N2511,
      O => my_cpu_dout_ctrl_cmp_eq0025
    );
  my_cpu_dp_ctrl_2_31 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(6),
      I3 => my_cpu_state(1),
      O => my_cpu_N2311
    );
  my_cpu_sp_ctrl_cmp_eq00081 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_N160,
      I1 => my_cpu_N258,
      I2 => my_cpu_state(7),
      O => my_cpu_sp_ctrl_cmp_eq0008
    );
  my_cpu_dout_ctrl_cmp_eq001511 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(6),
      O => my_cpu_N233
    );
  my_cpu_dout_ctrl_cmp_eq000411 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(1),
      O => my_cpu_N198
    );
  my_cpu_alu_ctrl_2_52 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(6),
      O => my_cpu_N192
    );
  my_cpu_alu_ctrl_2_116 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(7),
      O => my_cpu_N159
    );
  my_cpu_pc_ctrl_or000411 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(1),
      O => my_cpu_cc_ctrl_and0034
    );
  my_cpu_dout_ctrl_1_33_SW0_SW0 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0024,
      I1 => my_cpu_state(5),
      I2 => my_cpu_N260,
      I3 => my_cpu_N163,
      O => N22577
    );
  my_cpu_dout_ctrl_1_33_SW0 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => N22577,
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_N277,
      I3 => N21967,
      O => N21800
    );
  my_cpu_out_alu_mux0001_6_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_left(6),
      I1 => my_cpu_alu_ctrl_12_map6,
      I2 => my_cpu_right(6),
      I3 => my_cpu_alu_ctrl_12_map2,
      O => N22579
    );
  my_cpu_out_alu_mux0001_6_Q : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => N22579,
      I1 => my_cpu_alu_ctrl_25_map6,
      I2 => my_cpu_alu_ctrl_25_map2,
      I3 => N21905,
      O => my_cpu_out_alu_mux0001(6)
    );
  my_cpu_out_alu_mux0001_5_SW0 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_left(5),
      I1 => my_cpu_alu_ctrl_12_map6,
      I2 => my_cpu_right(5),
      I3 => my_cpu_alu_ctrl_12_map2,
      O => N22581
    );
  my_cpu_out_alu_mux0001_5_Q : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => N22581,
      I1 => my_cpu_alu_ctrl_25_map6,
      I2 => my_cpu_alu_ctrl_25_map2,
      I3 => N21908,
      O => my_cpu_out_alu_mux0001(5)
    );
  my_cpu_st_ctrl_1_82_SW1 : LUT4
    generic map(
      INIT => X"8600"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(0),
      I3 => my_cpu_op_code(3),
      O => N22583
    );
  my_cpu_st_ctrl_1_82 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(7),
      I2 => N22583,
      I3 => my_cpu_op_ctrl_cmp_eq0003,
      O => my_cpu_st_ctrl_1_map25
    );
  my_cpu_next_state_mux0049_5_1 : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(1),
      I3 => my_cpu_op_code(0),
      O => my_cpu_next_state_mux0049(5)
    );
  my_cpu_state_stack_0_mux0001_2_62_SW1 : LUT4
    generic map(
      INIT => X"1415"
    )
    port map (
      I0 => my_cpu_state_stack_0_mux0001_2_map6,
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(5),
      I3 => my_cpu_state_stack_0_mux0001_2_map14,
      O => N22589
    );
  my_cpu_state_stack_0_mux0001_2_62 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(1),
      I2 => N22589,
      I3 => my_cpu_state(2),
      O => my_cpu_state_stack_0_mux0001_2_map20
    );
  my_cpu_dp_mux0001_7_SW2 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N246,
      I3 => my_cpu_state(0),
      O => N22308
    );
  my_cpu_alu_ctrl_2_239_SW0 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => N22324,
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N164,
      O => N21876
    );
  my_cpu_next_state_3_6_SW1 : LUT4
    generic map(
      INIT => X"3323"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_N235,
      I2 => my_cpu_N328,
      I3 => my_cpu_ea(0),
      O => N22371
    );
  my_cpu_sp_ctrl_cmp_eq00411 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N263,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N259,
      O => my_cpu_sp_ctrl_cmp_eq0041
    );
  my_cpu_dout_ctrl_cmp_eq00102 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N3331,
      O => my_cpu_dout_ctrl_cmp_eq0010
    );
  my_cpu_sp_ctrl_cmp_eq00521 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N259,
      O => my_cpu_sp_ctrl_cmp_eq0052
    );
  my_cpu_dp_or000011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N257,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N338,
      O => my_cpu_ix_ctrl(0)
    );
  my_cpu_left_ctrl_cmp_eq00011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N3331,
      O => my_cpu_left_ctrl_cmp_eq0001
    );
  my_cpu_right_ctrl_cmp_eq00001 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N263,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N258,
      O => my_cpu_right_ctrl_cmp_eq0000
    );
  my_cpu_dout_ctrl_cmp_eq00061 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N263,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N258,
      O => my_cpu_dout_ctrl_cmp_eq0006
    );
  my_cpu_right_or0000171 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_md(7),
      I1 => my_cpu_N258,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N160,
      O => my_cpu_N330
    );
  my_cpu_alu_ctrl_cmp_eq00082 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N258,
      O => my_cpu_alu_ctrl_cmp_eq0008
    );
  my_cpu_alu_ctrl_cmp_eq00061 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N197,
      I2 => my_cpu_state(7),
      I3 => my_cpu_N338,
      O => my_cpu_alu_ctrl_cmp_eq0006
    );
  my_cpu_sp_ctrl_cmp_eq00571 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N3411,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N257,
      O => my_cpu_sp_ctrl_cmp_eq0057
    );
  my_cpu_sp_ctrl_cmp_eq00461 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N197,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N263,
      O => my_cpu_sp_ctrl_cmp_eq0046
    );
  my_cpu_left_ctrl_6_11 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N1611,
      I2 => my_cpu_op_code(7),
      I3 => my_cpu_N257,
      O => my_cpu_N226
    );
  my_cpu_dout_ctrl_cmp_eq00011 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N263,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N259,
      O => my_cpu_dout_ctrl_cmp_eq0001
    );
  my_cpu_alu_ctrl_2_232_SW0_SW0 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_N1621,
      I1 => my_cpu_N259,
      I2 => my_cpu_N197,
      O => N22591
    );
  my_cpu_alu_ctrl_2_232_SW0 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => N22591,
      I2 => my_cpu_sp_ctrl_cmp_eq0024,
      I3 => my_cpu_sp_ctrl_cmp_eq0028,
      O => N22475
    );
  my_cpu_next_state_2_611 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N258,
      I2 => my_cpu_md(7),
      I3 => my_cpu_N160,
      O => my_cpu_N3311
    );
  my_cpu_acca_ctrl_1_60_SW0_SW1 : LUT4
    generic map(
      INIT => X"0213"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(0),
      O => N22593
    );
  my_cpu_acca_ctrl_1_60_SW0 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_acca_ctrl_1_map3,
      I1 => my_cpu_sp_ctrl_cmp_eq0001,
      I2 => my_cpu_op_code(7),
      I3 => N22593,
      O => N21808
    );
  my_cpu_left_ctrl_10_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(2),
      I2 => my_cpu_N3331,
      I3 => my_cpu_state(7),
      O => N0
    );
  my_cpu_left_ctrl_1_193_SW0 : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => my_cpu_left_ctrl_1_map45,
      I1 => my_cpu_left_ctrl_1_map30,
      I2 => my_cpu_state(4),
      O => N22595
    );
  my_cpu_left_ctrl_1_193 : LUT4
    generic map(
      INIT => X"0437"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(3),
      I2 => N22543,
      I3 => N22595,
      O => my_cpu_left_ctrl_1_map51
    );
  my_cpu_state_stack_0_mux0001_5_1116 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_alu_ctrl_3_map23,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(6),
      O => my_cpu_state_stack_0_mux0001_5_11_map7
    );
  my_cpu_state_stack_0_mux0001_1_5_SW0 : LUT4
    generic map(
      INIT => X"8001"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(0),
      O => N22597
    );
  my_cpu_state_stack_0_mux0001_1_5 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => N22597,
      I2 => my_cpu_return_state_cmp_eq0025,
      O => my_cpu_state_stack_0_mux0001_1_map2
    );
  my_cpu_state_stack_0_mux0001_1_201 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_alu_ctrl_mux0009_5_Q,
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code(7),
      O => my_cpu_state_stack_0_mux0001_1_map9
    );
  my_cpu_op_code_5_SW1 : LUT4
    generic map(
      INIT => X"9008"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(1),
      I3 => my_cpu_op_code(0),
      O => N22601
    );
  my_cpu_state_stack_0_mux0001_4_2111 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(2),
      O => my_cpu_N503
    );
  my_cpu_acca_ctrl_2_66_SW1 : LUT4
    generic map(
      INIT => X"A8F8"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_return_state_cmp_eq0011,
      I2 => my_cpu_return_state_cmp_eq0009,
      I3 => my_cpu_accb_ctrl_and0000,
      O => N22605
    );
  my_cpu_acca_ctrl_2_66 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_op_code(7),
      I2 => N22605,
      O => my_cpu_acca_ctrl_2_map21
    );
  my_cpu_next_state_1_2137_SW0 : LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(7),
      I2 => N22607,
      I3 => my_cpu_op_code(6),
      O => N22101
    );
  my_cpu_st_ctrl_0_398_SW0 : LUT4
    generic map(
      INIT => X"BFA8"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(7),
      O => N22612
    );
  my_cpu_st_ctrl_0_398_SW2 : LUT4
    generic map(
      INIT => X"FE2E"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_op_code(5),
      O => N22613
    );
  my_cpu_st_ctrl_0_398 : LUT4
    generic map(
      INIT => X"13B3"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => N22612,
      I2 => my_cpu_st_ctrl_or0002,
      I3 => N22613,
      O => my_cpu_st_ctrl_0_map96
    );
  my_cpu_left_ctrl_mux0017_10_1 : LUT4
    generic map(
      INIT => X"0604"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(0),
      O => my_cpu_left_ctrl_mux0017(10)
    );
  my_cpu_accb_ctrl_1_52_SW0_SW0 : LUT3
    generic map(
      INIT => X"B2"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(1),
      O => N22554
    );
  my_cpu_state_stack_0_mux0001_5_1130_SW1 : LUT4
    generic map(
      INIT => X"B5FF"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_return_state_cmp_eq0024,
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(0),
      O => N22557
    );
  my_cpu_next_state_1_2254_SW0_SW0_SW0 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_next_state_or0015,
      I2 => my_cpu_op_code(4),
      O => N22615
    );
  my_cpu_alu_ctrl_2_239_SW0_SW0 : LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(6),
      I3 => my_cpu_state(0),
      O => N22324
    );
  my_cpu_right_ctrl_2_3_SW1 : LUT4
    generic map(
      INIT => X"5010"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(6),
      I3 => my_cpu_state(0),
      O => N21925
    );
  my_cpu_dout_ctrl_15_SW1 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(1),
      O => N22367
    );
  my_cpu_sp_ctrl_cmp_eq00671 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_N223,
      I3 => my_cpu_N248,
      O => my_cpu_sp_ctrl_cmp_eq0067
    );
  my_cpu_right_or000061 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(4),
      O => my_cpu_N1811
    );
  my_cpu_Mmux_next_state_mux0045221 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code(4),
      O => my_cpu_alu_ctrl_cmp_eq0002
    );
  my_cpu_alu_ctrl_cmp_eq001711 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(4),
      O => my_cpu_N249
    );
  my_cpu_dout_ctrl_cmp_eq000121 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(6),
      O => my_cpu_N259
    );
  my_cpu_alu_ctrl_cmp_eq002721 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(6),
      O => my_cpu_N235
    );
  my_cpu_alu_ctrl_cmp_eq001911 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(6),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(1),
      O => my_cpu_N2321
    );
  my_cpu_st_ctrl_0_31 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(2),
      O => my_cpu_N160
    );
  my_cpu_alu_ctrl_cmp_eq002011 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(6),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(0),
      O => my_cpu_N199
    );
  my_cpu_accb_ctrl_1_52_SW1 : LUT4
    generic map(
      INIT => X"F777"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_Mrom_rom00004,
      O => N22620
    );
  my_cpu_accb_ctrl_1_52 : LUT4
    generic map(
      INIT => X"5010"
    )
    port map (
      I0 => N22620,
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_sp_ctrl_cmp_eq0001,
      I3 => N22554,
      O => my_cpu_accb_ctrl_1_map15
    );
  my_cpu_sp_ctrl_cmp_eq00331 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N260,
      O => my_cpu_sp_ctrl_cmp_eq0033
    );
  my_cpu_dout_ctrl_cmp_eq00231 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N263,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N260,
      O => my_cpu_dout_ctrl_cmp_eq0023
    );
  my_cpu_acca_ctrl_mux0005_2_1 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_op_code(1),
      I3 => my_cpu_op_code(2),
      O => my_cpu_alu_ctrl_3_map23
    );
  my_cpu_acca_ctrl_mux0005_3_1 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(1),
      I3 => my_cpu_op_code(0),
      O => my_cpu_acca_ctrl_mux0005(3)
    );
  my_cpu_pc_ctrl_2_189_SW0 : LUT4
    generic map(
      INIT => X"7DFF"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_cc(3),
      I2 => my_cpu_cc(1),
      I3 => my_cpu_Mrom_rom00004,
      O => N22571
    );
  my_cpu_sp_ctrl_cmp_eq00651 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N263,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N260,
      O => my_cpu_sp_ctrl_cmp_eq0065
    );
  my_cpu_dout_ctrl_cmp_eq00081 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N197,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N263,
      O => my_cpu_dout_ctrl_cmp_eq0008
    );
  my_cpu_sp_ctrl_cmp_eq00051 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N257,
      O => my_cpu_sp_ctrl_cmp_eq0005
    );
  my_cpu_dp_ctrl_1_21 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_state(2),
      O => my_cpu_N246
    );
  my_cpu_alu_ctrl_cmp_eq001121 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(7),
      I3 => my_cpu_state(4),
      O => my_cpu_N2511
    );
  my_cpu_Mmux_sp_ctrl_mux0006_4 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(2),
      I2 => N22601,
      I3 => my_cpu_op_code(6),
      O => my_cpu_N111
    );
  my_cpu_state_stack_0_mux0001_1_1135_SW1 : LUT4
    generic map(
      INIT => X"FF57"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_alu_ctrl_3_map23,
      I3 => my_cpu_op_code(6),
      O => N22622
    );
  my_cpu_state_stack_0_mux0001_1_1135_SW2 : LUT4
    generic map(
      INIT => X"AB01"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_alu_ctrl_mux0009_34_Q,
      O => N22623
    );
  my_cpu_state_stack_0_mux0001_1_1135 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => N22623,
      I1 => my_cpu_op_code(5),
      I2 => N22622,
      I3 => my_cpu_state_stack_0_mux0001_1_11_map5,
      O => my_cpu_N721
    );
  my_cpu_pc_ctrl_2_100 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => N21824,
      I1 => my_cpu_op_code(1),
      I2 => N22625,
      I3 => my_cpu_pc_ctrl_2_map18,
      O => my_cpu_pc_ctrl_2_map31
    );
  my_cpu_next_state_1_2254_SW0_SW1 : LUT4
    generic map(
      INIT => X"2AFF"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_return_state_and0019,
      I3 => my_cpu_op_code(5),
      O => N22627
    );
  my_cpu_next_state_1_2254_SW0 : LUT4
    generic map(
      INIT => X"54FE"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => N22627,
      I2 => my_cpu_op_code(6),
      I3 => N22615,
      O => N22103
    );
  my_cpu_acca_ctrl_2_72 : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_acca_ctrl_2_map15,
      I1 => my_cpu_sp_ctrl_cmp_eq0001,
      I2 => my_cpu_op_code(7),
      I3 => N22605,
      O => my_cpu_acca_ctrl(2)
    );
  my_cpu_pc_ctrl_5_10_SW0 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(7),
      O => N22629
    );
  my_cpu_pc_ctrl_5_10 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_N209,
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(7),
      I3 => N22629,
      O => my_cpu_pc_ctrl_5_map4
    );
  my_cpu_alu_ctrl_cmp_eq003511 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(6),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(3),
      O => my_cpu_N234
    );
  my_cpu_right_or00003110 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(4),
      O => my_cpu_N1611
    );
  my_cpu_alu_ctrl_cmp_eq001111 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(7),
      O => my_cpu_N163
    );
  my_cpu_alu_ctrl_cmp_eq000511 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(4),
      I3 => my_cpu_state(2),
      O => my_cpu_N3021
    );
  my_cpu_accb_ctrl_2_SW1_SW0 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_43_Q,
      I1 => my_cpu_N3411,
      I2 => my_cpu_N257,
      I3 => my_cpu_op_code(5),
      O => N22631
    );
  my_cpu_accb_ctrl_2_SW1 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(5),
      I2 => my_cpu_op_code(7),
      I3 => N22631,
      O => N22069
    );
  my_cpu_next_state_1_2137_SW0_SW1 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_Mrom_rom00004,
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(0),
      O => N22607
    );
  my_cpu_sp_ctrl_cmp_eq00031 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(0),
      I3 => my_cpu_op_code(3),
      O => my_cpu_sp_ctrl_cmp_eq0003
    );
  my_cpu_left_ctrl_cmp_eq000511 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(7),
      I3 => my_cpu_state(2),
      O => my_cpu_N248
    );
  my_cpu_addr_ctrl_4_8 : LUT4
    generic map(
      INIT => X"2888"
    )
    port map (
      I0 => my_cpu_state(6),
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(1),
      O => my_cpu_addr_ctrl_4_map5
    );
  my_cpu_st_ctrl_or00051 : LUT4
    generic map(
      INIT => X"24A0"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(0),
      O => my_cpu_st_ctrl_or0005
    );
  my_cpu_next_state_1_413 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0007,
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_op_code(7),
      O => my_cpu_next_state_1_map100
    );
  my_cpu_addr_ctrl_3_1 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N3331,
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(7),
      I3 => my_cpu_dout_ctrl_cmp_eq0008,
      O => my_cpu_addr_ctrl_3_Q
    );
  my_cpu_state_stack_0_mux0001_1_8 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(1),
      I3 => my_cpu_N307,
      O => my_cpu_state_stack_0_mux0001_1_map4
    );
  my_cpu_Mmux_left_ctrl_mux0008321 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_op_code(1),
      O => my_cpu_return_state_and0019
    );
  my_cpu_sp_ctrl_cmp_eq00071 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(7),
      I3 => my_cpu_N209,
      O => my_cpu_sp_ctrl_cmp_eq0007
    );
  my_cpu_alu_ctrl_cmp_eq000811 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_state(2),
      O => my_cpu_N250
    );
  my_cpu_dout_ctrl_cmp_eq00091 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(1),
      O => my_cpu_dout_ctrl_cmp_eq0009
    );
  my_cpu_md_ctrl_2_49 : LUT4
    generic map(
      INIT => X"C67B"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(0),
      O => my_cpu_md_ctrl_2_map15
    );
  my_cpu_alu_ctrl_mux0009_34_1 : LUT4
    generic map(
      INIT => X"2420"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(1),
      O => my_cpu_alu_ctrl_mux0009_34_Q
    );
  my_cpu_next_state_6_27_SW1 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(3),
      O => N22636
    );
  my_cpu_next_state_6_27 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(5),
      I2 => N22636,
      I3 => my_cpu_state(6),
      O => my_cpu_next_state_6_2_map4
    );
  my_cpu_op_code_5_11 : LUT4
    generic map(
      INIT => X"777F"
    )
    port map (
      I0 => my_cpu_op_code(3),
      I1 => my_cpu_N503,
      I2 => my_cpu_op_code(5),
      I3 => my_cpu_op_code(4),
      O => my_cpu_op_code_5_2
    );
  my_cpu_pc_ctrl_2_153 : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(2),
      O => my_cpu_pc_ctrl_2_map41
    );
  my_cpu_state_stack_0_mux0001_0_7 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_N1811,
      I2 => my_cpu_dout_ctrl_cmp_eq0009,
      I3 => my_cpu_state(0),
      O => my_cpu_state_stack_0_mux0001_0_map4
    );
  my_vdu_ver_addr_add0000_5_Q : MUXF5
    port map (
      I0 => N22644,
      I1 => N22645,
      S => my_vdu_row1_addr(1),
      O => my_vdu_ver_addr_add0000(5)
    );
  my_vdu_ver_addr_add0000_5_F : LUT4
    generic map(
      INIT => X"52AA"
    )
    port map (
      I0 => my_vdu_row1_addr(3),
      I1 => my_vdu_row1_addr(0),
      I2 => my_vdu_row1_addr(4),
      I3 => my_vdu_row1_addr(2),
      O => N22644
    );
  my_vdu_ver_addr_add0000_5_G : LUT4
    generic map(
      INIT => X"5242"
    )
    port map (
      I0 => my_vdu_row1_addr(3),
      I1 => my_vdu_row1_addr(4),
      I2 => my_vdu_row1_addr(2),
      I3 => my_vdu_row1_addr(0),
      O => N22645
    );
  my_vdu_vga_shift_7_mux0002 : MUXF5
    port map (
      I0 => N22646,
      I1 => N22647,
      S => my_vdu_vga_shift_4_mux0000,
      O => my_vdu_vga_shift_7_mux0002_331
    );
  my_vdu_vga_shift_7_mux0002_F : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(7),
      I2 => my_vdu_attr_data_out(7),
      I3 => my_vdu_vga_shift(6),
      O => N22646
    );
  my_vdu_vga_shift_7_mux0002_G : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(7),
      I2 => my_vdu_vga_shift(6),
      I3 => my_vdu_attr_data_out(7),
      O => N22647
    );
  my_vdu_vga_shift_6_mux0002 : MUXF5
    port map (
      I0 => N22648,
      I1 => N22649,
      S => my_vdu_vga_shift_4_mux0000,
      O => my_vdu_vga_shift_6_mux0002_312
    );
  my_vdu_vga_shift_6_mux0002_F : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(6),
      I2 => my_vdu_attr_data_out(7),
      I3 => my_vdu_vga_shift(5),
      O => N22648
    );
  my_vdu_vga_shift_6_mux0002_G : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(6),
      I2 => my_vdu_vga_shift(5),
      I3 => my_vdu_attr_data_out(7),
      O => N22649
    );
  my_vdu_vga_shift_5_mux0002 : MUXF5
    port map (
      I0 => N22650,
      I1 => N22651,
      S => my_vdu_vga_shift_4_mux0000,
      O => my_vdu_vga_shift_5_mux0002_316
    );
  my_vdu_vga_shift_5_mux0002_F : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(5),
      I2 => my_vdu_attr_data_out(7),
      I3 => my_vdu_vga_shift(4),
      O => N22650
    );
  my_vdu_vga_shift_5_mux0002_G : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(5),
      I2 => my_vdu_vga_shift(4),
      I3 => my_vdu_attr_data_out(7),
      O => N22651
    );
  my_vdu_vga_shift_4_mux0003 : MUXF5
    port map (
      I0 => N22652,
      I1 => N22653,
      S => my_vdu_vga_shift_4_mux0000,
      O => my_vdu_vga_shift_4_mux0003_323
    );
  my_vdu_vga_shift_4_mux0003_F : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(4),
      I2 => my_vdu_attr_data_out(7),
      I3 => my_vdu_vga_shift(3),
      O => N22652
    );
  my_vdu_vga_shift_4_mux0003_G : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(4),
      I2 => my_vdu_vga_shift(3),
      I3 => my_vdu_attr_data_out(7),
      O => N22653
    );
  my_vdu_vga_shift_3_mux0002 : MUXF5
    port map (
      I0 => N22654,
      I1 => N22655,
      S => my_vdu_vga_shift_0_mux0000,
      O => my_vdu_vga_shift_3_mux0002_325
    );
  my_vdu_vga_shift_3_mux0002_F : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(3),
      I2 => my_vdu_attr_data_out(7),
      I3 => my_vdu_vga_shift(2),
      O => N22654
    );
  my_vdu_vga_shift_3_mux0002_G : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(3),
      I2 => my_vdu_vga_shift(2),
      I3 => my_vdu_attr_data_out(7),
      O => N22655
    );
  my_vdu_vga_shift_2_mux0002 : MUXF5
    port map (
      I0 => N22656,
      I1 => N22657,
      S => my_vdu_vga_shift_0_mux0000,
      O => my_vdu_vga_shift_2_mux0002_329
    );
  my_vdu_vga_shift_2_mux0002_F : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(2),
      I2 => my_vdu_attr_data_out(7),
      I3 => my_vdu_vga_shift(1),
      O => N22656
    );
  my_vdu_vga_shift_2_mux0002_G : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(2),
      I2 => my_vdu_vga_shift(1),
      I3 => my_vdu_attr_data_out(7),
      O => N22657
    );
  my_vdu_vga_shift_1_mux0002 : MUXF5
    port map (
      I0 => N22658,
      I1 => N22659,
      S => my_vdu_vga_shift_0_mux0000,
      O => my_vdu_vga_shift_1_mux0002_333
    );
  my_vdu_vga_shift_1_mux0002_F : LUT4
    generic map(
      INIT => X"5D08"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(1),
      I2 => my_vdu_attr_data_out(7),
      I3 => my_vdu_vga_shift(0),
      O => N22658
    );
  my_vdu_vga_shift_1_mux0002_G : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => my_vdu_vga_bg_colour_not0002_inv,
      I1 => my_vdu_char_data_out(1),
      I2 => my_vdu_vga_shift(0),
      I3 => my_vdu_attr_data_out(7),
      O => N22659
    );
  my_uart_RxDev_RxState_mux0003_0_Q : MUXF5
    port map (
      I0 => N22660,
      I1 => N22661,
      S => my_uart_RxDev_RxState(3),
      O => my_uart_RxDev_RxState_mux0003(0)
    );
  my_uart_RxDev_RxState_mux0003_0_F : LUT4
    generic map(
      INIT => X"8808"
    )
    port map (
      I0 => my_uart_RxDev_RxState(2),
      I1 => my_uart_RxDev_RxState(1),
      I2 => my_uart_CtrlReg(4),
      I3 => my_uart_RxDev_RxState(0),
      O => N22660
    );
  my_uart_RxDev_RxState_mux0003_0_G : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => my_uart_RxDev_RxState(2),
      I1 => my_uart_RxDev_RxState(1),
      I2 => fpga_rxd_IBUF_6,
      O => N22661
    );
  my_uart_TxDev_TReg_mux0001_6_Q : MUXF5
    port map (
      I0 => N22662,
      I1 => N22663,
      S => my_uart_TxDev_TxState_FFd3_217,
      O => my_uart_TxDev_TReg_mux0001(6)
    );
  my_uart_TxDev_TReg_mux0001_6_F : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_TxDev_TBuff(6),
      I2 => my_uart_TxDev_TReg(6),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22662
    );
  my_uart_TxDev_TReg_mux0001_6_G : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_uart_TxDev_TReg(7),
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_TxDev_TReg(6),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22663
    );
  my_uart_TxDev_TReg_mux0001_5_Q : MUXF5
    port map (
      I0 => N22664,
      I1 => N22665,
      S => my_uart_TxDev_TxState_FFd3_217,
      O => my_uart_TxDev_TReg_mux0001(5)
    );
  my_uart_TxDev_TReg_mux0001_5_F : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_TxDev_TBuff(5),
      I2 => my_uart_TxDev_TReg(5),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22664
    );
  my_uart_TxDev_TReg_mux0001_5_G : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_uart_TxDev_TReg(6),
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_TxDev_TReg(5),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22665
    );
  my_uart_TxDev_TReg_mux0001_4_Q : MUXF5
    port map (
      I0 => N22666,
      I1 => N22667,
      S => my_uart_TxDev_TxState_FFd3_217,
      O => my_uart_TxDev_TReg_mux0001(4)
    );
  my_uart_TxDev_TReg_mux0001_4_F : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_TxDev_TBuff(4),
      I2 => my_uart_TxDev_TReg(4),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22666
    );
  my_uart_TxDev_TReg_mux0001_4_G : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_uart_TxDev_TReg(5),
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_TxDev_TReg(4),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22667
    );
  my_uart_TxDev_TReg_mux0001_3_Q : MUXF5
    port map (
      I0 => N22668,
      I1 => N22669,
      S => my_uart_TxDev_TxState_FFd3_217,
      O => my_uart_TxDev_TReg_mux0001(3)
    );
  my_uart_TxDev_TReg_mux0001_3_F : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_TxDev_TBuff(3),
      I2 => my_uart_TxDev_TReg(3),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22668
    );
  my_uart_TxDev_TReg_mux0001_3_G : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_uart_TxDev_TReg(4),
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_TxDev_TReg(3),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22669
    );
  my_uart_TxDev_TReg_mux0001_2_Q : MUXF5
    port map (
      I0 => N22670,
      I1 => N22671,
      S => my_uart_TxDev_TxState_FFd3_217,
      O => my_uart_TxDev_TReg_mux0001(2)
    );
  my_uart_TxDev_TReg_mux0001_2_F : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_TxDev_TBuff(2),
      I2 => my_uart_TxDev_TReg(2),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22670
    );
  my_uart_TxDev_TReg_mux0001_2_G : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_uart_TxDev_TReg(3),
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_TxDev_TReg(2),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22671
    );
  my_uart_TxDev_TReg_mux0001_1_Q : MUXF5
    port map (
      I0 => N22672,
      I1 => N22673,
      S => my_uart_TxDev_TxState_FFd3_217,
      O => my_uart_TxDev_TReg_mux0001(1)
    );
  my_uart_TxDev_TReg_mux0001_1_F : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_TxDev_TBuff(1),
      I2 => my_uart_TxDev_TReg(1),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22672
    );
  my_uart_TxDev_TReg_mux0001_1_G : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_uart_TxDev_TReg(2),
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_TxDev_TReg(1),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22673
    );
  my_uart_TxDev_TReg_mux0001_0_Q : MUXF5
    port map (
      I0 => N22674,
      I1 => N22675,
      S => my_uart_TxDev_TxState_FFd3_217,
      O => my_uart_TxDev_TReg_mux0001(0)
    );
  my_uart_TxDev_TReg_mux0001_0_F : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_TxDev_TBuff(0),
      I2 => my_uart_TxDev_TReg(0),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22674
    );
  my_uart_TxDev_TReg_mux0001_0_G : LUT4
    generic map(
      INIT => X"F8B8"
    )
    port map (
      I0 => my_uart_TxDev_TReg(1),
      I1 => my_uart_TxDev_TxState_FFd2_218,
      I2 => my_uart_TxDev_TReg(0),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22675
    );
  my_cpu_next_state_1_50 : MUXF5
    port map (
      I0 => N22676,
      I1 => N22677,
      S => my_cpu_ea(3),
      O => my_cpu_next_state_1_map17
    );
  my_cpu_next_state_1_50_F : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ea(2),
      I1 => my_cpu_N821,
      I2 => my_cpu_N157,
      I3 => my_cpu_N216,
      O => N22676
    );
  my_cpu_next_state_1_50_G : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_ea(4),
      I1 => my_cpu_N1181,
      I2 => my_cpu_dout_ctrl_cmp_eq0022,
      O => N22677
    );
  Mmux_cpu_data_in_7_194 : MUXF5
    port map (
      I0 => N22678,
      I1 => N22679,
      S => cpu_addr(5),
      O => Mmux_cpu_data_in_7_1_map31
    );
  Mmux_cpu_data_in_7_194_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => N47,
      I1 => cpu_addr(0),
      I2 => my_uart_StatReg_7_Q,
      I3 => my_uart_RxDev_DataOut(7),
      O => N22678
    );
  Mmux_cpu_data_in_7_194_G : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => N47,
      I2 => cpu_addr(1),
      I3 => Mmux_cpu_data_in_7_1_map18,
      O => N22679
    );
  my_cpu_addr_ctrl_0_197 : MUXF5
    port map (
      I0 => N22680,
      I1 => N22681,
      S => my_cpu_state(6),
      O => my_cpu_addr_ctrl_0_Q
    );
  my_cpu_addr_ctrl_0_197_F : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_N601,
      I1 => my_cpu_state(2),
      I2 => my_cpu_addr_ctrl_0_map43,
      I3 => my_cpu_addr_ctrl_0_map22,
      O => N22680
    );
  my_cpu_addr_ctrl_0_197_G : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_N601,
      I1 => my_cpu_N160,
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(3),
      O => N22681
    );
  my_cpu_st_ctrl_or0012 : MUXF5
    port map (
      I0 => N22682,
      I1 => N22683,
      S => my_cpu_state(4),
      O => my_cpu_st_ctrl_or0012_167
    );
  my_cpu_st_ctrl_or0012_F : LUT4
    generic map(
      INIT => X"0060"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(5),
      O => N22682
    );
  my_cpu_st_ctrl_or0012_G : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_N183,
      I1 => my_cpu_state(3),
      I2 => my_cpu_state(5),
      O => N22683
    );
  my_cpu_next_state_2_409 : MUXF5
    port map (
      I0 => N22684,
      I1 => N22685,
      S => my_cpu_dout_ctrl_cmp_eq0024,
      O => my_cpu_next_state_2_map97
    );
  my_cpu_next_state_2_409_F : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_cpu_N1281,
      I1 => my_cpu_N1171,
      I2 => my_cpu_ea(1),
      I3 => my_cpu_next_state_2_map93,
      O => N22684
    );
  my_cpu_next_state_2_409_G : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_ea(1),
      I1 => my_cpu_next_state_2_map93,
      I2 => my_cpu_N1171,
      O => N22685
    );
  my_uart_RxDev_RxState_mux0003_1_Q : MUXF5
    port map (
      I0 => N22686,
      I1 => N22687,
      S => my_uart_RxDev_RxState(3),
      O => my_uart_RxDev_RxState_mux0003(1)
    );
  my_uart_RxDev_RxState_mux0003_1_F : LUT4
    generic map(
      INIT => X"6C2C"
    )
    port map (
      I0 => my_uart_RxDev_RxState(0),
      I1 => my_uart_RxDev_RxState(2),
      I2 => my_uart_RxDev_RxState(1),
      I3 => my_uart_CtrlReg(4),
      O => N22686
    );
  my_uart_RxDev_RxState_mux0003_1_G : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => fpga_rxd_IBUF_6,
      I1 => my_uart_RxDev_RxState(1),
      I2 => my_uart_RxDev_RxState(2),
      I3 => my_uart_RxDev_RxState(0),
      O => N22687
    );
  my_cpu_st_ctrl_0_32 : MUXF5
    port map (
      I0 => N22688,
      I1 => N22689,
      S => my_cpu_state(5),
      O => my_cpu_st_ctrl_0_map13
    );
  my_cpu_st_ctrl_0_32_F : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(0),
      O => N22688
    );
  my_cpu_st_ctrl_0_32_G : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      O => N22689
    );
  my_cpu_iy_ctrl_1_61 : MUXF5
    port map (
      I0 => N22690,
      I1 => N22691,
      S => my_cpu_md(7),
      O => my_cpu_iy_ctrl_1_map19
    );
  my_cpu_iy_ctrl_1_61_F : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_N246,
      I1 => my_cpu_N2321,
      I2 => my_cpu_md(4),
      I3 => my_cpu_sp_ctrl_or0002,
      O => N22690
    );
  my_cpu_iy_ctrl_1_61_G : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0008,
      I1 => my_cpu_md(2),
      I2 => my_cpu_N2151,
      I3 => my_cpu_sp_ctrl_or0002,
      O => N22691
    );
  my_cpu_cc_mux0001_0_110 : MUXF5
    port map (
      I0 => N22692,
      I1 => N22693,
      S => my_cpu_op_code(7),
      O => my_cpu_cc_mux0001_0_map31
    );
  my_cpu_cc_mux0001_0_110_F : LUT3
    generic map(
      INIT => X"F7"
    )
    port map (
      I0 => my_cpu_N250,
      I1 => my_cpu_N257,
      I2 => my_cpu_Mmux_alu_ctrl_mux0008_5_f521,
      O => N22692
    );
  my_cpu_cc_mux0001_0_110_G : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code_3_0_rom0000_246_Q,
      I3 => my_cpu_op_code_3_0_rom0000_209_Q,
      O => N22693
    );
  my_cpu_addr_ctrl_7_123 : MUXF5
    port map (
      I0 => N22694,
      I1 => N22695,
      S => my_cpu_state(6),
      O => my_cpu_addr_ctrl_7_Q
    );
  my_cpu_addr_ctrl_7_123_F : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => N21852,
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(7),
      I3 => my_cpu_state(4),
      O => N22694
    );
  my_cpu_addr_ctrl_7_123_G : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_addr_ctrl_7_map4,
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(7),
      I3 => my_cpu_addr_ctrl_7_map14,
      O => N22695
    );
  my_uart_RxDev_RxState_mux0003_2_Q : MUXF5
    port map (
      I0 => N22696,
      I1 => N22697,
      S => my_uart_RxDev_RxState(3),
      O => my_uart_RxDev_RxState_mux0003(2)
    );
  my_uart_RxDev_RxState_mux0003_2_F : LUT4
    generic map(
      INIT => X"6466"
    )
    port map (
      I0 => my_uart_RxDev_RxState(1),
      I1 => my_uart_RxDev_RxState(0),
      I2 => my_uart_CtrlReg(4),
      I3 => my_uart_RxDev_RxState(2),
      O => N22696
    );
  my_uart_RxDev_RxState_mux0003_2_G : LUT4
    generic map(
      INIT => X"ABA8"
    )
    port map (
      I0 => fpga_rxd_IBUF_6,
      I1 => my_uart_RxDev_RxState(2),
      I2 => my_uart_RxDev_RxState(1),
      I3 => my_uart_RxDev_RxState(0),
      O => N22697
    );
  my_cpu_addr_ctrl_0_96 : MUXF5
    port map (
      I0 => N22698,
      I1 => N22699,
      S => my_cpu_state(3),
      O => my_cpu_addr_ctrl_0_map32
    );
  my_cpu_addr_ctrl_0_96_F : LUT4
    generic map(
      INIT => X"5501"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(7),
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(4),
      O => N22698
    );
  my_cpu_addr_ctrl_0_96_G : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(5),
      O => N22699
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux0001126 : MUXF5
    port map (
      I0 => N22700,
      I1 => N22701,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(9),
      I3 => make_secd_my_secd_system_my_datapath_d(9),
      O => N22700
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(9),
      I3 => make_secd_my_secd_system_my_datapath_mar(9),
      O => N22701
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux0001126 : MUXF5
    port map (
      I0 => N22702,
      I1 => N22703,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(8),
      I3 => make_secd_my_secd_system_my_datapath_d(8),
      O => N22702
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(8),
      I3 => make_secd_my_secd_system_my_datapath_mar(8),
      O => N22703
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux0001126 : MUXF5
    port map (
      I0 => N22704,
      I1 => N22705,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(7),
      I3 => make_secd_my_secd_system_my_datapath_d(7),
      O => N22704
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(7),
      I3 => make_secd_my_secd_system_my_datapath_mar(7),
      O => N22705
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux0001126 : MUXF5
    port map (
      I0 => N22706,
      I1 => N22707,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(6),
      I3 => make_secd_my_secd_system_my_datapath_d(6),
      O => N22706
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(6),
      I3 => make_secd_my_secd_system_my_datapath_mar(6),
      O => N22707
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux0001126 : MUXF5
    port map (
      I0 => N22708,
      I1 => N22709,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(5),
      I3 => make_secd_my_secd_system_my_datapath_d(5),
      O => N22708
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(5),
      I3 => make_secd_my_secd_system_my_datapath_mar(5),
      O => N22709
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux0001126 : MUXF5
    port map (
      I0 => N22710,
      I1 => N22711,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(4),
      I3 => make_secd_my_secd_system_my_datapath_d(4),
      O => N22710
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(4),
      I3 => make_secd_my_secd_system_my_datapath_mar(4),
      O => N22711
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux0001126 : MUXF5
    port map (
      I0 => N22712,
      I1 => N22713,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(3),
      I3 => make_secd_my_secd_system_my_datapath_d(3),
      O => N22712
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(3),
      I3 => make_secd_my_secd_system_my_datapath_mar(3),
      O => N22713
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux0001126 : MUXF5
    port map (
      I0 => N22714,
      I1 => N22715,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(2),
      I3 => make_secd_my_secd_system_my_datapath_d(2),
      O => N22714
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(2),
      I3 => make_secd_my_secd_system_my_datapath_mar(2),
      O => N22715
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux0001126 : MUXF5
    port map (
      I0 => N22716,
      I1 => N22717,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(13),
      I3 => make_secd_my_secd_system_my_datapath_d(13),
      O => N22716
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(13),
      I3 => make_secd_my_secd_system_my_datapath_mar(13),
      O => N22717
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux0001126 : MUXF5
    port map (
      I0 => N22718,
      I1 => N22719,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(12),
      I3 => make_secd_my_secd_system_my_datapath_d(12),
      O => N22718
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(12),
      I3 => make_secd_my_secd_system_my_datapath_mar(12),
      O => N22719
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux0001126 : MUXF5
    port map (
      I0 => N22720,
      I1 => N22721,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(11),
      I3 => make_secd_my_secd_system_my_datapath_d(11),
      O => N22720
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(11),
      I3 => make_secd_my_secd_system_my_datapath_mar(11),
      O => N22721
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux0001126 : MUXF5
    port map (
      I0 => N22722,
      I1 => N22723,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map35
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux0001126_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(10),
      I3 => make_secd_my_secd_system_my_datapath_d(10),
      O => N22722
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux0001126_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(10),
      I3 => make_secd_my_secd_system_my_datapath_mar(10),
      O => N22723
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux000183 : MUXF5
    port map (
      I0 => N22724,
      I1 => N22725,
      S => make_secd_my_secd_system_read_sel(0),
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map25
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux000183_F : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_e(1),
      I3 => make_secd_my_secd_system_my_datapath_d(1),
      O => N22724
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux000183_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N581,
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_my_datapath_c(1),
      I3 => make_secd_my_secd_system_my_datapath_mar(1),
      O => N22725
    );
  my_cpu_next_state_0_210_SW0 : MUXF5
    port map (
      I0 => N22726,
      I1 => N22727,
      S => my_cpu_op_code(4),
      O => N21457
    );
  my_cpu_next_state_0_210_SW0_F : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_return_state_and0019,
      I2 => my_cpu_op_code(5),
      O => N22726
    );
  my_cpu_next_state_0_210_SW0_G : LUT4
    generic map(
      INIT => X"CC47"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_64_Q,
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code_3_0_rom0000_72_Q,
      I3 => my_cpu_op_code(6),
      O => N22727
    );
  my_cpu_st_ctrl_0_100 : MUXF5
    port map (
      I0 => N22728,
      I1 => N22729,
      S => my_cpu_state(4),
      O => my_cpu_st_ctrl_0_map28
    );
  my_cpu_st_ctrl_0_100_F : LUT4
    generic map(
      INIT => X"9091"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(5),
      I3 => my_cpu_state(3),
      O => N22728
    );
  my_cpu_st_ctrl_0_100_G : LUT4
    generic map(
      INIT => X"2604"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(5),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(0),
      O => N22729
    );
  my_cpu_next_state_2_60 : MUXF5
    port map (
      I0 => N22730,
      I1 => N22731,
      S => my_cpu_op_code(4),
      O => my_cpu_next_state_2_map20
    );
  my_cpu_next_state_2_60_F : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_Mrom_rom00004,
      I2 => my_cpu_op_code(0),
      I3 => my_cpu_op_code(5),
      O => N22730
    );
  my_cpu_next_state_2_60_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code_3_0_rom0000_74_Q,
      I2 => my_cpu_op_code_3_0_rom0000_66_Q,
      O => N22731
    );
  my_cpu_pc_0_mux000010 : MUXF5
    port map (
      I0 => N22732,
      I1 => N22733,
      S => my_cpu_pc(0),
      O => my_cpu_pc_0_mux0000_map4
    );
  my_cpu_pc_0_mux000010_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_cpu_N224,
      I1 => my_cpu_pc_ctrl_5_map20,
      I2 => my_cpu_pc_ctrl_5_map25,
      O => N22732
    );
  my_cpu_pc_0_mux000010_G : LUT3
    generic map(
      INIT => X"F1"
    )
    port map (
      I0 => my_cpu_pc_ctrl(2),
      I1 => my_cpu_pc_0_or0000_map5,
      I2 => my_cpu_pc_ctrl(4),
      O => N22733
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_44 : MUXF5
    port map (
      I0 => N22734,
      I1 => N22735,
      S => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_44_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_8_296,
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => N22734
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_8_44_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(2),
      I2 => make_secd_my_secd_system_my_control_unit_stack_2_8_287,
      I3 => make_secd_my_secd_system_my_control_unit_stack_6_8_251,
      O => N22735
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_44 : MUXF5
    port map (
      I0 => N22736,
      I1 => N22737,
      S => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_44_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_7_295,
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => N22736
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_7_44_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(2),
      I2 => make_secd_my_secd_system_my_control_unit_stack_2_7_286,
      I3 => make_secd_my_secd_system_my_control_unit_stack_6_7_250,
      O => N22737
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_44 : MUXF5
    port map (
      I0 => N22738,
      I1 => N22739,
      S => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_44_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_6_294,
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => N22738
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_6_44_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(2),
      I2 => make_secd_my_secd_system_my_control_unit_stack_2_6_285,
      I3 => make_secd_my_secd_system_my_control_unit_stack_6_6_249,
      O => N22739
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_44 : MUXF5
    port map (
      I0 => N22740,
      I1 => N22741,
      S => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_44_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_5_293,
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => N22740
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_5_44_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(2),
      I2 => make_secd_my_secd_system_my_control_unit_stack_2_5_284,
      I3 => make_secd_my_secd_system_my_control_unit_stack_6_5_248,
      O => N22741
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_44 : MUXF5
    port map (
      I0 => N22742,
      I1 => N22743,
      S => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_44_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_4_292,
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => N22742
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_4_44_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(2),
      I2 => make_secd_my_secd_system_my_control_unit_stack_2_4_283,
      I3 => make_secd_my_secd_system_my_control_unit_stack_6_4_247,
      O => N22743
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_44 : MUXF5
    port map (
      I0 => N22744,
      I1 => N22745,
      S => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_44_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_3_291,
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => N22744
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_3_44_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(2),
      I2 => make_secd_my_secd_system_my_control_unit_stack_2_3_282,
      I3 => make_secd_my_secd_system_my_control_unit_stack_6_3_246,
      O => N22745
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_44 : MUXF5
    port map (
      I0 => N22746,
      I1 => N22747,
      S => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_44_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_2_290,
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => N22746
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_2_44_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(2),
      I2 => make_secd_my_secd_system_my_control_unit_stack_2_2_281,
      I3 => make_secd_my_secd_system_my_control_unit_stack_6_2_245,
      O => N22747
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_44 : MUXF5
    port map (
      I0 => N22748,
      I1 => N22749,
      S => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_44_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_1_289,
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => N22748
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_1_44_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(2),
      I2 => make_secd_my_secd_system_my_control_unit_stack_2_1_280,
      I3 => make_secd_my_secd_system_my_control_unit_stack_6_1_244,
      O => N22749
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_44 : MUXF5
    port map (
      I0 => N22750,
      I1 => N22751,
      S => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_44_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_stack_1_0_288,
      I2 => make_secd_my_secd_system_my_control_unit_sp(2),
      O => N22750
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0015_0_44_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_sp(1),
      I1 => make_secd_my_secd_system_my_control_unit_sp(2),
      I2 => make_secd_my_secd_system_my_control_unit_stack_2_0_279,
      I3 => make_secd_my_secd_system_my_control_unit_stack_6_0_243,
      O => N22751
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_530 : MUXF5
    port map (
      I0 => N22752,
      I1 => N22753,
      S => make_secd_my_secd_system_my_control_unit_mi_test(0),
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_5_map12
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_530_F : LUT4
    generic map(
      INIT => X"57DF"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(31),
      I3 => make_secd_my_secd_system_flags(5),
      O => N22752
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_530_G : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(2),
      I1 => make_secd_my_secd_system_flags(6),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      O => N22753
    );
  my_cpu_next_state_2_35 : MUXF5
    port map (
      I0 => N22754,
      I1 => N22755,
      S => my_cpu_op_code(4),
      O => my_cpu_next_state_2_map12
    );
  my_cpu_next_state_2_35_F : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_alu_ctrl_mux0009_34_Q,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(5),
      O => N22754
    );
  my_cpu_next_state_2_35_G : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_N202,
      I1 => my_cpu_next_state_2_map7,
      I2 => my_cpu_next_state_2_map4,
      O => N22755
    );
  my_cpu_left_ctrl_8_86 : MUXF5
    port map (
      I0 => N22756,
      I1 => N22757,
      S => my_cpu_op_code(7),
      O => my_cpu_left_ctrl_8_map25
    );
  my_cpu_left_ctrl_8_86_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_op_code_3_0_rom0000_88_Q,
      I1 => my_cpu_sp_ctrl_cmp_eq0005,
      I2 => my_cpu_N2611,
      O => N22756
    );
  my_cpu_left_ctrl_8_86_G : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0001,
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_left_ctrl_8_map21,
      O => N22757
    );
  my_secd_ram_ram_a_0_mux0001 : MUXF5
    port map (
      I0 => N22758,
      I1 => N22759,
      S => make_secd_my_secd_system_my_clock_gen_stopped_30,
      O => ram_a_0_OBUF_52
    );
  my_secd_ram_ram_a_0_mux0001_F : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => my_secd_ram_state(6),
      I1 => my_secd_ram_state(5),
      I2 => my_secd_ram_state(2),
      O => N22758
    );
  my_secd_ram_ram_a_0_mux0001_G : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_pc(1),
      I1 => my_cpu_addr_ctrl_1_Q_137,
      I2 => my_cpu_addr_ctrl_0_Q,
      I3 => N21858,
      O => N22759
    );
  my_cpu_state_stack_0_mux0001_2_32 : MUXF5
    port map (
      I0 => N22760,
      I1 => N22761,
      S => my_cpu_op_code(2),
      O => my_cpu_state_stack_0_mux0001_2_map14
    );
  my_cpu_state_stack_0_mux0001_2_32_F : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_cpu_N237,
      I1 => my_cpu_N2211,
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_N1601,
      O => N22760
    );
  my_cpu_state_stack_0_mux0001_2_32_G : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_N165,
      I1 => my_cpu_return_state_or0005,
      I2 => my_cpu_N1601,
      O => N22761
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001179 : MUXF5
    port map (
      I0 => N22762,
      I1 => N22763,
      S => make_secd_my_secd_system_read_sel(3),
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map49
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001179_F : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf1(1),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_14_cmp_eq0000,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map36,
      I3 => N21640,
      O => N22762
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001179_G : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(4),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map30,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map36,
      O => N22763
    );
  my_cpu_state_stack_0_mux0001_3_2117 : MUXF5
    port map (
      I0 => N22764,
      I1 => N22765,
      S => my_cpu_alu_ctrl_mux0009_34_Q,
      O => my_cpu_state_stack_0_mux0001_3_21_map7
    );
  my_cpu_state_stack_0_mux0001_3_2117_F : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => my_cpu_op_code(0),
      I1 => my_cpu_return_state_and0019,
      I2 => my_cpu_state_stack_0_mux0001_3_21_map5,
      O => N22764
    );
  my_cpu_state_stack_0_mux0001_3_2117_G : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => my_cpu_return_state_cmp_eq0021,
      I1 => my_cpu_op_code(7),
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_state_stack_0_mux0001_3_21_map5,
      O => N22765
    );
  my_cpu_ea_ctrl_2_65 : MUXF5
    port map (
      I0 => N22766,
      I1 => N22767,
      S => my_cpu_state(2),
      O => my_cpu_ea_ctrl_2_map20
    );
  my_cpu_ea_ctrl_2_65_F : LUT4
    generic map(
      INIT => X"40EA"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(0),
      I2 => my_cpu_state(3),
      I3 => my_cpu_N661,
      O => N22766
    );
  my_cpu_ea_ctrl_2_65_G : LUT4
    generic map(
      INIT => X"5010"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(1),
      O => N22767
    );
  my_cpu_ea_ctrl_2_150 : MUXF5
    port map (
      I0 => N22768,
      I1 => N22769,
      S => my_cpu_state(4),
      O => my_cpu_ea_ctrl_2_map44
    );
  my_cpu_ea_ctrl_2_150_F : LUT4
    generic map(
      INIT => X"0222"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(2),
      I2 => my_cpu_md(7),
      I3 => N22290,
      O => N22768
    );
  my_cpu_ea_ctrl_2_150_G : LUT3
    generic map(
      INIT => X"09"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(3),
      O => N22769
    );
  my_cpu_left_ctrl_7_75 : MUXF5
    port map (
      I0 => N22770,
      I1 => N22771,
      S => my_cpu_pre_code(0),
      O => my_cpu_left_ctrl_7_map24
    );
  my_cpu_left_ctrl_7_75_F : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_N2521,
      I2 => my_cpu_Mrom_rom00004,
      I3 => my_cpu_sp_ctrl_cmp_eq0001,
      O => N22770
    );
  my_cpu_left_ctrl_7_75_G : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_N2421,
      I1 => my_cpu_op_code(3),
      I2 => my_cpu_N167,
      I3 => my_cpu_sp_ctrl_cmp_eq0001,
      O => N22771
    );
  my_cpu_right_or0000507 : MUXF5
    port map (
      I0 => N22772,
      I1 => N22773,
      S => my_cpu_state(6),
      O => my_cpu_right_or0000_map112
    );
  my_cpu_right_or0000507_F : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_right_or0000_map107,
      I1 => my_cpu_state(4),
      I2 => my_cpu_right_or0000_map99,
      O => N22772
    );
  my_cpu_right_or0000507_G : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_N3411,
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(0),
      O => N22773
    );
  my_cpu_next_state_4_39 : MUXF5
    port map (
      I0 => N22774,
      I1 => N22775,
      S => my_cpu_op_code(7),
      O => my_cpu_next_state_4_map14
    );
  my_cpu_next_state_4_39_F : LUT4
    generic map(
      INIT => X"F7D5"
    )
    port map (
      I0 => my_cpu_op_code(4),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code_3_0_rom0000_68_Q,
      I3 => my_cpu_op_code_3_0_rom0000_76_Q,
      O => N22774
    );
  my_cpu_next_state_4_39_G : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_N1222,
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_op_code(5),
      I3 => my_cpu_op_code(0),
      O => N22775
    );
  my_cpu_alu_ctrl_24_5 : MUXF5
    port map (
      I0 => N22776,
      I1 => N22777,
      S => my_cpu_state(5),
      O => my_cpu_alu_ctrl_24_map3
    );
  my_cpu_alu_ctrl_24_5_F : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_alu_ctrl_cmp_eq0030,
      I1 => my_cpu_op_code_3_0_rom0000_130_Q,
      I2 => my_cpu_N258,
      I3 => my_cpu_N1621,
      O => N22776
    );
  my_cpu_alu_ctrl_24_5_G : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N1611,
      I1 => my_cpu_N257,
      I2 => my_cpu_alu_ctrl_cmp_eq0030,
      I3 => my_cpu_N2321,
      O => N22777
    );
  my_cpu_alu_ctrl_3_8 : MUXF5
    port map (
      I0 => N22778,
      I1 => N22779,
      S => my_cpu_state(5),
      O => my_cpu_alu_ctrl_3_map5
    );
  my_cpu_alu_ctrl_3_8_F : LUT4
    generic map(
      INIT => X"EAAA"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0075,
      I1 => my_cpu_op_code_3_0_rom0000_109_Q,
      I2 => my_cpu_N258,
      I3 => my_cpu_N1621,
      O => N22778
    );
  my_cpu_alu_ctrl_3_8_G : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => my_cpu_N163,
      I1 => my_cpu_N260,
      I2 => my_cpu_sp_ctrl_cmp_eq0075,
      I3 => my_cpu_N2311,
      O => N22779
    );
  my_cpu_dp_ctrl_1_211_SW0 : MUXF5
    port map (
      I0 => N22780,
      I1 => N22781,
      S => my_cpu_state(1),
      O => N21758
    );
  my_cpu_dp_ctrl_1_211_SW0_F : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md(0),
      I2 => my_cpu_md(2),
      I3 => my_cpu_md(1),
      O => N22780
    );
  my_cpu_dp_ctrl_1_211_SW0_G : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_md(5),
      I2 => my_cpu_md(6),
      I3 => my_cpu_md(7),
      O => N22781
    );
  my_cpu_st_ctrl_0_297_SW0 : MUXF5
    port map (
      I0 => N22782,
      I1 => N22783,
      S => my_cpu_md(1),
      O => N21780
    );
  my_cpu_st_ctrl_0_297_SW0_F : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => my_cpu_md(3),
      I1 => my_cpu_md(2),
      I2 => my_cpu_md(4),
      O => N22782
    );
  my_cpu_st_ctrl_0_297_SW0_G : LUT4
    generic map(
      INIT => X"EAA8"
    )
    port map (
      I0 => my_cpu_md(4),
      I1 => my_cpu_md(3),
      I2 => my_cpu_md(2),
      I3 => my_cpu_md(0),
      O => N22783
    );
  my_cpu_pc_ctrl_2_211 : MUXF5
    port map (
      I0 => N22784,
      I1 => N22785,
      S => my_cpu_op_code(0),
      O => my_cpu_pc_ctrl_2_map56
    );
  my_cpu_pc_ctrl_2_211_F : LUT4
    generic map(
      INIT => X"1131"
    )
    port map (
      I0 => N22571,
      I1 => my_cpu_cc(2),
      I2 => my_cpu_op_code(1),
      I3 => N22306,
      O => N22784
    );
  my_cpu_pc_ctrl_2_211_G : LUT4
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => my_cpu_cc(1),
      I1 => my_cpu_cc(3),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(2),
      O => N22785
    );
  my_cpu_state_stack_0_mux0001_0_30 : MUXF5
    port map (
      I0 => N22786,
      I1 => N22787,
      S => my_cpu_op_code(7),
      O => my_cpu_state_stack_0_mux0001_0_map14
    );
  my_cpu_state_stack_0_mux0001_0_30_F : LUT4
    generic map(
      INIT => X"40C0"
    )
    port map (
      I0 => my_cpu_Mrom_rom00004,
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_op_code(2),
      O => N22786
    );
  my_cpu_state_stack_0_mux0001_0_30_G : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(5),
      I2 => my_cpu_N165,
      O => N22787
    );
  Mcount_blink_count_lut_0_INV_0 : INV
    port map (
      I => blink_count(0),
      O => Result_0_1
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_60usec_count_lut_0_INV_0 : INV
    port map (
      I => my_keyboard_my_ps2_keyboard_interface_timer_60usec_count(0),
      O => my_keyboard_my_ps2_keyboard_interface_Result(0)
    );
  my_cpu_Madd_pc_add0000_lut_0_INV_0 : INV
    port map (
      I => my_cpu_pc(0),
      O => my_cpu_N38
    );
  my_cpu_clk_inv7_INV_0 : INV
    port map (
      I => cpu_clk,
      O => make_secd_my_secd_system_my_datapath_clk_inv
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_27_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(27),
      O => make_secd_my_secd_system_my_datapath_N61
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_26_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(26),
      O => make_secd_my_secd_system_my_datapath_N60
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_25_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(25),
      O => make_secd_my_secd_system_my_datapath_N59
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_24_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(24),
      O => make_secd_my_secd_system_my_datapath_N58
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_23_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(23),
      O => make_secd_my_secd_system_my_datapath_N57
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_22_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(22),
      O => make_secd_my_secd_system_my_datapath_N56
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_21_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(21),
      O => make_secd_my_secd_system_my_datapath_N55
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_20_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(20),
      O => make_secd_my_secd_system_my_datapath_N54
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_19_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(19),
      O => make_secd_my_secd_system_my_datapath_N53
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_18_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(18),
      O => make_secd_my_secd_system_my_datapath_N52
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_17_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(17),
      O => make_secd_my_secd_system_my_datapath_N51
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_16_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(16),
      O => make_secd_my_secd_system_my_datapath_N50
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_15_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(15),
      O => make_secd_my_secd_system_my_datapath_N49
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_14_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(14),
      O => make_secd_my_secd_system_my_datapath_N48
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_13_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(13),
      O => make_secd_my_secd_system_my_datapath_N47
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_12_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(12),
      O => make_secd_my_secd_system_my_datapath_N46
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_11_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(11),
      O => make_secd_my_secd_system_my_datapath_N45
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_10_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(10),
      O => make_secd_my_secd_system_my_datapath_N44
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_9_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(9),
      O => make_secd_my_secd_system_my_datapath_N43
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_8_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(8),
      O => make_secd_my_secd_system_my_datapath_N42
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_7_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(7),
      O => make_secd_my_secd_system_my_datapath_N41
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_6_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(6),
      O => make_secd_my_secd_system_my_datapath_N40
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_5_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(5),
      O => make_secd_my_secd_system_my_datapath_N39
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_4_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(4),
      O => make_secd_my_secd_system_my_datapath_N38
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_3_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(3),
      O => make_secd_my_secd_system_my_datapath_N37
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_2_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(2),
      O => make_secd_my_secd_system_my_datapath_N36
    );
  make_secd_my_secd_system_my_datapath_Msub_alu_out_27_0_sub0000_lut_1_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_arg(1),
      O => make_secd_my_secd_system_my_datapath_N35
    );
  make_secd_my_secd_system_my_control_unit_Mcount_next_mpc_lut_0_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_control_unit_next_mpc(0),
      O => make_secd_my_secd_system_my_control_unit_Result_0_1
    );
  my_vdu_Mcount_blink_count_lut_0_INV_0 : INV
    port map (
      I => my_vdu_blink_count(0),
      O => my_vdu_Result_0_1
    );
  my_vdu_Mcount_v_count_lut_0_INV_0 : INV
    port map (
      I => my_vdu_v_count(0),
      O => my_vdu_Result(0)
    );
  my_vdu_Mcount_h_count_lut_0_INV_0 : INV
    port map (
      I => my_vdu_h_count(0),
      O => my_vdu_Result_0_2
    );
  vdu_clk_inv1_INV_0 : INV
    port map (
      I => vdu_clk,
      O => my_vdu_vdu_clk_inv
    );
  my_vdu_attr_buff_ram_we1_INV_0 : INV
    port map (
      I => my_vdu_vga_rw_330,
      O => my_vdu_attr_buff_ram_we
    );
  my_uart_RxDev_frameErr_mux00011_INV_0 : INV
    port map (
      I => fpga_rxd_IBUF_6,
      O => my_uart_RxDev_frameErr_mux0001
    );
  make_secd_my_secd_system_my_control_unit_phi_next_inv1_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_phi_next,
      O => make_secd_my_secd_system_my_control_unit_phi_next_inv
    );
  my_uart_TxDev_TBufE_mux00021_INV_0 : INV
    port map (
      I => my_uart_Load_240,
      O => my_uart_TxDev_TBufE_mux0002
    );
  my_uart_TxDev_Mcount_TxClkCnt_xor_0_11_INV_0 : INV
    port map (
      I => my_uart_TxDev_TxClkCnt(0),
      O => my_uart_TxDev_Result(0)
    );
  my_uart_RxDev_tmpDRdy_mux00021_INV_0 : INV
    port map (
      I => my_uart_Read_242,
      O => my_uart_RxDev_tmpDRdy_mux0002
    );
  my_keyboard_my_ps2_keyboard_interface_caps_key_on_not00011_INV_0 : INV
    port map (
      I => my_keyboard_my_ps2_keyboard_interface_caps_key_on_101,
      O => my_keyboard_my_ps2_keyboard_interface_caps_key_on_not0001
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_timer_5usec_count_xor_0_11_INV_0 : INV
    port map (
      I => my_keyboard_my_ps2_keyboard_interface_timer_5usec_count(0),
      O => my_keyboard_my_ps2_keyboard_interface_Result_0_2
    );
  my_keyboard_my_ps2_keyboard_interface_Mcount_bit_count_xor_0_11_INV_0 : INV
    port map (
      I => my_keyboard_my_ps2_keyboard_interface_bit_count(0),
      O => my_keyboard_my_ps2_keyboard_interface_Result_0_1
    );
  my_keyboard_kbd_stat_1_not00011_INV_0 : INV
    port map (
      I => my_keyboard_kbd_write_109,
      O => my_keyboard_kbd_stat_1_not0001
    );
  Mcount_baud_count_xor_0_11_INV_0 : INV
    port map (
      I => baud_count(0),
      O => Result(0)
    );
  make_secd_my_secd_system_my_control_unit_Mcount_sp_xor_0_11_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_control_unit_sp(0),
      O => make_secd_my_secd_system_my_control_unit_Result(0)
    );
  my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv1_INV_0 : INV
    port map (
      I => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105,
      O => my_keyboard_my_ps2_keyboard_interface_rx_data_ready_inv
    );
  my_secd_ram_ram_wen1_INV_0 : INV
    port map (
      I => my_secd_ram_write_pulse_74,
      O => ram_wen_OBUF_15
    );
  inst_Mram_mem : RAMB16_S1
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"15074B41229D043D04896AD6254B2D425407BB12492002400005067DEE8B7D42",
      INIT_01 => X"D0784B03C27403A6B20BD5C6A0812B1C0958E04AA204BA2825E0912A89136C12",
      INIT_02 => X"4B4294A56AD4B5050D144130D2A9098494942B096014C244053530698B300F35",
      INIT_03 => X"3F732753133886611CFA39E4720B90CCB212DA066C4AC17A130C125589231950",
      INIT_04 => X"C1DF57FD5EB17E3BA8B989D1CE82784FD33573573A4CD19BA9FA336F53B19BE7",
      INIT_05 => X"725B329B65C37D57E1398BDA91B91A80B09698D4F938FE958DD23E9DFC4F617A",
      INIT_06 => X"A089044480481C5C5133C4161C69A68CB4FC4ABF8957C25778657DCAF9C82643",
      INIT_07 => X"728142154A1424A03254136F22454074C00AB814380429117280CA2200110010",
      INIT_08 => X"4A0855BC1BFDDFC103761417C391384E9C244EA54EA1B8A15488A3222984E394",
      INIT_09 => X"ED27175FCDEE60A06B8D71A7A38847282291CA1B24A05302101BB345FAACD0B7",
      INIT_0A => X"C49F2D70E8752AB8C2028456AABC16EE4E741715F2E5DBBB77B75EE1851C83B2",
      INIT_0B => X"294238CA72C10C285C25041086F1389A615084C4A4A108E1309D50507603E520",
      INIT_0C => X"A8919549153062AACD1843A90569D5572A7155456B119CD6955AC467412A11CE",
      INIT_0D => X"5C137BC1126B9062EA1C23D7551B9A9850F06E7C748F801DADA903E44D1BA08A",
      INIT_0E => X"2515703AACC6F2421E0CCE2AF18103D9D4DDC01411A9DF0C1D7D838F31D4BD9D",
      INIT_0F => X"A88BDE929A51788DD1C5A33757037D316F6C8A71CA891D7006C055574195C817",
      INIT_10 => X"8D70CAAC04C4A42716155965895E324A7902DE8740143C9201B430952D3E089F",
      INIT_11 => X"222A66B411BA901BD542B36906CD1690CDAD2A8A4571165A919BDCC888B831F3",
      INIT_12 => X"64557362B84016568BD3822EE200B50002A90057D615C8C95006C54D8CD44895",
      INIT_13 => X"25621F2AAA6621379223DFB6C05A636D25AD79376797153102E911CA5A95B3E0",
      INIT_14 => X"80DE856AF6464557030457C180AD9301C117B5AA4B4EC0589C609AAAEA489C66",
      INIT_15 => X"70C56D70B622D56841BA3A1A5144B880B8055101254D59159015F2E0B4D801DD",
      INIT_16 => X"2DE9360B3285C92395731285B5132169029945714215708C68C1568C6B842345",
      INIT_17 => X"611597097C31DD87013B19235B208CAC86171155070064E5BC70B62100E273AA",
      INIT_18 => X"D8097D010C80852CC2A0A7E202A5E30AA5D04141D5F2585D148F4523D14F4D53",
      INIT_19 => X"4942388A9948222051C2388A9D481420A7561682A9B480D4CA024A75401FC043",
      INIT_1A => X"2F20F30BE97EC2F62F34750F507B67D2F50754770F74756754FF07D2153C61C1",
      INIT_1B => X"46E62F35711F20B883C42EA7F31B98BCD1C5BD49CC7F277B1FD0BD93EC5E4FE8",
      INIT_1C => X"C53DAFE27E2FE07602EC9BB04ED872D3B21C90EC53317D83C8798388F89DCCFD",
      INIT_1D => X"58764F68D74978B68D68D6CF6CD68568B7C97877DEBAD90A63656B9DD5B64AAB",
      INIT_1E => X"796BE7B40B47B40B44B9B5D3EF955CB44B48954558F4894894CB4C548D4875C9",
      INIT_1F => X"5F4BE6FE1EDFDAF96EA7C5BEBFD2E23E5BC9FD6F27F5BEBF94F27E53C8F17F50",
      INIT_20 => X"22E1DB8A098872980713E0709F439784EEBD4F9F8DF7F97DFA5D032C1F0BC2F2",
      INIT_21 => X"7D8B36C5EF9BF47720BA402FECB40625A61112E5965E1347C48C2D8347048C2C",
      INIT_22 => X"01D2600560CDE20BA83360E2C016153B47626740D280C855D2DBD0B000C040B1",
      INIT_23 => X"20B04D222AADE41A2C8EE619AAC75E057646919A69CF9FA9D2C09B060F253220",
      INIT_24 => X"4E24F36FDC1851A21AA99AB2C6CF26161282588EA7195758A51551868AAB8E03",
      INIT_25 => X"35C91101EB7AE161C7758071C77D5132358E2D61152901334C8609C756AC8427",
      INIT_26 => X"88B5B92354C31BBE14D00AA8A2AA2B6A0713AC10AAA898C99A42C4E7BB50A670",
      INIT_27 => X"99EA3551CDF04148D765A4AABFD016641B94836D00AAC10097CD43534AE2E145",
      INIT_28 => X"87429CF6B011E140E369942BAFE2AFE2399B6DF44725AD11194B68436EECC9AE",
      INIT_29 => X"8A5ACA02669D2DA481A698436EA83DB342487D825A5667AA855E966E23540981",
      INIT_2A => X"216E10B3E01801B8089C84A892A3AC282C0D0F2A599774B58B034998DD2D6511",
      INIT_2B => X"788AEF30A9951C276B8815BA7062BAB91757E416100EDE08A8BC8106E6A88556",
      INIT_2C => X"3885E80553DF0253ADC020729D668CB74E0D9641AB4E246EB0043AFC02B8753A",
      INIT_2D => X"2B74CA92C4F56324D3F59C633B453150F244D4EA8A9E7EA6601EEF48BB700D0B",
      INIT_2E => X"CF030BA54D8970CF619382044F7B41749DC1749DD9736D55906275BE864C4939",
      INIT_2F => X"0D680C6B1D61AE6B8F27E4AB4934F6F4AB382B57965E46C583D6D5C42BF59210",
      INIT_30 => X"01457844B5E6629DAAE988ABD28356C455E90E696E08D16B29B7019C59C60A76",
      INIT_31 => X"CBD779D5C37F17220F8990C35FD1B07E87B03529CCC6415D31841805882A2BE8",
      INIT_32 => X"61655B02259D240B298356C0D553B72044ADB00D4D35829C9EDFCE6246D99B49",
      INIT_33 => X"002DFB0175656565697E30D7121750C4380ECC21C2F31854E7410A8DB0E84D7D",
      INIT_34 => X"34861056019D8DE208B4A06291106558332AB3206D36758041A8E43484666C90",
      INIT_35 => X"3062795B67DBA22F6AF7203C33749FE49CF955AF60DEC7447E1E377EB571F69B",
      INIT_36 => X"2335BB8AE2D39CD9C88E7BE81170BC6B801B8ADA26ED692AA2A18DAC81CF2C09",
      INIT_37 => X"D5A0C49474B5A7B2D2EE2BCAE304B782008610A8A7880EBE0D88BE022726B4F7",
      INIT_38 => X"42F771160D176942E30CCC0317122DB15B7A62F6A8B1DAD150EF52D0FBD490E9",
      INIT_39 => X"439575E5842B43A8598AD94C50AA09540C0174B00B89542EB0A2E050B28AAE22",
      INIT_3A => X"5A6EAE909163C4BB9C575710BE01852109DAC265688327744215F5110AD14EA6",
      INIT_3B => X"0000000000C16BC4E6EF91CDCDE353E2492E5C524BDCF5C53D249DA9566A9221",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"4888000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      CLK => cpu_clk,
      EN => rom_cs,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(13) => cpu_addr(13),
      ADDR(12) => cpu_addr(12),
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(0) => cf_cs1_OBUF_9,
      DO(0) => rom_data_out(0)
    );
  inst_Mram_mem3 : RAMB16_S1
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5C166940A0050209020013DA10003DA11811041249240000000701ABF5EA83FD",
      INIT_01 => X"1068201001080B41C20B02742250B3128518942C8142E898172050A2050A0548",
      INIT_02 => X"2211CC911E822F130A0A608A00E584500682BA04410FE16443E4AA1F26404A0E",
      INIT_03 => X"10514C5165128831104A20A40C9244923C0804A3792028709B82821D042028F0",
      INIT_04 => X"155005411400500AF0A8088906803806E01051611104528A209841E041320A25",
      INIT_05 => X"0D44494889625206812E16B2088008C1102200516A00583407522F1160AA4152",
      INIT_06 => X"042401121120822C4915022A12A062022150208A044149111011102021280940",
      INIT_07 => X"0250410122020025555408AC015154002882240624100410088122094400A008",
      INIT_08 => X"8D831BC307893BA040EC046FE24851A4389114911C96E8D19AAAA0AAA0458255",
      INIT_09 => X"DD3182808A4D2378110A207029680130DAC04D040CD562AA28237C9BA4DC2370",
      INIT_0A => X"40890560C0C6A899A00A2428AA0C2E41656029147011B9062F04801364128090",
      INIT_0B => X"A08830A8480809299890901490C299464154930A14043851449503495523C6A2",
      INIT_0C => X"B1D4459D55C728A0E9F90E2F0A3EB2885D868D0A2468E0A2A6890A386504420E",
      INIT_0D => X"4D656A0D586C1A6291973C502E0229D1B8505E3E6F078EB4A4158158A90D4E88",
      INIT_0E => X"732571A6CE97B636DB79794AF0CF3B4F2059865BCCB8BF11DCDE29994517A1DD",
      INIT_0F => X"06AA0898AABD40EBB11523AEC449401B28060AAD6A0D156196E732579D358CB6",
      INIT_10 => X"C554EA6A3456AE3365B60D28B35C3A9A01D7C8544E82B682751498B0AB026AD5",
      INIT_11 => X"74AC16D62882A15A5853B9485170B58AE22B122B5DA1910B1D48506AC2A294AB",
      INIT_12 => X"505604E109246008A8B108A84152B31D4AD2AB5B05058C525422115145150436",
      INIT_13 => X"810E4E420A410B1441365894CADE2AABC4E860A2E08054048400846A424482AA",
      INIT_14 => X"D559D176D55115B68841569461A90841E454247323484A48952B808280A09520",
      INIT_15 => X"28315568951E1580AFAB229B5CA6B50AB455541015451054C15516D2A2855559",
      INIT_16 => X"A9029D58B49513A8558FA895378B256A56A1601459A510A82A5542A828A90144",
      INIT_17 => X"57DED105AE544EA348AD4951420BDEF69A05436053852435390A92E700314299",
      INIT_18 => X"9945D328B9941510A3EA36228C35208E364577D3D4E575F73444CD1533434526",
      INIT_19 => X"EAC02A10D10DAB757AC02A18D10C7D2A34C71BA78D50DE06D82F034C3575CA2E",
      INIT_1A => X"CE4A7053839C94E08F4AF6EF0AF68F0AFCAFAEF8A70C7487287CA72911BC57ED",
      INIT_1B => X"1DE4A70A72E7273929C14E0A727382BE33EABCBBE9DE0AF2EF057921C29CA9C9",
      INIT_1C => X"C3FA77177177957954C943254C2A65D38E9D54E94325785797787797783BCABC",
      INIT_1D => X"C5FC97C1FCD7C17D9FD57D1DC1DC95C5DD95C5FE3FD5F8FF1FC2FC7F0AECAEDF",
      INIT_1E => X"70FF0EE8AE8EE8EE8FE25F159A2CD1FC97C1FCDFC1FD9FD57D1DC15C95C55D9D",
      INIT_1F => X"762AEAB1D73AE7F4FE1FD3F87FCFF1FC2F8570EE9DC2B857CAE95D2BE778AF0A",
      INIT_20 => X"72895650AF99E6791E8FD9F67EEFA68DA1B49A55154AA75AAD5492AE9BBEEBB9",
      INIT_21 => X"54AA8255E5595152A0BC69003AA45242806892ECB3530AA332AE2A2A2332AE2A",
      INIT_22 => X"6B0A068235C55686E6F1080A114525116415404C5E02E950505804AA9010969D",
      INIT_23 => X"E0B445B288BC1334029422000A6582A12202B052A2444C82424EA42D31152689",
      INIT_24 => X"227411753D550A60A0A88A2C6AAA2C851622CCA8B51457854C561AAA2B0C2388",
      INIT_25 => X"550688962BF21550554145D6955582A6A8902C5550881D10458AE8238A8AB154",
      INIT_26 => X"AAB2857148AA8A2115508AAAA0828A1155510552AAA03934310051519A148650",
      INIT_27 => X"141DF512C56492001625A07836529E034A4011400A8B0AA1D68446116B0A7560",
      INIT_28 => X"D5C85416854400DC5158A2AB6DAAAD0A585944F54BA0B01D29414CA92800A028",
      INIT_29 => X"B8C2E86FB34D256063358A6C2902C0A91775CDA20A8D11D1B455E175916720A4",
      INIT_2A => X"9569CAB18981BC1D590311AC388CA704A17D2A8949775185C6304296D4617528",
      INIT_2B => X"1A2B838904D686575C2D14436B0ADA8D1B5A10E763E67C910AA118F292265531",
      INIT_2C => X"14C58C46C4D8B009AF3A4D204D7360B46D601619E8072AE905C09B81BAD13747",
      INIT_2D => X"E568688F5405329FCA13B88F72C579087E3446A82A8E3A37E296C1EADA46D48A",
      INIT_2E => X"9BCC491508CB54EA3839C7ACC1551D55045D55044D515DC5D03BECA61345681D",
      INIT_2F => X"4508E74BC1682D085789122851A6C06E2E01A990D8912A943992C8533BF60372",
      INIT_30 => X"D5414A59852C2B880A91C6691860524634A8140D26AAD03928A61C8AC152A754",
      INIT_31 => X"84D915D653BE12B78CC840A556C59B6A93695695D86451421896008402626B71",
      INIT_32 => X"35295D0A754474EA90D75004BD09A5595A2914D94D91C61A2694AD5FE290C641",
      INIT_33 => X"52ACA9560988AD88A20342C0A0A034250AAA8A134A1034D0C51522A89589194C",
      INIT_34 => X"35A344540BC7C513AAA5086A89548D533A22A2D54514415213BE7115A000EEBB",
      INIT_35 => X"B2061F48E10B074121979494916285F28D7230AE02825E514510AAAC98857628",
      INIT_36 => X"16141EEA5041D85D802A3B8293D4AA2DA5116ED26241066326D188A30AA12D28",
      INIT_37 => X"88114EB22ABBAD8AEA4B06C4B95F14028A828A82340AAAA0A898A21760006010",
      INIT_38 => X"644D23088854344A949B912455092D84D8A50ACA559C44AB062A2A8E248A8634",
      INIT_39 => X"5B45C3F5B60809B49CAA256D1AEAAD44A5493472ABBD44AC48A6CB12B12EA8CD",
      INIT_3A => X"0275ECFAB09D6121F6142E249617C55694D73F2D01995349B9570ADD839A26E9",
      INIT_3B => X"00000000000066011DB6100415B02EB081407610503D40A6650182A8002E3255",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"82A0000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      CLK => cpu_clk,
      EN => rom_cs,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(13) => cpu_addr(13),
      ADDR(12) => cpu_addr(12),
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(0) => cf_cs1_OBUF_9,
      DO(0) => rom_data_out(3)
    );
  inst_Mram_mem1 : RAMB16_S1
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CD102550B03542AA02F12580178898014119119249240240200307A35161FC95",
      INIT_01 => X"934A3295319E48095A6822936A48855244AA12218122781313E8589605881C48",
      INIT_02 => X"B0493AD8529B090A650910CA6236365311028B96458941656250A35286E263CA",
      INIT_03 => X"0F600F301606A209403298756B567233B5EAA1646CB72A02435AAD45066D0A91",
      INIT_04 => X"B12EC4BB5028454A5CA38023C2981E400E0BB0DC040C2B05B84320CB302105D1",
      INIT_05 => X"4DA34D54641E04B41340B42C863B65354628D124C2D80CA812BE21A11D28AD45",
      INIT_06 => X"F7F6D3FBDE37F20DA955BA22E2266AE30456B2CBC6197988979893332E2C6963",
      INIT_07 => X"366ADD86B33B642F3BC7796651E4473AB5577443749176DAAADEBB5D0E7A93E8",
      INIT_08 => X"B1CA73B6F753ACB95EEA91CA4D6D0234A1D9435853D2B19CF296CCF0BF41C751",
      INIT_09 => X"1189DC9D32D1FC4F52626D53147AC94F1E3252E75B10DCAFC82E7D33CD1D4E79",
      INIT_0A => X"952250CB169885773AA5D1AA0DCDED055998EA5B585724178CDA9C5C463ADCFB",
      INIT_0B => X"64409BAA4C63C96BB7D84505BDAA8444A345BEFADCE04515F3829A92A0329AAE",
      INIT_0C => X"8FC3342431094683ADA6DB61B37226E5122CD9AA52CD0AB4EC9CA362936206D8",
      INIT_0D => X"B4EB31ED3527A926788893470A2ACB0F2B7815B40A340A699405E51B292C5616",
      INIT_0E => X"B2EC57B652C2CFFF8E1CDD18AE4289BBABC37EC57797299FD7B29E56D3B0DED5",
      INIT_0F => X"71889D58CB13116F574C05B5752529D9A25E1B2B19E53404A6792AC5BDB17532",
      INIT_10 => X"3C26EB25B2CD84D4AE927CE38114EA0836DCB3DF647AC6FB0DB664CB661869B5",
      INIT_11 => X"F065D6D2EA66625B49D38302D044935960A6B120D4D78C79FD324FE0A496A356",
      INIT_12 => X"12712CF294AC930A96EBFAA379258AE4860C92C09D6CAD36CF298B3653336572",
      INIT_13 => X"64D93F36D8ED60B10B36E331968ADB7791A23DB59D75320E9D105DD8E75552F1",
      INIT_14 => X"4C4BC700670CC4036BB343ADD8915BAC1A9169C4B26CFE358ADE5DB631698ADE",
      INIT_15 => X"FBE9E715C375D4332A587698C7258B398A3199151A79C4D223071C41882C4D43",
      INIT_16 => X"61DBA8B742CCA23B34210ACC222833243403009E6614E6F2A7BF3EF2A562D52E",
      INIT_17 => X"50415FFC5523F51C27B231AF0FB8020ACFF2B10C7568C7C428666F920A840947",
      INIT_18 => X"EC3C7D87ACC3A496A41410E89112EA9110C3106E30071C1D97DF61F7987D7C05",
      INIT_19 => X"01FE958447141403007E95844304828410412510449040E20860512C531E61E3",
      INIT_1A => X"404385143880440A48B08320500D68940720540528D68F00D68700B328841004",
      INIT_1B => X"0C1C28B6892091050E0051E6093069A0DE0483DC045006876041031A0C205004",
      INIT_1C => X"3564A800882001001924B41252CE92D437A0B904741141AC0901A809440A3C83",
      INIT_1D => X"34214008018A1080C00800821861CC18A0C01421C00A8350A02D01B0151A10EB",
      INIT_1E => X"4700610030401021421A08F2858C2C634428438A3002C42842863823C038A2C8",
      INIT_1F => X"43CC501E425C69C378ED0CA39C338653DA7BC378E53DA794B296F2CE194F14F3",
      INIT_20 => X"B12245140A2288260854228A2D6554111E820030A02301810040106751D85312",
      INIT_21 => X"5712EBA8E97A1B5C429EE4A59095AB14DDAF96E8ECCD4B9CAFBC26CB9CEFBC27",
      INIT_22 => X"B77FD9DF433C1505A115121DCAAF4EEF2ED148E54172D8995F4434444BA425A2",
      INIT_23 => X"38C27C018E994359694AFD7B988E67E4E6DE2BCC5DFFB67CE9B54A9387FC750A",
      INIT_24 => X"930B9F3AA4D9E55916C7B94F61EEB932DD93B21D927473FCA4D085A668432469",
      INIT_25 => X"101CCE402338EC7475CDC45D35BC21ADB0E9A692466FAAF7795C579C7252B315",
      INIT_26 => X"A389E4DD256FE96ED1799B3D9DD6F804D7AEC3B1B38523F65992E3D99ACA6BDA",
      INIT_27 => X"9C9949C93B124D3BC947ACD463E959EE9FB3BD03C9A86958296ED5371878AF15",
      INIT_28 => X"AE673DD2AF033477FD199A18077863F92723000B255D82E491BB0122635E7BA1",
      INIT_29 => X"65BE08A80C35DCD7A6135822E052A384A9145613F89EB301C741FF4507295313",
      INIT_2A => X"BB2E59966574826A9C544E628AE188A9797A2FB4B3BCEB7C1D17B93C3ADF05BB",
      INIT_2B => X"35895494831212CB02EFD00F44E7997D5302D31B9D5FA204B48A3AAE4956CCE6",
      INIT_2C => X"FDD42C51614B5F168D6922D8B46736976A9DD2CB203F79E23C7169248792D04B",
      INIT_2D => X"4930A6F0ABF4476924C7620A41A0C3900692A27824F14910EBB21D3D98FA29E8",
      INIT_2E => X"17DF2724984F3D68F76AA84E2F07D4D168CCD168C4CB38A542D6A9954128D56B",
      INIT_2F => X"F43F6E2FA9F7BCFF2E55EDA1E9B51DBF605B8EBE897ED234BACE22FD4511656B",
      INIT_30 => X"C321B06366D6C6765A53DDC346874B32E38F6DC4B22BD74A358CFDB1B8A859AC",
      INIT_31 => X"194D34334B94B449671D82429C4297F2CE64D2D5CD220D0AC8E1B663693B3805",
      INIT_32 => X"B35344592C29B25857CD357D2386864555E1D3D9D4D345510A1DA8D51E1A4E75",
      INIT_33 => X"C917FEB9E497789775F6895E511F73D0F1125D34E4BEDE486F731B6FE8ECB520",
      INIT_34 => X"965C28407928BCD194832B1249495DC63B37970F6EB2E2E825ADADD61DDD94E0",
      INIT_35 => X"85DAE8B72EB9611DDD594D762E89BA29708AEDE6CEFBAB048226701C6733F396",
      INIT_36 => X"F4EE7B578F4F99B99BB2D8C194E211E5B53870FA8A1F98DAA8B8138118EAF097",
      INIT_37 => X"1DCAE56FBF830F1A2315CD124551F17A9473E4541178E5872FE4849550F1DBB8",
      INIT_38 => X"5362C9A25632DD664A866CD932EAA285403126132F63811EF9D45E79C817B1D0",
      INIT_39 => X"8AB4A8720DE716904D18006AC1251D7668A1C7D848C476629932315982EAE513",
      INIT_3A => X"1337063BA9B7D9335DB66A61E2120413B3408B1C06C8C9106B32434379405A08",
      INIT_3B => X"0000000000004DA042A110A8AFC313EC9333FDB4CC9D1820C5192ABE256E264D",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"8280000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      CLK => cpu_clk,
      EN => rom_cs,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(13) => cpu_addr(13),
      ADDR(12) => cpu_addr(12),
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(0) => cf_cs1_OBUF_9,
      DO(0) => rom_data_out(1)
    );
  inst_Mram_mem2 : RAMB16_S1
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D6976BF8BAAFE2AEE2B857E715C37E71663DEB00000000000001004910446C55",
      INIT_01 => X"B3D43F98B1D5CDB9967DD2147E7DB5F3ED2F9F6DF9F6EF1FB73C5DA7C5DBA6CA",
      INIT_02 => X"3E3D0B9F9373E9E3708B888EF02A647781638FE7E7FB51CDFED8EFB6C6AE740C",
      INIT_03 => X"10D1BDC1CC16F229E46BC0B789E04F133F4B6EA8763C3BC1E3E3B387C74C2A9F",
      INIT_04 => X"E84BB12E87521888D10D50D547FE2B879C16D1491AE0440868B591D581FC0ABD",
      INIT_05 => X"AD4DEF49B1635ADEECAF7EC1F8860E7B11E2284B6F2DD16B069B8BE857E23A11",
      INIT_06 => X"FC37D51BF1BE8AA8EB5F4AEA0BA17A0BE342BF6877ED0DFDD0DFD0BFA1AE1570",
      INIT_07 => X"2B5DEDD8BACBA0F72ADC9B69AD57FF24BFEEB592B5F6B7156CA6A2B5D702F86A",
      INIT_08 => X"C1C303D31748AAA846ED844B637A1F3F2F5D84DD94DC821083EBB6AFE15F3B5F",
      INIT_09 => X"11CD24809201E240D1020352C45BEDC2163B7194BA1044820AE07493E41E3074",
      INIT_0A => X"7F29F42EDF608689341E7E080A6A4FF7D16309147F7C3FDFCF06837A4DFAFEF4",
      INIT_0B => X"644A872ACEF96321FA5D75BC93D4BF52237C9322ECE5761B4DA96B650A3FF4F3",
      INIT_0C => X"B044FD9457D34BB0246FF96F5A17A882D1D68B6221A8F721B4804A1D43625632",
      INIT_0D => X"6D0D424559EC5BE2958B4DD0ECA62D2CBD5B56BDEC573EE6AED555DFADAF720F",
      INIT_0E => X"53EDF99E8E424C4C8604061BFCC180E0CADDA68411A9ADF0DADB25D9E4B7A45C",
      INIT_0F => X"3A9B007838DD72E59D95989E7E4750B9EC2608C46A0D05BB8EC73EDF4CB79C36",
      INIT_10 => X"5DAF60EA1616BD358A15BD82197FD8CB45D4F7D3159E863094E13A0FAEA1AAC0",
      INIT_11 => X"74AE12970AC6BE4A5ED39765D051172D622E5D2B55CB873B0D0750E8AFA0A558",
      INIT_12 => X"905494FC472C8989E8E589ECD17AA27DEAA0BD5A751D8D66D42B135856358476",
      INIT_13 => X"DC57192F1B7107F659110F77EAAAF98493AC6A9AB67A553C8189656B4A5542E5",
      INIT_14 => X"DBD1CD4CC913FDE63A46D6E522A1EA50A5F63F77BD71721DC8F5FBC6C2ADC8F3",
      INIT_15 => X"8AB029428D0CFDC3664BBF9D54E6A1EAA1D407F66E1C79B57970E43AB5E3DBD9",
      INIT_16 => X"AF6E8B328015CE7A55BD7815FA592571B40F573D0C9D5DEF6A3D43EF69257B54",
      INIT_17 => X"F3DF566D96249125499CD12376F9C2FA84F25971D58145CDF7CA64720C496962",
      INIT_18 => X"625DA84B8425AD5F67D5B4BD97B4BF9DB57B730E37DB6CE855DB1576C45D5DDD",
      INIT_19 => X"F01E92CED1F48B35781E92C6D5F49A89B5F93D636DBE42B6BF637B7F932A12E1",
      INIT_1A => X"92D01AA08504A02529409409A49461601C01A01809029409221C41E32DAFB265",
      INIT_1B => X"A82709449649484B407A8214128095250A5824124A82D012012A09DA50259252",
      INIT_1C => X"59CD35B953953A53A44AC1AB45022C11408B244A01AA4E34F04E14F20B504904",
      INIT_1D => X"5EF4AF5674A54E55AD5655274234A34655A55E751EF1542A0D50EA2526A92ACE",
      INIT_1E => X"503A57BD7B13AD7A17A6B519A95D4AF4AF5674AD4ED5AD5655274274A74655AD",
      INIT_1F => X"568EE7B0F78AF1DC7B8770EE3542B0550AA1D43B8341E81DC3A0D50A81587D03",
      INIT_20 => X"70C1D8B8E14A40902402C052106212A0A0140A3D0742B351A8D610AE5B9EE6B8",
      INIT_21 => X"916E8096A74986C4BDADE90C6E97F8BE3FCA9D68275BC90C2FB6EB490C2FB6EA",
      INIT_22 => X"00F8FE84E53DDD66311DA70B904B00E777D77417DDA27D0187D3443F95F97AA5",
      INIT_23 => X"6F145DDCA3BA8F0E62C7073CDB370AA052CEED4A381A13F908E39BB9186DBD68",
      INIT_24 => X"2CB2E7796A4F49B3D535BABEEF67CBF364AC9425BAF515A405B668A2DB362BBA",
      INIT_25 => X"B6A59BD76BDE94B38A2AC4A56E35BEBB9D0DED7ACCA30CB71B19654C7EAFED77",
      INIT_26 => X"27B05CD74226BB1917FD9007F39F4BB6328E6F7A00B8E7AFD1F0CC76CAB86A35",
      INIT_27 => X"7D06C8782A9E7FF9F984BED79B9AC97DD15B9774ABDB3B224919E4FFAA29B76B",
      INIT_28 => X"5313CDD6DF34DF13D77A865BCC196E3B054573C3659EB765813D73E5ACABECEA",
      INIT_29 => X"E5BA9FA7FE551DCBAEB72DA4EF665BB82564C0A2FBAC35FE35DDD77F77451B69",
      INIT_2A => X"857342B84A3D95EB02FBDD6A6A36B2B08028259D7680AB7525D0F96C2ADD4EF8",
      INIT_2B => X"5AFB68ACF4F76A517315769569F02B050567B3A92EE0A36DDFB7C85EB05A352E",
      INIT_2C => X"3C5DA5DC9ED0F1E9AEBB37EF4D7A6BBCAD3F77386D550A2DCCDE9B2B902D36F1",
      INIT_2D => X"476AE43793DD9B3CDB05D96FBCA135D8EF3636BF6E33C5B5FD86E6602B5656BB",
      INIT_2E => X"F9FE42956CCF5FABD3EADB993D75FDB79704B7979DA95AB8D0D898AD8365646C",
      INIT_2F => X"DDEEED21D42A0548E3B392EF6F9C7F966CAF827187392EB6DB5E8C6B7EF4B768",
      INIT_30 => X"D7E4345F70C4C8737EF7C3C0FE27D46E2163F7ED47625FAA26BF7CB29C967A8B",
      INIT_31 => X"EEDBC5F6ED56079097AC100A1764DB5E161936F4FBE313778A035DD3D2202BC7",
      INIT_32 => X"B7C7D5EB15C3F66B9EDD5B65F479BDE10AAF3AC5153EDE7EF6F2AF76EEF5D147",
      INIT_33 => X"52B76030107388718C2F6A61C1CAC4A176FEAD911787F45416D7A8E60261375B",
      INIT_34 => X"D86E5FD789B8DD1DA7B9EA9EAFDE1D52CA2EABC9549571583EAEB3682FFDB727",
      INIT_35 => X"84FEE0D66E7B5B7A4F2394696B8ABA72709D64AEBA7C090D7CFC9B676364BB92",
      INIT_36 => X"F5F8EB6493FEAFAAFF8FDBBF9DED526EFB5BFAABA7FA3FDABAA99FB5CB65C527",
      INIT_37 => X"F397926EDEBB5CDAF56F1BE0E1D6F63F9FC6BF5FB63D2DB8E507BBF543E3CFA3",
      INIT_38 => X"58B588F4B3570C0A88AA892A550A2E555D176AED2D6069DAF833DA7837F6B83B",
      INIT_39 => X"BBDDB41609E3F9BB342B48AF7AEC5540A93155C49B1540A819228102A46AAED3",
      INIT_3A => X"EE274C78EB89F7853F70B662C61455BB945CD145AAFA516E3A5650DA7979E6DE",
      INIT_3B => X"0000000000C1EC597A34DB4109899CFBCD053F73414FF1AAD9A716695AA3A6F1",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"A208000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      CLK => cpu_clk,
      EN => rom_cs,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(13) => cpu_addr(13),
      ADDR(12) => cpu_addr(12),
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(0) => cf_cs1_OBUF_9,
      DO(0) => rom_data_out(2)
    );
  inst_Mram_mem6 : RAMB16_S1
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"661BB7E0801F820782007DBC1003DBC13C10FE0000000000000201BEBFFAEBBF",
      INIT_01 => X"1038210F8118078542078BFBF350DF8A86FCD437CD437CD21BF040DF040DFE28",
      INIT_02 => X"A2503C51431A218A440A0088003F3440018A0F14861F818587E6CC3F36CA0E6A",
      INIT_03 => X"2622FE62E22FC45F98BF317E2D916C8B7E697C6CF0A420C3878A0A8604022019",
      INIT_04 => X"0D9C3671DBE36F3B63B71978C9CE58CBE32E62E22F88B316117C62FE62F310E6",
      INIT_05 => X"2DBE2957CCB12F9D78979D7F1B3137E3646C89B9D7F3AFF9BBF1B70DB86DC76F",
      INIT_06 => X"0234020A09A11A22294F9A091A93699A2500A28134500D1100D101A209A1C58E",
      INIT_07 => X"F173C538A78A01C3BBEE1F778DB3B8F1B99E348E342E34BC2DF0B7CDC8C6E668",
      INIT_08 => X"4D800BC837A1A42006EA0028014278A13C529CD29CD57C5B8B7DC2DF714EF34E",
      INIT_09 => X"5C30269E0B8DC170501A434FF16300FC58C03F37FCDEE2F66F71721BD0DE917A",
      INIT_0A => X"AB9EECDDB86689E9B43F622E27822C7F85BE6C4E13F8B1FC6DE69FF3698A1864",
      INIT_0B => X"890079A0085142427C50A5392FE68A4480792C9A10803CDABE3F22E3FF0766D5",
      INIT_0C => X"C9F6AE1F7BE7F5DCFFDDDDF79A3DE2FCDFE2878A1E6878A7C6978A5E744803C6",
      INIT_0D => X"F9BFBD9E75731D4F63F6FEEE2A3565F9AD3CD08E2B53C757DE149CF1A0A3C7B5",
      INIT_0E => X"3BFEE3FF0F5D5FDF7575577DD9EFBEEAFFEECF7777C8A028EEAA9FD752FBD8E9",
      INIT_0F => X"F97DFF1EF3F3BCFD774EF3F5F52FBF3FF7CFB3F39D8E7EF3F703BFEE0FFB9FF8",
      INIT_10 => X"3EF873F07B9DDE3FFFB99FAEBBBB1DDDF9BBBFBFFE7DDFFFCFEFE7DF77FC73BF",
      INIT_11 => X"3A723EB93DFF59FBE63AFFBE3FAFBBF4FDF7ECFCAEF3FFFC1EBEE87F57C3F3A5",
      INIT_12 => X"7FFBE2E5F0A53E2D7E7E1FF7E7B9DF8EE771DCEFE7AE0EEFE8F7CFA8EEFA8FF8",
      INIT_13 => X"5FF77D557DE7AAFBE3FAEFFBCF75FD7FFF77F3FD5D7D3BE6A67F1EDDF142A07C",
      INIT_14 => X"EFE8FB8FE7DAAE7F1DABEF1ED7DE3DBAD2FBC6D3A18F8FFF7FFDF55F7C777FFD",
      INIT_15 => X"1F69BF93E3FBAE7CFD7CF1D4E075C81DC879DEFFBF79AAFBE3E6BBBDDF79EEE9",
      INIT_16 => X"77F1FCAE54CEFF1DAEFE3CCEFF1D139C3FBBBE6E7BAE7377F02F917FF07CFF9F",
      INIT_17 => X"7FFECFBFE95BEA9D37FF2CAFBF1FD7F6577F2BBE3A5EB3EEF1B77777C0FE7EEF",
      INIT_18 => X"DF3FFFE7FFF3AEFC77D5DBF1DDD9F1DDDBE7FFEEBBE3FFFFE3FEF8FBBE3A3EFE",
      INIT_19 => X"EAEEF9576F8FE773FBEEF9576F9EBAE5DBE3BF9776F8FFFB7C7FDDBE3BFEF9F7",
      INIT_1A => X"45E22F11798BCC5E2AE6AE6AE6AE2AE6AE2AE2AE2AE6AE2AE6AE6AE7EEC63EEF",
      INIT_1B => X"C55E6AE6AE2AF1579ABCD5E2AF15788B88B88B88BCC5E22E62F31798B88B98BC",
      INIT_1C => X"B8B716F16F16F16F11BCC6F15B8ADCC6E23731BCC6F3571573571573579AB8AB",
      INIT_1D => X"BC7BCFBCFBCFBCFBC7BC7BC7BCFBCFBCFBCFBCDB8B716E6DCDB8B736E6DE2DCD",
      INIT_1E => X"6E65E65E65E65E25E65F12F313889CFBC7BCFBCFBC7BC7BC7BC7BC7BCFBC7BCF",
      INIT_1F => X"4999064CC899112E25C4B89732E65CCB99732E25CCB99712E65C4B99732E26E6",
      INIT_20 => X"3870EFFF124C932448640481202419625CCA2532C4A65328944A3E7624190240",
      INIT_21 => X"BE97DF4BE3F8FBFA5FD8F48FE7755FDDDD7DD5D7DEEE1F5DFF7FF51F5D7F7FF4",
      INIT_22 => X"F7FFD7DFF2BEFF14D6C0FC5F6AFFEEFF9E3FABFFEFCFD49A9FEF8E174FBBB952",
      INIT_23 => X"DDD23E71CDDFC7FEE955FFF77DFEFC77FDFF78EEBFFEABFFFFFBFAEBBFFEFF3F",
      INIT_24 => X"97CBBF9EF9FBA5F5DFF77DF87FF575FCBB977397CF9F7B1FEAFBF8FD7DFCFF7F",
      INIT_25 => X"FBC7DF7FF7B16EFBEFEBFFBABBFEF3D7DDF7F3F8EA6F72EF7ABF975D7F7FC7FA",
      INIT_26 => X"F7DF9EBFBC77FC16BBE1D33D7F75DDFE7FAFEFA933DFF17C3100F9FFFAABEFEB",
      INIT_27 => X"9FBFA9ABBBAAAABBAAE3AAFFCEF975DF5D2FFFBF3D7D3D772BBEABAE9C3D4FBC",
      INIT_28 => X"2FFFBBF9E7E6FFEBFFBFCFFDFF3DF53D772FBFE7AB5FDF8EB8BFBC7DF7F3F777",
      INIT_29 => X"F7770CFFFF2CBEFC75DBFC7FF7C7D7DFE3EFFE91FDFE3EFBFAEFC3BABF83FADF",
      INIT_2A => X"D3B1E9D9B577FF75FF7F7FF73CDFDFC7FFDD37FCBAFAAEEE1E7BFBAFABBB863F",
      INIT_2B => X"E95DF1F553BBC74BBE6FFBE3A7D75D8EABBC7EFFFBDF55777DDE3DFF7FC74EF1",
      INIT_2C => X"9FFE9FFFEFE0BFA7DE1D5DDD3EF1F7D874FAFB3F77E3E9778FFA7DF1F754FBE3",
      INIT_2D => X"BFBCF4FFCBAEFF15BFE2B7CD6FCD6F98DE3BBB7C74F5DDDBF1F7717D5D8FF7FD",
      INIT_2E => X"77DD3FFEF9EBB8F3D75D2BEFBBBF9EFBFB8EFBFB8EEFBFF8E6B577DFE7B9D75A",
      INIT_2F => X"FEFC7FCFB9E53CAEAF574977E1D57DD7F7F3CF7D75749F7E3FFF7FE3EEFBE3E8",
      INIT_30 => X"EAFFEFBAFFBEB57FD778EFBFBFFEEFC75FCF55F6FF17D7F517DF8EAD774EBAAE",
      INIT_31 => X"BFE79EF9E1FFB14A5F7DC04FF9F3F774CEB4BA947C7DCBBF3DFD755F5B1B5DF1",
      INIT_32 => X"7ABAEF1D4EFE3ADDF9EBBF0FBBA7DEE3F977F9FEEE78FBE97F7874ABDF78FFBE",
      INIT_33 => X"E9FFFFFDD757F757F5DEF9DD5DD5D39CF9D77C3FFFFEBEEFFE7A93F5FF4CEBBE",
      INIT_34 => X"FE9F2EEF3FF5BEE3D7DE3DDF71EFFCE53FD5DFE3FAFBE2EBBBBD4BEE9DDF7DDC",
      INIT_35 => X"D5D5D5F55DFCE7FBBEFB4FEFEFB975697555DC71C777F5DD2BAA595D7752EFBF",
      INIT_36 => X"FAFFFF9F4FAFFBBFBB85FDF3D573E9F7C3F8FAFAAF3FFEBAAAB80FDE3FFD7497",
      INIT_37 => X"FF4BFD5FFFDFFF3F7E6D8B66D8FFFBF3D7F5F777DBFCF7DCFDF5DE7BAEEFABBE",
      INIT_38 => X"BFFBFBBA5F3B8E6705D554953B1F778FEFE7E77E3EFBFEFDFDFBFDF5FEFF75FE",
      INIT_39 => X"DD2EF8FAAAFEA7DE7E9DF174B9F66E267CB8A3FE5D8E26733F170799CC7677E3",
      INIT_3A => X"FFBFFEF7FAE7FFBE7FF7CE37FC1BBEF1D2EF8BEEFC7F4BBC5D3BE2FABEBA9F7C",
      INIT_3B => X"000000000041EFFDFCFFDBEDE77AF7FFDF7EFFF7DF9FFDEFE7FFBCFF7FCFF6EF",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"EAA9000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      CLK => cpu_clk,
      EN => rom_cs,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(13) => cpu_addr(13),
      ADDR(12) => cpu_addr(12),
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(0) => cf_cs1_OBUF_9,
      DO(0) => rom_data_out(6)
    );
  inst_Mram_mem4 : RAMB16_S1
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"98154C016EB005AA0488A0282445C282680564124920000000170163AEAAAFEF",
      INIT_01 => X"16E0492D82481402C2DC042740A7241439A0A1C9021C80A8E400B7340B729052",
      INIT_02 => X"480420A401048095101081311114298888044429104002381005008008409856",
      INIT_03 => X"5445D005045140B68155029A50228104C252A020804AC5002404562109D40E00",
      INIT_04 => X"056C55B055655422922B02A01708A014045A1585548542A80AC455121500AC44",
      INIT_05 => X"54A0133409425406B92806A90AE02A815CAB91496CE2D18014222811582B815C",
      INIT_06 => X"AF097F94B94B9588161A1582942082148048482829050A4454245148A15ACA56",
      INIT_07 => X"B08682714D1483A1105B2A29C20C01B842352B790B4D296A13584D4A31610A17",
      INIT_08 => X"C20795830A894AC0E5560E537290C84C44A6302420A2C4A60401410050B030B0",
      INIT_09 => X"A7554108140A9294A084109B60AE158C2B45620AD0A0A1045000A885042A30A0",
      INIT_0A => X"400100204325020148000810182850904A10513075015242508109008305B2C8",
      INIT_0B => X"B006C85AF3C40494A0278002410570B200424384B603402420C0030000882508",
      INIT_0C => X"A0450504560548A4288800A884020160A6010C14101001422504040045803442",
      INIT_0D => X"51154504582E0A0AD08B155C160008295848263017040A0AB00B81085B0C0228",
      INIT_0E => X"111500AA82022A8AA200A2AA0141045455524A22AAA14D585554228A04545150",
      INIT_0F => X"520A3028080544AA881570AA00456328A8C228042B0545828281155015540454",
      INIT_10 => X"4584202A5416A0155555054505422B0B80605464D0AB298E951D4B8828C0AAC0",
      INIT_11 => X"56AA753419BAD0D5D434155E33CB54702568E8E51512880B04C5D827B8A3AD4A",
      INIT_12 => X"3334874A41DE8870008E1829A702B8141AC38150073584C95866D568CCD60C94",
      INIT_13 => X"A8A220BA6AA725542315C55506082860A2AA81AE2B0456E304171CEB819D8ED4",
      INIT_14 => X"4458494103140D0819D5588CAAB3394C251522F14951CE2A8A20AE9AB4E28A24",
      INIT_15 => X"3A741D5307311D34E83A53AD50EAA81AA874047224041D5683507012A908C558",
      INIT_16 => X"A8118164A215301945013A350818057270115828040523456879514D68E52B58",
      INIT_17 => X"715547351624D168DAA8547568388AAA0642414A34A3505501AA2E2810F0F145",
      INIT_18 => X"9A455758B9A43580668EA48392A6C198A68350D914075453404DD01734040520",
      INIT_19 => X"40C8920A941C0A2D50C89202981CB18AA40734222940C894C0666A403715D626",
      INIT_1A => X"C6063331888D046663823863E63063063263423463C23A23C630630365207145",
      INIT_1B => X"0C6823623063411808C0C6263411988F88E08F08F046063463031A08D88C18D0",
      INIT_1C => X"E9FA1F81F83F81F812F04BC32F99704BE65C12F0CB411F31C11B11811818D08C",
      INIT_1D => X"C0DD0DDC5C0DC05C45C85C8DD8DD4DD85C05C07D9FA1F67F0FF8FD3F07E67F07",
      INIT_1E => X"743643767767767763601B23FD9FECFD07DCFC0FC0FC4FC8FC87D8FD47D8FC07",
      INIT_1F => X"D78AE6B8578AF1706F05E0B83702E85F1BA3786E0DE0B83706F05E0B837437C3",
      INIT_20 => X"7040D5250709C2709C0E09C0702E02C4B0140A354D62B158ACD414A84B9AE2BC",
      INIT_21 => X"15220A910300D5548FA0ED01840A0AA8A222A8828B540AA2C118ED2AA24118EC",
      INIT_22 => X"088A2829A405000A42511482715514196A115550504A8942405D8410D2454224",
      INIT_23 => X"04840540A0A2431112A82A812B8A2428A8228054404450005141155001055028",
      INIT_24 => X"A2911162C150682E0AA20B14E2A2A20151622462B80414840154A4A0AA502A9A",
      INIT_25 => X"D6C42A2AAC00555451055415510520A2808A2E2046808440004122A202C52515",
      INIT_26 => X"2AB894156028AA075490A888AE2A1AA45441D01288B743751641A84154540DC5",
      INIT_27 => X"1549001011400444140150004D52008208445552288B2AAA45255051AA0AB558",
      INIT_28 => X"C555105761354B541547424B110A2D0A025550054582A28500054026AB900129",
      INIT_29 => X"A202842A2054451CA8A470A02A4AA0A0A15414200B301502905025443161152A",
      INIT_2A => X"855142A82A8A81A82AA0A02D2800B94A82022289541404051012414401014229",
      INIT_2B => X"521A00A035344A9142503401480A2A04456A54000162882A09AD08A2C1421580",
      INIT_2C => X"854D95C8595800EAB0280027558281A42900342A2CA1522A140EAA008A2D54A5",
      INIT_2D => X"115020029005C52060C10B801108160030151490280AA8A600A2D20A2ACA0A1A",
      INIT_2E => X"6A2845459155482B288AD015114095567294567205456201454822B9615162A4",
      INIT_2F => X"5590A202C04A091105A0122C80822280A8E282A20A01228A28A2E42544554102",
      INIT_30 => X"495714841C51480EAAC14C051108590A428082299014A88202A8845620904145",
      INIT_31 => X"715C1D5702A881D088301E08E5A518AC10C9563280A0114D0B80280082004A01",
      INIT_32 => X"5145581A3508146A0141691D076AA00712E8404C15C05CB2CA84E9456281530B",
      INIT_33 => X"5A28B80320A0E0A2E84B12B20884A52112AED430D531485B2A3128A182214562",
      INIT_34 => X"1C22D0DA3828C540B2AC390AC1D464550988B5072856A6811546B64C22222983",
      INIT_35 => X"A62820A0024B05075431950D45520A320882882E060600093CD889EB20445C15",
      INIT_36 => X"109D91269571361364272A03A82412A8472891550823610551400CA038A6E120",
      INIT_37 => X"E6D5D602ACB0411AC66E0B83F0C59503A0B8A028A50064A46B85A43117160C37",
      INIT_38 => X"68CD11D8AE549D0A8799B16C5619AC8CD8236AD2781DC0F006E3B006E8EC0EE2",
      INIT_39 => X"CA45019518846AA225AA032912A86510AB705074AB8C10A93B028346A86E2903",
      INIT_3A => X"25BC1087820F888678A0DFC32013C5C1A5D08D3D94E99750E95402562011AA94",
      INIT_3B => X"00000000004001A003A00AA895CA92C45213D8A484F6280095FA2DB63BCBC00F",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"C2A8000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      CLK => cpu_clk,
      EN => rom_cs,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(13) => cpu_addr(13),
      ADDR(12) => cpu_addr(12),
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(0) => cf_cs1_OBUF_9,
      DO(0) => rom_data_out(4)
    );
  inst_Mram_mem5 : RAMB16_S1
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D81468018BE006F007A802403D402403C014001249200000001201EBFBEAAAEB",
      INIT_01 => X"86C06A20435C504310D8079400D5A006AD0035680B5680B2B400C5A00C5A005F",
      INIT_02 => X"6A17C0357C96BE16DA1EE1FE50C02FF28617B02D556043695805AAC02CE29058",
      INIT_03 => X"1811001105100220044028801AA0D516801E8097086BF950B8079DD90D5703E0",
      INIT_04 => X"8162058814045022922820810600200404101105101440890882510051028F01",
      INIT_05 => X"1C405B080B4050068128168008C00805182310406802D0000402A885440A2450",
      INIT_06 => X"AD0D5586B16A86A41A4016A89680C816A1386AA60D54CB554C35486A90720B10",
      INIT_07 => X"02F403416806A02511512A284BF7FD087BA10DD10D712DC25A0868035521A85A",
      INIT_08 => X"8BC3879F2C7960686198865830DF016F8035C037C036003C07FE25FF80DF02CF",
      INIT_09 => X"3044C58397C332CC318630C000F45400BD15002C00BF05F81F80CF963C31E0CF",
      INIT_0A => X"FF1FFCFFFD8183F07E1FEC1E07A41A804BC01E0F04006A021E058002F6162218",
      INIT_0B => X"DF478167FBFB5F6780B7FD7DBC01EFF03ABDBF07BBA3C03FCF7F76F7FF0885FF",
      INIT_0C => X"B141558414010AA020A2802816020580B005880620188060218816204EBA3C09",
      INIT_0D => X"044542051AAC0AAA90AB1450189FE6016900B090181002A0A10CD80962240A22",
      INIT_0E => X"14051082C28822A20000220A2140000441510200AAB1605055552828A4142154",
      INIT_0F => X"42AA002808054022889500822A414028280228042A1545008AE1405184541456",
      INIT_10 => X"5504A82E5146A050001614000144280A0114051140A0A8A2145448A22800A8C0",
      INIT_11 => X"14AC15160A22A055581441405015140822A810A34500A88B9500542200B28C48",
      INIT_12 => X"5514058A086AC01FFE0128280542A0150A82A1500105850054A8915150151516",
      INIT_13 => X"A28028228A014414011144140A8A8A22882800828A2A5401CCC0946A02F1D402",
      INIT_14 => X"505045700505558028C0508460A10850241420456A1042A0A28808A280A8A282",
      INIT_15 => X"0834156C01054580A20B02A35CAAB70AB61401541014401401105102A0815150",
      INIT_16 => X"A8028944A235002855010A350008256251114005151582222E05602A2CA35160",
      INIT_17 => X"55555515122D55285A885545400A8AAA8228514014895505080A0A0020014514",
      INIT_18 => X"08D5050A82854500AA883400A83600A834055551140545410551415050545500",
      INIT_19 => X"50454280D0054A2550454280D0151158340551220D01440680222340554046A0",
      INIT_1A => X"0A005022801400A0050050450450050050050050450050050450050501B81545",
      INIT_1B => X"08A005045045022811400A005002811411401401400A04500502280140140140",
      INIT_1C => X"41082D00D02D00D0204001000410200100082040810228028028028228114114",
      INIT_1D => X"40140940140140940140140140140940140940341682D05A0B41282500A04A08",
      INIT_1E => X"905A05A01A05A05A00A025008C14609401401401409401401409401409409409",
      INIT_1F => X"3606E1B0B706E090120A40480905202414809012024048290520A40482900104",
      INIT_20 => X"560C500011846318C623C4711E439A86A0542A050944A251281470A83B96E1BC",
      INIT_21 => X"7D239E9010DC303482A4A97FC38AAE0188BAA8AB8B5118CA8AAB2A384A0AAB2A",
      INIT_22 => X"32AE83B80D15001C048400D836210C4560715FC1500EA94145501D88950002A4",
      INIT_23 => X"A9845583A2A025004A0268688A0100E68A9A80D011D19150C501100707550018",
      INIT_24 => X"2631356101C748080192AA04A02A602931262560B00C149DE414046E0A0066A9",
      INIT_25 => X"540B9C82A8431496C3745571071D01A0A184EC01DC822C54170062CA22802315",
      INIT_26 => X"65A01C59406FCB131411B88A8982AA0031840F5288A0003D535001F535495137",
      INIT_27 => X"0C90444010545117450555FF81C288A8985139401A8A1910C44C40106B199340",
      INIT_28 => X"41C40556071134C779400E1A00196A18025140030588A01C011140602801E8A8",
      INIT_29 => X"20AAF0622A557D006A34006AE8062BA007551C22BA0033011550234597674762",
      INIT_2A => X"B548DAA19B20A802180208683A28A0060B5F28A104700155E075104500557938",
      INIT_2B => X"32AA039884540613406D54034AA2BA0D17423147446E8A8082A13A2E8006D501",
      INIT_2C => X"0CD59D53C059F508A13A2AA84501EAA4E9545419E80722E81D508A01A2B11407",
      INIT_2D => X"1140622A1155003DC002B80D7005701860310680E22820340396C168BA4680AA",
      INIT_2E => X"3A6C545D01D3446A122A551C05401C14041C14041C054001D5CA0AA0071462E5",
      INIT_2F => X"650064A3C46A8D5D478116A813A428062803A09A283162811B1E80036FF40326",
      INIT_30 => X"CD1711D15C57DA200A81D154555F500EAA22AC8D0036AA1A20A00DF62A9415A1",
      INIT_31 => X"10580D1611C0589083FA3FFFF014594212995630006AB14019AA208A00206A08",
      INIT_32 => X"755950183500306A01D5408DEB08A107426800D14D81D7D20284E95E6E80CC5D",
      INIT_33 => X"52C038C3A280628260CB021A8A0C0D2B46228230C4740C500075282B8C211540",
      INIT_34 => X"1D2840D0188AD511A0A11A0289C0455A3BA2A0076C5407D14146971D6A88818B",
      INIT_35 => X"A482AAA2AAEB07035131B51C0442AA36288A88AE0E8630831CD8886B02C44904",
      INIT_36 => X"55DCD02E9425371375618A03AA0412A8237435455F1734545517EAA1182C6322",
      INIT_37 => X"8094C22B06A0001A8026198661DCF401B826C8003400EDA063BDA07542434972",
      INIT_38 => X"761C015CA0540D0AC4BBB12E541B280DD0032A806D49009A84821A0C80868480",
      INIT_39 => X"5A5500F1145508A02CEA01E952A86C51A14145718A1C51AC1822E742B0EEA807",
      INIT_3A => X"FF1FFFE3FFCFFFFCFFFF8FFFB814AD0384D01F3D00591740F9D403D515502280",
      INIT_3B => X"000000000081FFFFF8BFFFFE05FFE6FFFFFC5FFFFF37FFFFCFFFF8FFFF8FFFCF",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"6800000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      CLK => cpu_clk,
      EN => rom_cs,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(13) => cpu_addr(13),
      ADDR(12) => cpu_addr(12),
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(0) => cf_cs1_OBUF_9,
      DO(0) => rom_data_out(5)
    );
  inst_Mram_mem9 : RAMB16_S4
    generic map(
      WRITE_MODE => "READ_FIRST"
    )
    port map (
      CLK => cpu_clk,
      EN => user_ram_en,
      SSR => cf_cs1_OBUF_9,
      WE => int_ram_we,
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(3) => cpu_data_out(7),
      DI(2) => cpu_data_out(6),
      DI(1) => cpu_data_out(5),
      DI(0) => cpu_data_out(4),
      DO(3) => user_ram_dout(7),
      DO(2) => user_ram_dout(6),
      DO(1) => user_ram_dout(5),
      DO(0) => user_ram_dout(4)
    );
  inst_Mram_mem7 : RAMB16_S1
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"700BF8010000040004010000200800020020000000000000000600FAFBBBFEFA",
      INIT_01 => X"260046B00219D80E04C01D9C03B0E00D87006C380EC380E61C0080E0080E0070",
      INIT_02 => X"C6730063F00C781CC0160116020018B0101D8018EF0002C3C0037E0018CEC070",
      INIT_03 => X"70270027067004E009C0138072839C1C007000EC00C058C3800D82C008236181",
      INIT_04 => X"18C023008C023011811813819C04E09C027067027019C1383380270067033806",
      INIT_05 => X"750070400CC3301D819809803983180730C60CC198033001AC011808C0460630",
      INIT_06 => X"0038001C00C01C6030C00C780D81981C6700C78038F00E3300E300C601C00E00",
      INIT_07 => X"03900E00C01C0406FFF015F806535C00C8801800183038003000C00EC4076070",
      INIT_08 => X"06881DCC38B1D14107101034838B00C58062C062C06C00600DEA032F838F018F",
      INIT_09 => X"600003131D860380620C43A003A02000E8080018006F037877818B1C5862C38B",
      INIT_0A => X"9F2AD54A940328A1C6AAA036A2803400068036450001D00074071003A01C0000",
      INIT_0B => X"8B0800C0105BCB290060BF3C94070B849E3C941C118400E14601327100200363",
      INIT_0C => X"E1A7BF0A7C02EFE0DF7DD5F80C4003006003101C403101C407100C407458400E",
      INIT_0D => X"F9BFC00A7FF835CF8375EFF0303FA601C700698030700D77E038B401C4E00D37",
      INIT_0E => X"2FBF0177855D7DDDD555557E00ABAAEABFF005DF77E0D200BEBABFD756FC01B9",
      INIT_0F => X"FBDE0014F3D7C0DF5F5F017D7D6FC015F80533F7BE1A7F035786FBF01BFC1AFC",
      INIT_10 => X"7F00D3F82B9FE02FFFBC1BAEBBC035DE00AEBBAEBAFD7D75DBABED5F780053FF",
      INIT_11 => X"2EF82BFC37DF81AEF06FEBC06AAEBC00D5F800DDFF017FDE1AEAF0DF7FE177AD",
      INIT_12 => X"2EFC030001C00037EA00157806BBE00AEF835DF006BF0BFBF0DF5FC0BFFC1BBC",
      INIT_13 => X"77F77D7FFE02EABC02EFBBBC0DFFF5DD7D780175DDF57C0322200AFE0380B000",
      INIT_14 => X"AFF0BBC0029EFF0035FFF01AFFE035EFB7FC0281C0000DFDFFFDDFFF80DDFFFF",
      INIT_15 => X"1579BBC006FFEF005FFE0375F05DE035E0299BEFBE79EFFC02A7ABEBE000AFF1",
      INIT_16 => X"F80155EEF4DF0035FF0034DF0017BFC02FABC06A7FBF035F782BC357785DFBC0",
      INIT_17 => X"6FBEDEFBAB57AEBF7F7D6DFFC037DDF6DDFF7BC02AFDB7EF01BDF57700003EEE",
      INIT_18 => X"D77BFEEF5F77EF00DFFDFC017FFC037FFC02EEBBFC02FBFAF7AEBDEFAF7B7F00",
      INIT_19 => X"FABFFBDFF01BEF76FBBFFBDFF00BBFEDFC02FEB7FF00BEFF80DF7FC06EFEBBD7",
      INIT_1A => X"D606B03581AC0D602306302302306302302306302302306306302302FFE06FEB",
      INIT_1B => X"0D602B06B02B03580AC05606B03580AC0AC0AC0AC05602B06B03581AC0AC1AC0",
      INIT_1C => X"C19813033013033014C053034C1A60D3029814C0D303581581581581581AC1AC",
      INIT_1D => X"C04C04C0CC04C0CC0CC0CC0CC04C04C0CC04C04C0983306604C0981306606604",
      INIT_1E => X"702E06E06E06E06E02E037013809C04C04C04C04C0CC04C04C04C04C0CC04C0C",
      INIT_1F => X"4C198660CC1983706E0DC1B81702E0DC0B81702E0DC0B81702E05C0B83702F06",
      INIT_20 => X"28F1F0001B06C1B06C360EC3B0760982604C26330CC6633098CC2AF826098260",
      INIT_21 => X"BABF5D5E87A1EFEAF5E0D5800FFF55F77F577D7D5FF0177FDDD778377F5DD778",
      INIT_22 => X"7D7DFF7D57FF003895AC00F77FBEBBFFC02EEEBAF0055D9F9EF01A375BFFFBD7",
      INIT_23 => X"FD7F7F034FE002BFEB57DFFFFE000057DFFF80AABABEEAFABFEAABBABAFF0035",
      INIT_24 => X"B5DFAFC000BEEFFFFF5FFE00DFD7D7FDEBBD77B7E00A7C1BEFFC00DFFE00DFF7",
      INIT_25 => X"FC0F775578037AEBBEBFABEEFEEF037F5F57F800BECFF7FE7FEBBF7FFF8002EF",
      INIT_26 => X"D7E01BEFC0DD7E37FC03533DFDFFFE006EFFFABB33E003583A0200EEAFEEFBFB",
      INIT_27 => X"0BAFF9EAFEFAEFFFEFB6FE001BBB7FFF757FEFC015DE15DF7FEBFAFABE355FC0",
      INIT_28 => X"6FBFBFFC06E7FFBFAFC005FE0015F8355F7FC006AAFFE00AADFFC05DF8015FF8",
      INIT_29 => X"DFF7805FFD6DEF00DFFC005D7805F5E002EBABFBDE002FFABFF002FEBBC6FAFF",
      INIT_2A => X"77C1BBE1BFFD7DF577DDDDF814FFE007F55F175DBEABBFEF002EFBEBEFFBC037",
      INIT_2B => X"FBFE0375F7FC0D5FC07AFC06EFFDDE0BFBC06EFAFBF55F7DFFE037D7800DDF03",
      INIT_2C => X"0BBF0BBBBFF0EBEFE0157DDF7F0357E0DDFEFC177802EBF81BBEFE017DDDFC06",
      INIT_2D => X"BBC0DCFFDFFF003CC003980F30073008606BFF80D4FD77FC01778157DE0DD77E",
      INIT_2E => X"F5FD7EFF01BFC0D17FF57ABBEFC01ABC000BBC001ABFC000A6BF5FE002B9FF5F",
      INIT_2F => X"BF0057CDF9AF35FBBBFF5BF8015FDFDDF8014F57F7D5BF8035F78006FFBC06F8",
      INIT_30 => X"BBEEEEEFFBBABFFFFF80BFFEFFEBF00DFF4FDFFF00157FDDBFE01BAF7F5AFBFB",
      INIT_31 => X"FFF01AFC03D4035EF40000000356ED74DAEDBE8500DFDFC03575FF77F3337E00",
      INIT_32 => X"6BBFF0355F002ABE00AFC00BAEEFE006FB7800AFEF00BFFBFF805DEFF780BBFF",
      INIT_33 => X"ABF5F5D77F7DD77FDFD7FB77777D77BDFB57802ABAAFEAF0006BB3D55F4DFBC0",
      INIT_34 => X"FABD7FF015757F035DE015F780AAADF0357FE006AFFC03AAEEEB5AEABFFFF555",
      INIT_35 => X"77FFDD7F7D7E02EEBFEEDBBBBFFBF5DBFD7DDCF80D5575D46BEAD357FF56BBBF",
      INIT_36 => X"EEFBEBBD5FFEEFEEFF8FDE017DF7EBF80681EBFFA07AFBFEFBB807E037D55DBF",
      INIT_37 => X"55DFBBFDFDE000178026198261AEBC0357FF77FFFC0057E05D7FE02EFFFFFFAF",
      INIT_38 => X"FEFBBBFAFF7C1A6F9D7775BD7C15F81AF006EF807BEE8077D74177D7405DD740",
      INIT_39 => X"577F02EBBFFFEFE0FBBE07DDFBF8BB66DDFDB7AEDE0B66F817B7829BE0DEF802",
      INIT_3A => X"003C0007800F0000F0001E00000EEF0357F02EEF01575FC1557C0ABFFFFBBF81",
      INIT_3B => X"000000000080000001E000000F00038000007000001C0000070000E0000E000F",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"4001000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      CLK => cpu_clk,
      EN => rom_cs,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(13) => cpu_addr(13),
      ADDR(12) => cpu_addr(12),
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(0) => cf_cs1_OBUF_9,
      DO(0) => rom_data_out(7)
    );
  inst_Mram_mem8 : RAMB16_S4
    generic map(
      WRITE_MODE => "READ_FIRST"
    )
    port map (
      CLK => cpu_clk,
      EN => user_ram_en,
      SSR => cf_cs1_OBUF_9,
      WE => int_ram_we,
      ADDR(11) => cpu_addr(11),
      ADDR(10) => cpu_addr(10),
      ADDR(9) => cpu_addr(9),
      ADDR(8) => cpu_addr(8),
      ADDR(7) => cpu_addr(7),
      ADDR(6) => cpu_addr(6),
      ADDR(5) => cpu_addr(5),
      ADDR(4) => cpu_addr(4),
      ADDR(3) => cpu_addr(3),
      ADDR(2) => cpu_addr(2),
      ADDR(1) => cpu_addr(1),
      ADDR(0) => cpu_addr(0),
      DI(3) => cpu_data_out(3),
      DI(2) => cpu_data_out(2),
      DI(1) => cpu_data_out(1),
      DI(0) => cpu_data_out(0),
      DO(3) => user_ram_dout(3),
      DO(2) => user_ram_dout(2),
      DO(1) => user_ram_dout(1),
      DO(0) => user_ram_dout(0)
    );
  my_keyboard_my_ps2_keyboard_interface_my_key_map_ROM : RAMB4_S8
    generic map(
      INIT_09 => X"002A26554A4D0000005E594748424E0000255254465620000023244544584300",
      INIT_0D => X"002A26756A6D0000005E796768626E0000257274667620000023246564786300",
      INIT_0C => X"00407761737A0000002171000000000000600900000000000000000000000000",
      INIT_0B => X"0000000000000000001B000000007F0000000000000000000008000000000000",
      INIT_0A => X"00007C007D0D000000002B7B00220000005F503A4C3F3E000028294F494B3C00",
      INIT_08 => X"00405741535A00000021510000000000007E0900000000000000000000000000",
      INIT_07 => X"0000000000000000001B000000007F0000000000000000000008000000000000",
      INIT_06 => X"00005C005D0D000000003D5B00270000002D503B4C2F2E000039304F494B2C00",
      INIT_05 => X"003837554A4D00000036594748424E0000355254465620000033344544584300",
      INIT_04 => X"00325741535A00000031510000000000007E0900000000000000000000000000",
      INIT_02 => X"00005C005D0D000000003D5B00270000002D703B6C2F2E000039306F696B2C00",
      INIT_01 => X"003837756A6D00000036796768626E0000357274667620000033346564786300",
      INIT_00 => X"00327761737A0000003171000000000000600900000000000000000000000000",
      INIT_0E => X"00007C007D0D000000002B7B00220000005F703A6C3F3E000028296F696B3C00",
      INIT_03 => X"0000000000000000001B000000007F0000000000000000000008000000000000",
      INIT_0F => X"0000000000000000001B000000007F0000000000000000000008000000000000"
    )
    port map (
      CLK => cpu_clk,
      EN => utmi_databus16_8_OBUF_5,
      RST => reset,
      WE => cf_cs1_OBUF_9,
      ADDR(8) => my_keyboard_kbd_stat_4_Q,
      ADDR(7) => my_keyboard_my_ps2_keyboard_interface_caps_key_on_101,
      ADDR(6) => my_keyboard_my_ps2_keyboard_interface_q(7),
      ADDR(5) => my_keyboard_my_ps2_keyboard_interface_q(6),
      ADDR(4) => my_keyboard_my_ps2_keyboard_interface_q(5),
      ADDR(3) => my_keyboard_my_ps2_keyboard_interface_q(4),
      ADDR(2) => my_keyboard_my_ps2_keyboard_interface_q(3),
      ADDR(1) => my_keyboard_my_ps2_keyboard_interface_q(2),
      ADDR(0) => my_keyboard_my_ps2_keyboard_interface_q(1),
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DO(7) => my_keyboard_my_ps2_keyboard_interface_ascii(7),
      DO(6) => my_keyboard_my_ps2_keyboard_interface_ascii(6),
      DO(5) => my_keyboard_my_ps2_keyboard_interface_ascii(5),
      DO(4) => my_keyboard_my_ps2_keyboard_interface_ascii(4),
      DO(3) => my_keyboard_my_ps2_keyboard_interface_ascii(3),
      DO(2) => my_keyboard_my_ps2_keyboard_interface_ascii(2),
      DO(1) => my_keyboard_my_ps2_keyboard_interface_ascii(1),
      DO(0) => my_keyboard_my_ps2_keyboard_interface_ascii(0)
    );
  my_cpu_inst_Mram_mem6 : RAMB16_S36
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_00 => X"0000000080000000000000800000008000000010000000400000000400000004",
      INIT_01 => X"0000000000000000000000000000001000000002000001000000002000000200",
      INIT => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000004200000010000000"
    )
    port map (
      CLK => make_secd_my_secd_system_my_datapath_clk_inv,
      EN => my_cpu_hold_inv,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(8) => cf_cs1_OBUF_9,
      ADDR(7) => cf_cs1_OBUF_9,
      ADDR(6) => cf_cs1_OBUF_9,
      ADDR(5) => cf_cs1_OBUF_9,
      ADDR(4) => cf_cs1_OBUF_9,
      ADDR(3) => my_cpu_op_code_mux0001(4),
      ADDR(2) => my_cpu_op_code_mux0001(5),
      ADDR(1) => my_cpu_op_code_mux0001(6),
      ADDR(0) => my_cpu_op_code_mux0001(7),
      DI(31) => cf_cs1_OBUF_9,
      DI(30) => cf_cs1_OBUF_9,
      DI(29) => cf_cs1_OBUF_9,
      DI(28) => cf_cs1_OBUF_9,
      DI(27) => cf_cs1_OBUF_9,
      DI(26) => cf_cs1_OBUF_9,
      DI(25) => cf_cs1_OBUF_9,
      DI(24) => cf_cs1_OBUF_9,
      DI(23) => cf_cs1_OBUF_9,
      DI(22) => cf_cs1_OBUF_9,
      DI(21) => cf_cs1_OBUF_9,
      DI(20) => cf_cs1_OBUF_9,
      DI(19) => cf_cs1_OBUF_9,
      DI(18) => cf_cs1_OBUF_9,
      DI(17) => cf_cs1_OBUF_9,
      DI(16) => cf_cs1_OBUF_9,
      DI(15) => cf_cs1_OBUF_9,
      DI(14) => cf_cs1_OBUF_9,
      DI(13) => cf_cs1_OBUF_9,
      DI(12) => cf_cs1_OBUF_9,
      DI(11) => cf_cs1_OBUF_9,
      DI(10) => cf_cs1_OBUF_9,
      DI(9) => cf_cs1_OBUF_9,
      DI(8) => cf_cs1_OBUF_9,
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DIP(3) => cf_cs1_OBUF_9,
      DIP(2) => cf_cs1_OBUF_9,
      DIP(1) => cf_cs1_OBUF_9,
      DIP(0) => cf_cs1_OBUF_9,
      DO(31) => my_cpu_op_code_3_0_rom0000_247_Q,
      DO(30) => my_cpu_op_code_3_0_rom0000_246_Q,
      DO(29) => my_cpu_op_code_3_0_rom0000_245_Q,
      DO(28) => my_cpu_op_code_3_0_rom0000_244_Q,
      DO(27) => my_cpu_op_code_3_0_rom0000_243_Q,
      DO(26) => my_cpu_op_code_3_0_rom0000_242_Q,
      DO(25) => my_cpu_op_code_3_0_rom0000_241_Q,
      DO(24) => my_cpu_op_code_3_0_rom0000_240_Q,
      DO(23) => my_cpu_op_code_3_0_rom0000_239_Q,
      DO(22) => my_cpu_op_code_3_0_rom0000_238_Q,
      DO(21) => my_cpu_op_code_3_0_rom0000_237_Q,
      DO(20) => my_cpu_op_code_3_0_rom0000_236_Q,
      DO(19) => my_cpu_op_code_3_0_rom0000_235_Q,
      DO(18) => my_cpu_op_code_3_0_rom0000_234_Q,
      DO(17) => my_cpu_op_code_3_0_rom0000_233_Q,
      DO(16) => my_cpu_op_code_3_0_rom0000_232_Q,
      DO(15) => my_cpu_op_code_3_0_rom0000_231_Q,
      DO(14) => my_cpu_op_code_3_0_rom0000_230_Q,
      DO(13) => my_cpu_op_code_3_0_rom0000_229_Q,
      DO(12) => my_cpu_op_code_3_0_rom0000_228_Q,
      DO(11) => my_cpu_op_code_3_0_rom0000_227_Q,
      DO(10) => my_cpu_op_code_3_0_rom0000_226_Q,
      DO(9) => my_cpu_op_code_3_0_rom0000_225_Q,
      DO(8) => my_cpu_op_code_3_0_rom0000_224_Q,
      DO(7) => my_cpu_op_code_3_0_rom0000_223_Q,
      DO(6) => my_cpu_op_code_3_0_rom0000_222_Q,
      DO(5) => my_cpu_op_code_3_0_rom0000_221_Q,
      DO(4) => my_cpu_op_code_3_0_rom0000_220_Q,
      DO(3) => my_cpu_op_code_3_0_rom0000_219_Q,
      DO(2) => my_cpu_op_code_3_0_rom0000_218_Q,
      DO(1) => my_cpu_op_code_3_0_rom0000_217_Q,
      DO(0) => my_cpu_op_code_3_0_rom0000_216_Q,
      DOP(3) => my_cpu_op_code_3_0_rom0000_251_Q,
      DOP(2) => my_cpu_op_code_3_0_rom0000_250_Q,
      DOP(1) => my_cpu_op_code_3_0_rom0000_249_Q,
      DOP(0) => my_cpu_op_code_3_0_rom0000_248_Q
    );
  my_cpu_inst_Mram_mem5 : RAMB16_S36
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_00 => X"8000000040000000000000400000004000000004000000200000000200000002",
      INIT_01 => X"0000000000000000000000000000000000000001000000800000001000000100",
      INIT => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000002121000000000000"
    )
    port map (
      CLK => make_secd_my_secd_system_my_datapath_clk_inv,
      EN => my_cpu_hold_inv,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(8) => cf_cs1_OBUF_9,
      ADDR(7) => cf_cs1_OBUF_9,
      ADDR(6) => cf_cs1_OBUF_9,
      ADDR(5) => cf_cs1_OBUF_9,
      ADDR(4) => cf_cs1_OBUF_9,
      ADDR(3) => my_cpu_op_code_mux0001(4),
      ADDR(2) => my_cpu_op_code_mux0001(5),
      ADDR(1) => my_cpu_op_code_mux0001(6),
      ADDR(0) => my_cpu_op_code_mux0001(7),
      DI(31) => cf_cs1_OBUF_9,
      DI(30) => cf_cs1_OBUF_9,
      DI(29) => cf_cs1_OBUF_9,
      DI(28) => cf_cs1_OBUF_9,
      DI(27) => cf_cs1_OBUF_9,
      DI(26) => cf_cs1_OBUF_9,
      DI(25) => cf_cs1_OBUF_9,
      DI(24) => cf_cs1_OBUF_9,
      DI(23) => cf_cs1_OBUF_9,
      DI(22) => cf_cs1_OBUF_9,
      DI(21) => cf_cs1_OBUF_9,
      DI(20) => cf_cs1_OBUF_9,
      DI(19) => cf_cs1_OBUF_9,
      DI(18) => cf_cs1_OBUF_9,
      DI(17) => cf_cs1_OBUF_9,
      DI(16) => cf_cs1_OBUF_9,
      DI(15) => cf_cs1_OBUF_9,
      DI(14) => cf_cs1_OBUF_9,
      DI(13) => cf_cs1_OBUF_9,
      DI(12) => cf_cs1_OBUF_9,
      DI(11) => cf_cs1_OBUF_9,
      DI(10) => cf_cs1_OBUF_9,
      DI(9) => cf_cs1_OBUF_9,
      DI(8) => cf_cs1_OBUF_9,
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DIP(3) => cf_cs1_OBUF_9,
      DIP(2) => cf_cs1_OBUF_9,
      DIP(1) => cf_cs1_OBUF_9,
      DIP(0) => cf_cs1_OBUF_9,
      DO(31) => my_cpu_op_code_3_0_rom0000_211_Q,
      DO(30) => my_cpu_op_code_3_0_rom0000_210_Q,
      DO(29) => my_cpu_op_code_3_0_rom0000_209_Q,
      DO(28) => my_cpu_op_code_3_0_rom0000_208_Q,
      DO(27) => my_cpu_op_code_3_0_rom0000_207_Q,
      DO(26) => my_cpu_op_code_3_0_rom0000_206_Q,
      DO(25) => my_cpu_op_code_3_0_rom0000_205_Q,
      DO(24) => my_cpu_op_code_3_0_rom0000_204_Q,
      DO(23) => my_cpu_op_code_3_0_rom0000_203_Q,
      DO(22) => my_cpu_op_code_3_0_rom0000_202_Q,
      DO(21) => my_cpu_op_code_3_0_rom0000_201_Q,
      DO(20) => my_cpu_op_code_3_0_rom0000_200_Q,
      DO(19) => my_cpu_op_code_3_0_rom0000_199_Q,
      DO(18) => my_cpu_op_code_3_0_rom0000_198_Q,
      DO(17) => my_cpu_op_code_3_0_rom0000_197_Q,
      DO(16) => my_cpu_op_code_3_0_rom0000_196_Q,
      DO(15) => my_cpu_op_code_3_0_rom0000_195_Q,
      DO(14) => my_cpu_op_code_3_0_rom0000_194_Q,
      DO(13) => my_cpu_op_code_3_0_rom0000_193_Q,
      DO(12) => my_cpu_op_code_3_0_rom0000_192_Q,
      DO(11) => my_cpu_op_code_3_0_rom0000_191_Q,
      DO(10) => my_cpu_op_code_3_0_rom0000_190_Q,
      DO(9) => my_cpu_op_code_3_0_rom0000_189_Q,
      DO(8) => my_cpu_op_code_3_0_rom0000_188_Q,
      DO(7) => my_cpu_op_code_3_0_rom0000_187_Q,
      DO(6) => my_cpu_op_code_3_0_rom0000_186_Q,
      DO(5) => my_cpu_op_code_3_0_rom0000_185_Q,
      DO(4) => my_cpu_op_code_3_0_rom0000_184_Q,
      DO(3) => my_cpu_op_code_3_0_rom0000_183_Q,
      DO(2) => my_cpu_op_code_3_0_rom0000_182_Q,
      DO(1) => my_cpu_op_code_3_0_rom0000_181_Q,
      DO(0) => my_cpu_op_code_3_0_rom0000_180_Q,
      DOP(3) => NLW_my_cpu_inst_Mram_mem5_DOP_3_UNCONNECTED,
      DOP(2) => my_cpu_op_code_3_0_rom0000_214_Q,
      DOP(1) => my_cpu_op_code_3_0_rom0000_213_Q,
      DOP(0) => my_cpu_op_code_3_0_rom0000_212_Q
    );
  my_cpu_inst_Mram_mem7 : RAMB16_S2
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT => X"0",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000004000000"
    )
    port map (
      CLK => make_secd_my_secd_system_my_datapath_clk_inv,
      EN => my_cpu_hold_inv,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(12) => cf_cs1_OBUF_9,
      ADDR(11) => cf_cs1_OBUF_9,
      ADDR(10) => cf_cs1_OBUF_9,
      ADDR(9) => cf_cs1_OBUF_9,
      ADDR(8) => cf_cs1_OBUF_9,
      ADDR(7) => cf_cs1_OBUF_9,
      ADDR(6) => cf_cs1_OBUF_9,
      ADDR(5) => cf_cs1_OBUF_9,
      ADDR(4) => cf_cs1_OBUF_9,
      ADDR(3) => my_cpu_op_code_mux0001(4),
      ADDR(2) => my_cpu_op_code_mux0001(5),
      ADDR(1) => my_cpu_op_code_mux0001(6),
      ADDR(0) => my_cpu_op_code_mux0001(7),
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DO(1) => my_cpu_op_code_3_0_rom0000_253_Q,
      DO(0) => NLW_my_cpu_inst_Mram_mem7_DO_0_UNCONNECTED
    );
  my_cpu_inst_Mram_mem3 : RAMB16_S36
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_00 => X"0001000000004000000000000004000000000800000000000000000000000400",
      INIT_01 => X"0000020040000000200000000000008000000000000001000000800000020000",
      INIT => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000200000200220"
    )
    port map (
      CLK => make_secd_my_secd_system_my_datapath_clk_inv,
      EN => my_cpu_hold_inv,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(8) => cf_cs1_OBUF_9,
      ADDR(7) => cf_cs1_OBUF_9,
      ADDR(6) => cf_cs1_OBUF_9,
      ADDR(5) => cf_cs1_OBUF_9,
      ADDR(4) => cf_cs1_OBUF_9,
      ADDR(3) => my_cpu_op_code_mux0001(4),
      ADDR(2) => my_cpu_op_code_mux0001(5),
      ADDR(1) => my_cpu_op_code_mux0001(6),
      ADDR(0) => my_cpu_op_code_mux0001(7),
      DI(31) => cf_cs1_OBUF_9,
      DI(30) => cf_cs1_OBUF_9,
      DI(29) => cf_cs1_OBUF_9,
      DI(28) => cf_cs1_OBUF_9,
      DI(27) => cf_cs1_OBUF_9,
      DI(26) => cf_cs1_OBUF_9,
      DI(25) => cf_cs1_OBUF_9,
      DI(24) => cf_cs1_OBUF_9,
      DI(23) => cf_cs1_OBUF_9,
      DI(22) => cf_cs1_OBUF_9,
      DI(21) => cf_cs1_OBUF_9,
      DI(20) => cf_cs1_OBUF_9,
      DI(19) => cf_cs1_OBUF_9,
      DI(18) => cf_cs1_OBUF_9,
      DI(17) => cf_cs1_OBUF_9,
      DI(16) => cf_cs1_OBUF_9,
      DI(15) => cf_cs1_OBUF_9,
      DI(14) => cf_cs1_OBUF_9,
      DI(13) => cf_cs1_OBUF_9,
      DI(12) => cf_cs1_OBUF_9,
      DI(11) => cf_cs1_OBUF_9,
      DI(10) => cf_cs1_OBUF_9,
      DI(9) => cf_cs1_OBUF_9,
      DI(8) => cf_cs1_OBUF_9,
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DIP(3) => cf_cs1_OBUF_9,
      DIP(2) => cf_cs1_OBUF_9,
      DIP(1) => cf_cs1_OBUF_9,
      DIP(0) => cf_cs1_OBUF_9,
      DO(31) => my_cpu_op_code_3_0_rom0000_139_Q,
      DO(30) => my_cpu_op_code_3_0_rom0000_138_Q,
      DO(29) => my_cpu_op_code_3_0_rom0000_137_Q,
      DO(28) => my_cpu_op_code_3_0_rom0000_136_Q,
      DO(27) => my_cpu_op_code_3_0_rom0000_135_Q,
      DO(26) => my_cpu_op_code_3_0_rom0000_134_Q,
      DO(25) => my_cpu_op_code_3_0_rom0000_133_Q,
      DO(24) => my_cpu_op_code_3_0_rom0000_132_Q,
      DO(23) => my_cpu_op_code_3_0_rom0000_131_Q,
      DO(22) => my_cpu_op_code_3_0_rom0000_130_Q,
      DO(21) => my_cpu_op_code_3_0_rom0000_129_Q,
      DO(20) => my_cpu_op_code_3_0_rom0000_128_Q,
      DO(19) => my_cpu_op_code_3_0_rom0000_127_Q,
      DO(18) => my_cpu_op_code_3_0_rom0000_126_Q,
      DO(17) => my_cpu_op_code_3_0_rom0000_125_Q,
      DO(16) => my_cpu_op_code_3_0_rom0000_124_Q,
      DO(15) => my_cpu_op_code_3_0_rom0000_123_Q,
      DO(14) => my_cpu_op_code_3_0_rom0000_122_Q,
      DO(13) => my_cpu_op_code_3_0_rom0000_121_Q,
      DO(12) => my_cpu_op_code_3_0_rom0000_120_Q,
      DO(11) => my_cpu_op_code_3_0_rom0000_119_Q,
      DO(10) => my_cpu_op_code_3_0_rom0000_118_Q,
      DO(9) => my_cpu_op_code_3_0_rom0000_117_Q,
      DO(8) => my_cpu_op_code_3_0_rom0000_116_Q,
      DO(7) => my_cpu_op_code_3_0_rom0000_115_Q,
      DO(6) => my_cpu_op_code_3_0_rom0000_114_Q,
      DO(5) => my_cpu_op_code_3_0_rom0000_113_Q,
      DO(4) => my_cpu_op_code_3_0_rom0000_112_Q,
      DO(3) => my_cpu_op_code_3_0_rom0000_111_Q,
      DO(2) => my_cpu_op_code_3_0_rom0000_110_Q,
      DO(1) => my_cpu_op_code_3_0_rom0000_109_Q,
      DO(0) => my_cpu_op_code_3_0_rom0000_108_Q,
      DOP(3) => my_cpu_op_code_3_0_rom0000_143_Q,
      DOP(2) => my_cpu_op_code_3_0_rom0000_142_Q,
      DOP(1) => NLW_my_cpu_inst_Mram_mem3_DOP_1_UNCONNECTED,
      DOP(0) => my_cpu_op_code_3_0_rom0000_140_Q
    );
  my_cpu_inst_Mram_mem2 : RAMB16_S36
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_00 => X"804400338040403300440003804080038044001F004400030044000680440005",
      INIT_01 => X"8040802400240025802002038040802200208003820010238020800380240003",
      INIT => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000200200000200220"
    )
    port map (
      CLK => make_secd_my_secd_system_my_datapath_clk_inv,
      EN => my_cpu_hold_inv,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(8) => cf_cs1_OBUF_9,
      ADDR(7) => cf_cs1_OBUF_9,
      ADDR(6) => cf_cs1_OBUF_9,
      ADDR(5) => cf_cs1_OBUF_9,
      ADDR(4) => cf_cs1_OBUF_9,
      ADDR(3) => my_cpu_op_code_mux0001(4),
      ADDR(2) => my_cpu_op_code_mux0001(5),
      ADDR(1) => my_cpu_op_code_mux0001(6),
      ADDR(0) => my_cpu_op_code_mux0001(7),
      DI(31) => cf_cs1_OBUF_9,
      DI(30) => cf_cs1_OBUF_9,
      DI(29) => cf_cs1_OBUF_9,
      DI(28) => cf_cs1_OBUF_9,
      DI(27) => cf_cs1_OBUF_9,
      DI(26) => cf_cs1_OBUF_9,
      DI(25) => cf_cs1_OBUF_9,
      DI(24) => cf_cs1_OBUF_9,
      DI(23) => cf_cs1_OBUF_9,
      DI(22) => cf_cs1_OBUF_9,
      DI(21) => cf_cs1_OBUF_9,
      DI(20) => cf_cs1_OBUF_9,
      DI(19) => cf_cs1_OBUF_9,
      DI(18) => cf_cs1_OBUF_9,
      DI(17) => cf_cs1_OBUF_9,
      DI(16) => cf_cs1_OBUF_9,
      DI(15) => cf_cs1_OBUF_9,
      DI(14) => cf_cs1_OBUF_9,
      DI(13) => cf_cs1_OBUF_9,
      DI(12) => cf_cs1_OBUF_9,
      DI(11) => cf_cs1_OBUF_9,
      DI(10) => cf_cs1_OBUF_9,
      DI(9) => cf_cs1_OBUF_9,
      DI(8) => cf_cs1_OBUF_9,
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DIP(3) => cf_cs1_OBUF_9,
      DIP(2) => cf_cs1_OBUF_9,
      DIP(1) => cf_cs1_OBUF_9,
      DIP(0) => cf_cs1_OBUF_9,
      DO(31) => my_cpu_op_code_3_0_rom0000_103_Q,
      DO(30) => my_cpu_op_code_3_0_rom0000_102_Q,
      DO(29) => my_cpu_op_code_3_0_rom0000_101_Q,
      DO(28) => my_cpu_op_code_3_0_rom0000_100_Q,
      DO(27) => NLW_my_cpu_inst_Mram_mem2_DO_27_UNCONNECTED,
      DO(26) => my_cpu_op_code_3_0_rom0000_98_Q,
      DO(25) => my_cpu_op_code_3_0_rom0000_97_Q,
      DO(24) => my_cpu_op_code_3_0_rom0000_96_Q,
      DO(23) => my_cpu_op_code_3_0_rom0000_95_Q,
      DO(22) => my_cpu_op_code_3_0_rom0000_94_Q,
      DO(21) => my_cpu_op_code_3_0_rom0000_93_Q,
      DO(20) => my_cpu_op_code_3_0_rom0000_92_Q,
      DO(19) => NLW_my_cpu_inst_Mram_mem2_DO_19_UNCONNECTED,
      DO(18) => my_cpu_op_code_3_0_rom0000_90_Q,
      DO(17) => my_cpu_op_code_3_0_rom0000_89_Q,
      DO(16) => my_cpu_op_code_3_0_rom0000_88_Q,
      DO(15) => my_cpu_op_code_3_0_rom0000_87_Q,
      DO(14) => my_cpu_op_code_3_0_rom0000_86_Q,
      DO(13) => my_cpu_op_code_3_0_rom0000_85_Q,
      DO(12) => my_cpu_op_code_3_0_rom0000_84_Q,
      DO(11) => my_cpu_op_code_3_0_rom0000_83_Q,
      DO(10) => my_cpu_op_code_3_0_rom0000_82_Q,
      DO(9) => my_cpu_op_code_3_0_rom0000_81_Q,
      DO(8) => my_cpu_op_code_3_0_rom0000_80_Q,
      DO(7) => my_cpu_op_code_3_0_rom0000_79_Q,
      DO(6) => my_cpu_op_code_3_0_rom0000_78_Q,
      DO(5) => my_cpu_op_code_3_0_rom0000_77_Q,
      DO(4) => my_cpu_op_code_3_0_rom0000_76_Q,
      DO(3) => my_cpu_op_code_3_0_rom0000_75_Q,
      DO(2) => my_cpu_op_code_3_0_rom0000_74_Q,
      DO(1) => my_cpu_op_code_3_0_rom0000_73_Q,
      DO(0) => my_cpu_op_code_3_0_rom0000_72_Q,
      DOP(3) => my_cpu_op_code_3_0_rom0000_107_Q,
      DOP(2) => my_cpu_op_code_3_0_rom0000_106_Q,
      DOP(1) => NLW_my_cpu_inst_Mram_mem2_DOP_1_UNCONNECTED,
      DOP(0) => my_cpu_op_code_3_0_rom0000_104_Q
    );
  my_cpu_inst_Mram_mem4 : RAMB16_S36
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_00 => X"0000000200000000000000020000000000000002000000020000000200000002",
      INIT_01 => X"0000000400000000000000000000000400000000010000000000000000000000",
      INIT => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000440404404040000"
    )
    port map (
      CLK => make_secd_my_secd_system_my_datapath_clk_inv,
      EN => my_cpu_hold_inv,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(8) => cf_cs1_OBUF_9,
      ADDR(7) => cf_cs1_OBUF_9,
      ADDR(6) => cf_cs1_OBUF_9,
      ADDR(5) => cf_cs1_OBUF_9,
      ADDR(4) => cf_cs1_OBUF_9,
      ADDR(3) => my_cpu_op_code_mux0001(4),
      ADDR(2) => my_cpu_op_code_mux0001(5),
      ADDR(1) => my_cpu_op_code_mux0001(6),
      ADDR(0) => my_cpu_op_code_mux0001(7),
      DI(31) => cf_cs1_OBUF_9,
      DI(30) => cf_cs1_OBUF_9,
      DI(29) => cf_cs1_OBUF_9,
      DI(28) => cf_cs1_OBUF_9,
      DI(27) => cf_cs1_OBUF_9,
      DI(26) => cf_cs1_OBUF_9,
      DI(25) => cf_cs1_OBUF_9,
      DI(24) => cf_cs1_OBUF_9,
      DI(23) => cf_cs1_OBUF_9,
      DI(22) => cf_cs1_OBUF_9,
      DI(21) => cf_cs1_OBUF_9,
      DI(20) => cf_cs1_OBUF_9,
      DI(19) => cf_cs1_OBUF_9,
      DI(18) => cf_cs1_OBUF_9,
      DI(17) => cf_cs1_OBUF_9,
      DI(16) => cf_cs1_OBUF_9,
      DI(15) => cf_cs1_OBUF_9,
      DI(14) => cf_cs1_OBUF_9,
      DI(13) => cf_cs1_OBUF_9,
      DI(12) => cf_cs1_OBUF_9,
      DI(11) => cf_cs1_OBUF_9,
      DI(10) => cf_cs1_OBUF_9,
      DI(9) => cf_cs1_OBUF_9,
      DI(8) => cf_cs1_OBUF_9,
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DIP(3) => cf_cs1_OBUF_9,
      DIP(2) => cf_cs1_OBUF_9,
      DIP(1) => cf_cs1_OBUF_9,
      DIP(0) => cf_cs1_OBUF_9,
      DO(31) => my_cpu_op_code_3_0_rom0000_175_Q,
      DO(30) => my_cpu_op_code_3_0_rom0000_174_Q,
      DO(29) => my_cpu_op_code_3_0_rom0000_173_Q,
      DO(28) => my_cpu_op_code_3_0_rom0000_172_Q,
      DO(27) => my_cpu_op_code_3_0_rom0000_171_Q,
      DO(26) => my_cpu_op_code_3_0_rom0000_170_Q,
      DO(25) => my_cpu_op_code_3_0_rom0000_169_Q,
      DO(24) => my_cpu_op_code_3_0_rom0000_168_Q,
      DO(23) => my_cpu_op_code_3_0_rom0000_167_Q,
      DO(22) => my_cpu_op_code_3_0_rom0000_166_Q,
      DO(21) => my_cpu_op_code_3_0_rom0000_165_Q,
      DO(20) => my_cpu_op_code_3_0_rom0000_164_Q,
      DO(19) => my_cpu_op_code_3_0_rom0000_163_Q,
      DO(18) => my_cpu_op_code_3_0_rom0000_162_Q,
      DO(17) => my_cpu_op_code_3_0_rom0000_161_Q,
      DO(16) => my_cpu_op_code_3_0_rom0000_160_Q,
      DO(15) => my_cpu_op_code_3_0_rom0000_159_Q,
      DO(14) => my_cpu_op_code_3_0_rom0000_158_Q,
      DO(13) => my_cpu_op_code_3_0_rom0000_157_Q,
      DO(12) => my_cpu_op_code_3_0_rom0000_156_Q,
      DO(11) => my_cpu_op_code_3_0_rom0000_155_Q,
      DO(10) => my_cpu_op_code_3_0_rom0000_154_Q,
      DO(9) => my_cpu_op_code_3_0_rom0000_153_Q,
      DO(8) => my_cpu_op_code_3_0_rom0000_152_Q,
      DO(7) => my_cpu_op_code_3_0_rom0000_151_Q,
      DO(6) => my_cpu_op_code_3_0_rom0000_150_Q,
      DO(5) => my_cpu_op_code_3_0_rom0000_149_Q,
      DO(4) => my_cpu_op_code_3_0_rom0000_148_Q,
      DO(3) => my_cpu_op_code_3_0_rom0000_147_Q,
      DO(2) => my_cpu_op_code_3_0_rom0000_146_Q,
      DO(1) => my_cpu_op_code_3_0_rom0000_145_Q,
      DO(0) => my_cpu_op_code_3_0_rom0000_144_Q,
      DOP(3) => my_cpu_op_code_3_0_rom0000_179_Q,
      DOP(2) => NLW_my_cpu_inst_Mram_mem4_DOP_2_UNCONNECTED,
      DOP(1) => my_cpu_op_code_3_0_rom0000_177_Q,
      DOP(0) => my_cpu_op_code_3_0_rom0000_176_Q
    );
  my_cpu_inst_Mram_mem : RAMB16_S36
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_00 => X"0040000200100002000000080100000200020002000000080000000800010002",
      INIT_01 => X"0000800200000008000000020000200200000008000040020020000200800002",
      INIT => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000080000000000000"
    )
    port map (
      CLK => make_secd_my_secd_system_my_datapath_clk_inv,
      EN => my_cpu_hold_inv,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(8) => cf_cs1_OBUF_9,
      ADDR(7) => cf_cs1_OBUF_9,
      ADDR(6) => cf_cs1_OBUF_9,
      ADDR(5) => cf_cs1_OBUF_9,
      ADDR(4) => cf_cs1_OBUF_9,
      ADDR(3) => my_cpu_op_code_mux0001(4),
      ADDR(2) => my_cpu_op_code_mux0001(5),
      ADDR(1) => my_cpu_op_code_mux0001(6),
      ADDR(0) => my_cpu_op_code_mux0001(7),
      DI(31) => cf_cs1_OBUF_9,
      DI(30) => cf_cs1_OBUF_9,
      DI(29) => cf_cs1_OBUF_9,
      DI(28) => cf_cs1_OBUF_9,
      DI(27) => cf_cs1_OBUF_9,
      DI(26) => cf_cs1_OBUF_9,
      DI(25) => cf_cs1_OBUF_9,
      DI(24) => cf_cs1_OBUF_9,
      DI(23) => cf_cs1_OBUF_9,
      DI(22) => cf_cs1_OBUF_9,
      DI(21) => cf_cs1_OBUF_9,
      DI(20) => cf_cs1_OBUF_9,
      DI(19) => cf_cs1_OBUF_9,
      DI(18) => cf_cs1_OBUF_9,
      DI(17) => cf_cs1_OBUF_9,
      DI(16) => cf_cs1_OBUF_9,
      DI(15) => cf_cs1_OBUF_9,
      DI(14) => cf_cs1_OBUF_9,
      DI(13) => cf_cs1_OBUF_9,
      DI(12) => cf_cs1_OBUF_9,
      DI(11) => cf_cs1_OBUF_9,
      DI(10) => cf_cs1_OBUF_9,
      DI(9) => cf_cs1_OBUF_9,
      DI(8) => cf_cs1_OBUF_9,
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DIP(3) => cf_cs1_OBUF_9,
      DIP(2) => cf_cs1_OBUF_9,
      DIP(1) => cf_cs1_OBUF_9,
      DIP(0) => cf_cs1_OBUF_9,
      DO(31) => my_cpu_op_code_3_0_rom0000_31_Q,
      DO(30) => my_cpu_op_code_3_0_rom0000_30_Q,
      DO(29) => my_cpu_op_code_3_0_rom0000_29_Q,
      DO(28) => my_cpu_op_code_3_0_rom0000_28_Q,
      DO(27) => my_cpu_op_code_3_0_rom0000_27_Q,
      DO(26) => my_cpu_op_code_3_0_rom0000_26_Q,
      DO(25) => my_cpu_op_code_3_0_rom0000_25_Q,
      DO(24) => my_cpu_op_code_3_0_rom0000_24_Q,
      DO(23) => my_cpu_op_code_3_0_rom0000_23_Q,
      DO(22) => my_cpu_op_code_3_0_rom0000_22_Q,
      DO(21) => my_cpu_op_code_3_0_rom0000_21_Q,
      DO(20) => my_cpu_op_code_3_0_rom0000_20_Q,
      DO(19) => my_cpu_op_code_3_0_rom0000_19_Q,
      DO(18) => my_cpu_op_code_3_0_rom0000_18_Q,
      DO(17) => my_cpu_op_code_3_0_rom0000_17_Q,
      DO(16) => my_cpu_op_code_3_0_rom0000_16_Q,
      DO(15) => my_cpu_op_code_3_0_rom0000_15_Q,
      DO(14) => my_cpu_op_code_3_0_rom0000_14_Q,
      DO(13) => my_cpu_op_code_3_0_rom0000_13_Q,
      DO(12) => my_cpu_op_code_3_0_rom0000_12_Q,
      DO(11) => my_cpu_op_code_3_0_rom0000_11_Q,
      DO(10) => my_cpu_op_code_3_0_rom0000_10_Q,
      DO(9) => my_cpu_op_code_3_0_rom0000_9_Q,
      DO(8) => my_cpu_op_code_3_0_rom0000_8_Q,
      DO(7) => my_cpu_op_code_3_0_rom0000_7_Q,
      DO(6) => my_cpu_op_code_3_0_rom0000_6_Q,
      DO(5) => my_cpu_op_code_3_0_rom0000_5_Q,
      DO(4) => my_cpu_op_code_3_0_rom0000_4_Q,
      DO(3) => NLW_my_cpu_inst_Mram_mem_DO_3_UNCONNECTED,
      DO(2) => my_cpu_op_code_3_0_rom0000_2_Q,
      DO(1) => my_cpu_op_code_3_0_rom0000_1_Q,
      DO(0) => my_cpu_op_code_3_0_rom0000_0_Q,
      DOP(3) => my_cpu_op_code_3_0_rom0000_35_Q,
      DOP(2) => my_cpu_op_code_3_0_rom0000_34_Q,
      DOP(1) => my_cpu_op_code_3_0_rom0000_33_Q,
      DOP(0) => my_cpu_op_code_3_0_rom0000_32_Q
    );
  my_cpu_inst_Mram_mem1 : RAMB16_S36
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_00 => X"F198044021980440503821088198044081980440803821088038210881980440",
      INIT_01 => X"C19084403030A1088030A10021980440E030A108319084409190844031908440",
      INIT => X"000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000003022403077650000"
    )
    port map (
      CLK => make_secd_my_secd_system_my_datapath_clk_inv,
      EN => my_cpu_hold_inv,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(8) => cf_cs1_OBUF_9,
      ADDR(7) => cf_cs1_OBUF_9,
      ADDR(6) => cf_cs1_OBUF_9,
      ADDR(5) => cf_cs1_OBUF_9,
      ADDR(4) => cf_cs1_OBUF_9,
      ADDR(3) => my_cpu_op_code_mux0001(4),
      ADDR(2) => my_cpu_op_code_mux0001(5),
      ADDR(1) => my_cpu_op_code_mux0001(6),
      ADDR(0) => my_cpu_op_code_mux0001(7),
      DI(31) => cf_cs1_OBUF_9,
      DI(30) => cf_cs1_OBUF_9,
      DI(29) => cf_cs1_OBUF_9,
      DI(28) => cf_cs1_OBUF_9,
      DI(27) => cf_cs1_OBUF_9,
      DI(26) => cf_cs1_OBUF_9,
      DI(25) => cf_cs1_OBUF_9,
      DI(24) => cf_cs1_OBUF_9,
      DI(23) => cf_cs1_OBUF_9,
      DI(22) => cf_cs1_OBUF_9,
      DI(21) => cf_cs1_OBUF_9,
      DI(20) => cf_cs1_OBUF_9,
      DI(19) => cf_cs1_OBUF_9,
      DI(18) => cf_cs1_OBUF_9,
      DI(17) => cf_cs1_OBUF_9,
      DI(16) => cf_cs1_OBUF_9,
      DI(15) => cf_cs1_OBUF_9,
      DI(14) => cf_cs1_OBUF_9,
      DI(13) => cf_cs1_OBUF_9,
      DI(12) => cf_cs1_OBUF_9,
      DI(11) => cf_cs1_OBUF_9,
      DI(10) => cf_cs1_OBUF_9,
      DI(9) => cf_cs1_OBUF_9,
      DI(8) => cf_cs1_OBUF_9,
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DIP(3) => cf_cs1_OBUF_9,
      DIP(2) => cf_cs1_OBUF_9,
      DIP(1) => cf_cs1_OBUF_9,
      DIP(0) => cf_cs1_OBUF_9,
      DO(31) => my_cpu_op_code_3_0_rom0000_67_Q,
      DO(30) => my_cpu_op_code_3_0_rom0000_66_Q,
      DO(29) => my_cpu_op_code_3_0_rom0000_65_Q,
      DO(28) => my_cpu_op_code_3_0_rom0000_64_Q,
      DO(27) => my_cpu_op_code_3_0_rom0000_63_Q,
      DO(26) => my_cpu_op_code_3_0_rom0000_62_Q,
      DO(25) => my_cpu_op_code_3_0_rom0000_61_Q,
      DO(24) => my_cpu_op_code_3_0_rom0000_60_Q,
      DO(23) => my_cpu_op_code_3_0_rom0000_59_Q,
      DO(22) => my_cpu_op_code_3_0_rom0000_58_Q,
      DO(21) => my_cpu_op_code_3_0_rom0000_57_Q,
      DO(20) => my_cpu_op_code_3_0_rom0000_56_Q,
      DO(19) => my_cpu_op_code_3_0_rom0000_55_Q,
      DO(18) => my_cpu_op_code_3_0_rom0000_54_Q,
      DO(17) => my_cpu_op_code_3_0_rom0000_53_Q,
      DO(16) => my_cpu_op_code_3_0_rom0000_52_Q,
      DO(15) => NLW_my_cpu_inst_Mram_mem1_DO_15_UNCONNECTED,
      DO(14) => my_cpu_op_code_3_0_rom0000_50_Q,
      DO(13) => NLW_my_cpu_inst_Mram_mem1_DO_13_UNCONNECTED,
      DO(12) => my_cpu_op_code_3_0_rom0000_48_Q,
      DO(11) => my_cpu_op_code_3_0_rom0000_47_Q,
      DO(10) => my_cpu_op_code_3_0_rom0000_46_Q,
      DO(9) => my_cpu_op_code_3_0_rom0000_45_Q,
      DO(8) => NLW_my_cpu_inst_Mram_mem1_DO_8_UNCONNECTED,
      DO(7) => my_cpu_op_code_3_0_rom0000_43_Q,
      DO(6) => my_cpu_op_code_3_0_rom0000_42_Q,
      DO(5) => my_cpu_op_code_3_0_rom0000_41_Q,
      DO(4) => my_cpu_op_code_3_0_rom0000_40_Q,
      DO(3) => NLW_my_cpu_inst_Mram_mem1_DO_3_UNCONNECTED,
      DO(2) => my_cpu_op_code_3_0_rom0000_38_Q,
      DO(1) => my_cpu_op_code_3_0_rom0000_37_Q,
      DO(0) => my_cpu_op_code_3_0_rom0000_36_Q,
      DOP(3) => my_cpu_op_code_3_0_rom0000_71_Q,
      DOP(2) => my_cpu_op_code_3_0_rom0000_70_Q,
      DOP(1) => my_cpu_op_code_3_0_rom0000_69_Q,
      DOP(0) => my_cpu_op_code_3_0_rom0000_68_Q
    );
  make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001 : RAMB16_S36
    generic map(
      WRITE_MODE => "WRITE_FIRST",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0510800004E8800004508000037080000308800002B080000178800000B08000",
      INIT_01 => X"08B88000088880000808800007B08000076880000718800006E8800006088000",
      INIT_02 => X"00B0800000E5C4000988800009588000093880000918800008F8800008D88000",
      INIT_03 => X"000000C200000146000000A20000415300B0800000D5800000C0800000D58000",
      INIT_04 => X"000001740000013400000106000000A200000146000000A200000153000000F4",
      INIT_05 => X"000001680001004200000146000000A200000149000001A20000015300000194",
      INIT_06 => X"0000004200000146000000A200000146000000A20000014D0000018200000149",
      INIT_07 => X"00000166000000A20000014C01C0804400000460000001620000014C01ED0003",
      INIT_08 => X"000000420000014D0000018200000146000000A20000014D0000018200000149",
      INIT_09 => X"00000166000000A20000014C0240804400000460000001620000014C026D0003",
      INIT_0A => X"000001490000018701588102000001490000010200000149000000CB0A360187",
      INIT_0B => X"000001490000010200000149000000CB0A360166000000A20000014C00000162",
      INIT_0C => X"0000016B0A360166000000A20000014C00000162000001490000018801588102",
      INIT_0D => X"000001490000018A01588102000001490000010200000149000000CB0A360187",
      INIT_0E => X"0A3601620000014C00000162000001470000018B0A3601680000018B0A360162",
      INIT_0F => X"0000014C00000162000001470000018200000146000000A2000001470000012B",
      INIT_10 => X"000000A200000146000000A20000014700000000000000EB0A360166000000A2",
      INIT_11 => X"0A360166000000A20000014700000186000000A20000014A015880D400000106",
      INIT_12 => X"000001220000014A000000E6000000A20000014A000001220000014A000000CB",
      INIT_13 => X"000000EB0A36017400000188015881220000014A00000106000000A20000014A",
      INIT_14 => X"0A360162000001480000018B0A360162000001490000018A0158810200000149",
      INIT_15 => X"000000A2000001470000012B0A3601620000014C00000162000001470000018B",
      INIT_16 => X"0000014800000226000000A2000001520000022200000147000000E200000146",
      INIT_17 => X"00000106000000A200000146000000A200000147000000240000286000000042",
      INIT_18 => X"0A3601620000014C000001620000014C00000162000001490000018A015880D4",
      INIT_19 => X"0000014906B30002000001550000004200000146000000A2000001470000012B",
      INIT_1A => X"000001020000014906D88106000000A200000149000001020000014900000102",
      INIT_1B => X"000000A2000001490000010A015880C20000014700000106000000A200000149",
      INIT_1C => X"00000146000000A2000001470000018200000147015881220000014A00000106",
      INIT_1D => X"0000014700000182000001470158810200000149000000CB0A360166000000A2",
      INIT_1E => X"000000A2000001470158810200000149000000CB0A36016200000146000000A2",
      INIT_1F => X"00000149000000CB0A360182000001470000017507E0817607DC800200000146",
      INIT_20 => X"000000A20000014700000186000000A20000014D000001820000014701588102",
      INIT_21 => X"00000149000000CB0A3601820000014D00000182000001470000016B0A360166",
      INIT_22 => X"09B600000158800009FE00000000017508A8817608A3000209B6000001588102",
      INIT_23 => X"09B600000158800009FE016B0A660C6209B600000158800009FE016B0A660862",
      INIT_24 => X"09B600000158800009FE016B0A66146209B600000158800009FE016B0A661062",
      INIT_25 => X"09FE000000000175097881760973800209B600000158800009FE016B0A661862",
      INIT_26 => X"00000162000001470007002700000153000000C6000000A20000014701588000",
      INIT_27 => X"0000014700068146000000A2000001470000004200000146000000A20000014C",
      INIT_28 => X"0000014E0A54000E0006810200000149000000CB0A3601820000014D00000182",
      INIT_29 => X"00068024000001A20000014E0A84000E0A3880000A96000000068037000001A2",
      INIT_2A => X"0B5601ED0B5601EC0B5601EA0B5601E90B5601E80B5649E70A6880000A960000",
      INIT_2B => X"0B450003000001450000048000000053000001B30B5601F60B5601F50B5601F4",
      INIT_2C => X"0AF88145000004800000004B00000025000024800B2881AB0000002E0B198042",
      INIT_2D => X"0000020F0B9C802500001C800B99804200000150000001D40006C00000C4000E",
      INIT_2E => X"000038000000022F000002100BCA00420BE5014F0B58802500003C0000000230",
      INIT_2F => X"000000000000000000000000000680000B58802500003400000002300B988025",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      CLK => make_secd_my_secd_system_my_datapath_clk_inv,
      EN => utmi_databus16_8_OBUF_5,
      SSR => cf_cs1_OBUF_9,
      WE => cf_cs1_OBUF_9,
      ADDR(8) => make_secd_my_secd_system_my_control_unit_mpc(8),
      ADDR(7) => make_secd_my_secd_system_my_control_unit_mpc(7),
      ADDR(6) => make_secd_my_secd_system_my_control_unit_mpc(6),
      ADDR(5) => make_secd_my_secd_system_my_control_unit_mpc(5),
      ADDR(4) => make_secd_my_secd_system_my_control_unit_mpc(4),
      ADDR(3) => make_secd_my_secd_system_my_control_unit_mpc(3),
      ADDR(2) => make_secd_my_secd_system_my_control_unit_mpc(2),
      ADDR(1) => make_secd_my_secd_system_my_control_unit_mpc(1),
      ADDR(0) => make_secd_my_secd_system_my_control_unit_mpc(0),
      DI(31) => cf_cs1_OBUF_9,
      DI(30) => cf_cs1_OBUF_9,
      DI(29) => cf_cs1_OBUF_9,
      DI(28) => cf_cs1_OBUF_9,
      DI(27) => cf_cs1_OBUF_9,
      DI(26) => cf_cs1_OBUF_9,
      DI(25) => cf_cs1_OBUF_9,
      DI(24) => cf_cs1_OBUF_9,
      DI(23) => cf_cs1_OBUF_9,
      DI(22) => cf_cs1_OBUF_9,
      DI(21) => cf_cs1_OBUF_9,
      DI(20) => cf_cs1_OBUF_9,
      DI(19) => cf_cs1_OBUF_9,
      DI(18) => cf_cs1_OBUF_9,
      DI(17) => cf_cs1_OBUF_9,
      DI(16) => cf_cs1_OBUF_9,
      DI(15) => cf_cs1_OBUF_9,
      DI(14) => cf_cs1_OBUF_9,
      DI(13) => cf_cs1_OBUF_9,
      DI(12) => cf_cs1_OBUF_9,
      DI(11) => cf_cs1_OBUF_9,
      DI(10) => cf_cs1_OBUF_9,
      DI(9) => cf_cs1_OBUF_9,
      DI(8) => cf_cs1_OBUF_9,
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DIP(3) => cf_cs1_OBUF_9,
      DIP(2) => cf_cs1_OBUF_9,
      DIP(1) => cf_cs1_OBUF_9,
      DIP(0) => cf_cs1_OBUF_9,
      DO(31) => NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DO_31_UNCONNECTED,
      DO(30) => NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DO_30_UNCONNECTED,
      DO(29) => NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DO_29_UNCONNECTED,
      DO(28) => NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DO_28_UNCONNECTED,
      DO(27) => make_secd_my_secd_system_my_control_unit_mi_a(8),
      DO(26) => make_secd_my_secd_system_my_control_unit_mi_a(7),
      DO(25) => make_secd_my_secd_system_my_control_unit_mi_a(6),
      DO(24) => make_secd_my_secd_system_my_control_unit_mi_a(5),
      DO(23) => make_secd_my_secd_system_my_control_unit_mi_a(4),
      DO(22) => make_secd_my_secd_system_my_control_unit_mi_a(3),
      DO(21) => make_secd_my_secd_system_my_control_unit_mi_a(2),
      DO(20) => make_secd_my_secd_system_my_control_unit_mi_a(1),
      DO(19) => make_secd_my_secd_system_my_control_unit_mi_a(0),
      DO(18) => make_secd_my_secd_system_my_control_unit_mi_test(3),
      DO(17) => make_secd_my_secd_system_my_control_unit_mi_test(2),
      DO(16) => make_secd_my_secd_system_my_control_unit_mi_test(1),
      DO(15) => make_secd_my_secd_system_my_control_unit_mi_test(0),
      DO(14) => make_secd_my_secd_system_alu_sel(4),
      DO(13) => make_secd_my_secd_system_alu_sel(3),
      DO(12) => make_secd_my_secd_system_alu_sel(2),
      DO(11) => make_secd_my_secd_system_alu_sel(1),
      DO(10) => make_secd_my_secd_system_alu_sel(0),
      DO(9) => make_secd_my_secd_system_write_sel(4),
      DO(8) => make_secd_my_secd_system_write_sel(3),
      DO(7) => make_secd_my_secd_system_write_sel(2),
      DO(6) => make_secd_my_secd_system_write_sel(1),
      DO(5) => make_secd_my_secd_system_write_sel(0),
      DO(4) => make_secd_my_secd_system_read_sel(4),
      DO(3) => make_secd_my_secd_system_read_sel(3),
      DO(2) => make_secd_my_secd_system_read_sel(2),
      DO(1) => make_secd_my_secd_system_read_sel(1),
      DO(0) => make_secd_my_secd_system_read_sel(0),
      DOP(3) => NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DOP_3_UNCONNECTED,
      DOP(2) => NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DOP_2_UNCONNECTED,
      DOP(1) => NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DOP_1_UNCONNECTED,
      DOP(0) => NLW_make_secd_my_secd_system_my_control_unit_my_microcode_rom_Mrom_data_rom00001_DOP_0_UNCONNECTED
    );
  my_vdu_char_buff_ram_ROM : RAMB16_S9
    port map (
      CLK => vdu_clk,
      EN => my_vdu_vga_cs_335,
      SSR => reset,
      WE => my_vdu_attr_buff_ram_we,
      ADDR(10) => my_vdu_vga_addr(10),
      ADDR(9) => my_vdu_vga_addr(9),
      ADDR(8) => my_vdu_vga_addr(8),
      ADDR(7) => my_vdu_vga_addr(7),
      ADDR(6) => my_vdu_vga_addr(6),
      ADDR(5) => my_vdu_vga_addr(5),
      ADDR(4) => my_vdu_vga_addr(4),
      ADDR(3) => my_vdu_vga_addr(3),
      ADDR(2) => my_vdu_vga_addr(2),
      ADDR(1) => my_vdu_vga_addr(1),
      ADDR(0) => my_vdu_vga_addr(0),
      DI(7) => my_vdu_reg_character(7),
      DI(6) => my_vdu_reg_character(6),
      DI(5) => my_vdu_reg_character(5),
      DI(4) => my_vdu_reg_character(4),
      DI(3) => my_vdu_reg_character(3),
      DI(2) => my_vdu_reg_character(2),
      DI(1) => my_vdu_reg_character(1),
      DI(0) => my_vdu_reg_character(0),
      DIP(0) => my_vdu_char_buff_ram_dp,
      DO(7) => my_vdu_vga_data_out(7),
      DO(6) => my_vdu_vga_data_out(6),
      DO(5) => my_vdu_vga_data_out(5),
      DO(4) => my_vdu_vga_data_out(4),
      DO(3) => my_vdu_vga_data_out(3),
      DO(2) => my_vdu_vga_data_out(2),
      DO(1) => my_vdu_vga_data_out(1),
      DO(0) => my_vdu_vga_data_out(0),
      DOP(0) => my_vdu_char_buff_ram_dp
    );
  my_vdu_attr_buff_ram_ROM : RAMB16_S9
    port map (
      CLK => vdu_clk,
      EN => my_vdu_vga_cs_335,
      SSR => reset,
      WE => my_vdu_attr_buff_ram_we,
      ADDR(10) => my_vdu_vga_addr(10),
      ADDR(9) => my_vdu_vga_addr(9),
      ADDR(8) => my_vdu_vga_addr(8),
      ADDR(7) => my_vdu_vga_addr(7),
      ADDR(6) => my_vdu_vga_addr(6),
      ADDR(5) => my_vdu_vga_addr(5),
      ADDR(4) => my_vdu_vga_addr(4),
      ADDR(3) => my_vdu_vga_addr(3),
      ADDR(2) => my_vdu_vga_addr(2),
      ADDR(1) => my_vdu_vga_addr(1),
      ADDR(0) => my_vdu_vga_addr(0),
      DI(7) => my_vdu_reg_colour(7),
      DI(6) => my_vdu_reg_colour(6),
      DI(5) => my_vdu_reg_colour(5),
      DI(4) => my_vdu_reg_colour(4),
      DI(3) => my_vdu_reg_colour(3),
      DI(2) => my_vdu_reg_colour(2),
      DI(1) => my_vdu_reg_colour(1),
      DI(0) => my_vdu_reg_colour(0),
      DIP(0) => my_vdu_attr_buff_ram_dp,
      DO(7) => my_vdu_attr_data_out(7),
      DO(6) => my_vdu_attr_data_out(6),
      DO(5) => my_vdu_attr_data_out(5),
      DO(4) => my_vdu_attr_data_out(4),
      DO(3) => my_vdu_attr_data_out(3),
      DO(2) => my_vdu_attr_data_out(2),
      DO(1) => my_vdu_attr_data_out(1),
      DO(0) => my_vdu_attr_data_out(0),
      DOP(0) => my_vdu_attr_buff_ram_dp
    );
  my_vdu_vdu_char_rom_ROM : RAMB16_S9
    generic map(
      INIT_3D => X"00000000070808081020100808080700000000007F20100804027F0000000000",
      INIT_3E => X"0000000070080808040204080808700000000000080808080800080808080800",
      INIT_00 => X"0000000009090F09090038043840380000000000070404040400444C54644400",
      INIT_01 => X"00000000110A040A110078407040780000000000110A040A1100380438403800",
      INIT_02 => X"000000000D1215110E0078407040780000000000040404041F00784070407800",
      INIT_03 => X"000000000F080808080070487048700000000000090A0C0A0900487848483000",
      INIT_04 => X"00000000040404041F0044447C444400000000000E010E100E00704870487000",
      INIT_05 => X"00000000040404041F001028444444000000000010101E101F007C4040404000",
      INIT_06 => X"0000000011111E111E003C4040403C000000000008080E080F00404070407800",
      INIT_07 => X"00000000070202020700380438403800000000000E1111110E00380438403800",
      INIT_08 => X"00000000070202060200704848487000000000000F080E080F00704848487000",
      INIT_09 => X"000000000E0107020F00704848487000000000000F0806090700704848487000",
      INIT_0A => X"00000000090A0C0A0900444C546444000000000001010F090900704848487000",
      INIT_0B => X"000000000E090E090E0078407040780000000000111315191100380438403800",
      INIT_0C => X"000000001111151B110078407040780000000000111315191100384040403800",
      INIT_0D => X"000000000E1010100E00784070407800000000000E090E090E00380438403800",
      INIT_0E => X"000000000E010E100E00384858403800000000000E010E100E00404070407800",
      INIT_0F => X"000000000E010E100E00304848484800000000000E010E100E00485070487000",
      INIT_10 => X"0000000008080000080808080808080000000000000000000000000000000000",
      INIT_11 => X"000000002424247E2424247E2424240000000000000000000000001212121200",
      INIT_12 => X"0000000043434020100804020161610000000000083E4909093E4848493E0800",
      INIT_13 => X"00000000000000000000002010080C00000000003D4244444438444444443800",
      INIT_14 => X"0000000020100804040404040810200000000000020408101010101008040200",
      INIT_15 => X"0000000000000808087F0808080000000000000000004122147F142241000000",
      INIT_16 => X"0000000000000000007F00000000000000402010181800000000000000000000",
      INIT_17 => X"0000000040404020100804020101010000000000181800000000000000000000",
      INIT_18 => X"000000003E080808080808082818080000000000081422414141414122140800",
      INIT_19 => X"000000003E410101010E010101413E00000000007F4020100804020141423C00",
      INIT_1A => X"000000003E410101615E404040407F000000000002020202027F22120A060200",
      INIT_1B => X"00000000404020100804020101017F00000000001E214141615E404040211E00",
      INIT_1C => X"000000003C420101013D434141423C00000000003E414141413E414141413E00",
      INIT_1D => X"0000402010181818000000181818000000000000001818180000001818180000",
      INIT_1E => X"00000000000000007F00007F0000000000000000010204081020100804020100",
      INIT_1F => X"00000000080800080808060101413E0000000000402010080402040810204000",
      INIT_20 => X"0000000041414141417F414122140800000000001C224140404E494541221C00",
      INIT_21 => X"000000001E2141404040404041211E00000000007E212121213E212121217E00",
      INIT_22 => X"000000007F404040407C404040407F00000000007C2221212121212121227C00",
      INIT_23 => X"000000001E2141414147404040211E000000000040404040407C404040407F00",
      INIT_24 => X"000000003E0808080808080808083E000000000041414141417F414141414100",
      INIT_25 => X"00000000414244485060504844424100000000003C4202020202020202020700",
      INIT_26 => X"00000000414141414141494955634100000000007F4040404040404040404000",
      INIT_27 => X"000000003E4141414141414141413E0000000000414141434549495161414100",
      INIT_28 => X"000000003D4245494141414141413E000000000040404040407E414141417E00",
      INIT_29 => X"000000003E410101013E404040413E000000000041424448507E414141417E00",
      INIT_2A => X"000000003E414141414141414141410000000000080808080808080808087F00",
      INIT_2B => X"0000000022225555494941414141410000000000080814141422222241414100",
      INIT_2C => X"0000000008080808080814224141410000000000414141221408142241414100",
      INIT_2D => X"000000001E1010101010101010101E00000000007F4040201008040201017F00",
      INIT_2E => X"000000003C0404040404040404043C0000000000010101020408102040404000",
      INIT_2F => X"000000007F000000000000000000000000000000000000000000004122140800",
      INIT_30 => X"000000003F41413F01013E000000000000000000000000000000000204081800",
      INIT_31 => X"000000001E21404040211E0000000000000000005E61616141615E4040404000",
      INIT_32 => X"000000003E40407F41413E0000000000000000003D43414141433D0101010100",
      INIT_33 => X"003C4202023E424242423D0100000000000000001010101010107C1010110E00",
      INIT_34 => X"000000003E0808080808180000080800000000004141414141615E4040404000",
      INIT_35 => X"00000000414448704844414040404000003C4202020202020202020000020200",
      INIT_36 => X"00000000414141494955220000000000000000001C0808080808080808081800",
      INIT_37 => X"000000003E41414141413E0000000000000000004141414141615E0000000000",
      INIT_38 => X"00010101013D434343433D000000000000404040405E616161615E0000000000",
      INIT_39 => X"000000003E01013E40403E0000000000000000002020202020314E0000000000",
      INIT_3A => X"000000003D4242424242420000000000000000000C12101010107C1010101000",
      INIT_3B => X"0000000022554949414141000000000000000000081414222241410000000000",
      INIT_3C => X"003C4202023A4642424242000000000000000000412214081422410000000000",
      INIT_3F => X"0000000049224922492249224922490000000000000000000000000046493100"
    )
    port map (
      CLK => vdu_clk,
      EN => utmi_databus16_8_OBUF_5,
      SSR => reset,
      WE => cf_cs1_OBUF_9,
      ADDR(10) => my_vdu_vga_data_out(6),
      ADDR(9) => my_vdu_vga_data_out(5),
      ADDR(8) => my_vdu_vga_data_out(4),
      ADDR(7) => my_vdu_vga_data_out(3),
      ADDR(6) => my_vdu_vga_data_out(2),
      ADDR(5) => my_vdu_vga_data_out(1),
      ADDR(4) => my_vdu_vga_data_out(0),
      ADDR(3) => my_vdu_v_count(3),
      ADDR(2) => my_vdu_v_count(2),
      ADDR(1) => my_vdu_v_count(1),
      ADDR(0) => my_vdu_v_count(0),
      DI(7) => cf_cs1_OBUF_9,
      DI(6) => cf_cs1_OBUF_9,
      DI(5) => cf_cs1_OBUF_9,
      DI(4) => cf_cs1_OBUF_9,
      DI(3) => cf_cs1_OBUF_9,
      DI(2) => cf_cs1_OBUF_9,
      DI(1) => cf_cs1_OBUF_9,
      DI(0) => cf_cs1_OBUF_9,
      DIP(0) => my_vdu_vdu_char_rom_dp,
      DO(7) => my_vdu_char_data_out(7),
      DO(6) => my_vdu_char_data_out(6),
      DO(5) => my_vdu_char_data_out(5),
      DO(4) => my_vdu_char_data_out(4),
      DO(3) => my_vdu_char_data_out(3),
      DO(2) => my_vdu_char_data_out(2),
      DO(1) => my_vdu_char_data_out(1),
      DO(0) => my_vdu_char_data_out(0),
      DOP(0) => my_vdu_vdu_char_rom_dp
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq00101 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(1),
      I3 => make_secd_my_secd_system_read_sel(0),
      O => N22788
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010_f5 : MUXF5
    port map (
      I0 => cf_cs1_OBUF_9,
      I1 => N22788,
      S => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0010
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq00091 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(1),
      I3 => make_secd_my_secd_system_read_sel(0),
      O => N22789
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009_f5 : MUXF5
    port map (
      I0 => cf_cs1_OBUF_9,
      I1 => N22789,
      S => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_1_cmp_eq0009
    );
  make_secd_my_secd_system_my_datapath_alu_out_14_mux000011 : LUT4
    generic map(
      INIT => X"EB01"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(2),
      I1 => make_secd_my_secd_system_alu_sel(1),
      I2 => make_secd_my_secd_system_alu_sel(0),
      I3 => make_secd_my_secd_system_alu_sel(3),
      O => N22790
    );
  make_secd_my_secd_system_my_datapath_alu_out_14_mux00001_f5 : MUXF5
    port map (
      I0 => N22790,
      I1 => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_alu_sel(4),
      O => make_secd_my_secd_system_my_datapath_N154
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1481 : LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => make_secd_my_secd_system_flags(4),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      O => N22791
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1482 : LUT4
    generic map(
      INIT => X"D5F7"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(1),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I2 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I3 => make_secd_my_secd_system_flags(4),
      O => N22792
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_148_f5 : MUXF5
    port map (
      I0 => N22792,
      I1 => N22791,
      S => secd_button_27,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_1_map19
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2231 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I2 => make_secd_my_secd_system_my_datapath_data_bus(30),
      I3 => make_secd_my_secd_system_flags(4),
      O => N22793
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2232 : LUT4
    generic map(
      INIT => X"6240"
    )
    port map (
      I0 => make_secd_my_secd_system_my_control_unit_mi_test(0),
      I1 => make_secd_my_secd_system_my_control_unit_mi_test(3),
      I2 => make_secd_my_secd_system_flags(4),
      I3 => make_secd_my_secd_system_my_datapath_data_bus(30),
      O => N22794
    );
  make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_223_f5 : MUXF5
    port map (
      I0 => N22794,
      I1 => N22793,
      S => secd_button_27,
      O => make_secd_my_secd_system_my_control_unit_mpc_mux0014_0_2_map8
    );
  my_uart_irq_or00001 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => my_uart_CtrlReg(5),
      I1 => my_uart_CtrlReg(6),
      I2 => my_uart_RxDev_tmpDRdy_237,
      I3 => my_uart_CtrlReg(7),
      O => N22797
    );
  my_uart_irq_or00002 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_uart_RxDev_tmpDRdy_237,
      I1 => my_uart_CtrlReg(7),
      O => N22798
    );
  my_uart_irq_or0000_f5 : MUXF5
    port map (
      I0 => N22798,
      I1 => N22797,
      S => my_uart_TxDev_TBufE_236,
      O => my_uart_irq_or0000
    );
  my_uart_RxDev_ParityErr_not00011 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_uart_RxDev_RxState(0),
      I1 => my_uart_RxDev_RxState(2),
      I2 => my_uart_RxDev_RxState(1),
      I3 => my_uart_RxDev_RxBdEdge_234,
      O => N22799
    );
  my_uart_RxDev_ParityErr_not0001_f5 : MUXF5
    port map (
      I0 => cf_cs1_OBUF_9,
      I1 => N22799,
      S => my_uart_RxDev_RxState(3),
      O => my_uart_RxDev_ParityErr_not0001
    );
  my_vdu_ver_addr_add0000_6_1 : LUT3
    generic map(
      INIT => X"1F"
    )
    port map (
      I0 => my_vdu_row1_addr(1),
      I1 => my_vdu_row1_addr(2),
      I2 => my_vdu_row1_addr(3),
      O => N22800
    );
  my_vdu_ver_addr_add0000_6_2 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_vdu_row1_addr(1),
      I1 => my_vdu_row1_addr(3),
      I2 => my_vdu_row1_addr(2),
      I3 => my_vdu_row1_addr(0),
      O => N22801
    );
  my_vdu_ver_addr_add0000_6_f5 : MUXF5
    port map (
      I0 => N22801,
      I1 => N22800,
      S => my_vdu_row1_addr(4),
      O => my_vdu_ver_addr_add0000(6)
    );
  my_uart_TxDev_TReg_mux0001_7_1 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_uart_TxDev_TReg(7),
      I1 => my_uart_TxDev_TxState_FFd2_218,
      O => N22802
    );
  my_uart_TxDev_TReg_mux0001_7_2 : LUT4
    generic map(
      INIT => X"F4E4"
    )
    port map (
      I0 => my_uart_TxDev_TxState_FFd2_218,
      I1 => my_uart_TxDev_TBuff(7),
      I2 => my_uart_TxDev_TReg(7),
      I3 => my_uart_TxDev_TxState_FFd1_211,
      O => N22803
    );
  my_uart_TxDev_TReg_mux0001_7_f5 : MUXF5
    port map (
      I0 => N22803,
      I1 => N22802,
      S => my_uart_TxDev_TxState_FFd3_217,
      O => my_uart_TxDev_TReg_mux0001(7)
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd2_In1 : LUT3
    generic map(
      INIT => X"4E"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_state_FFd2_59,
      I1 => make_secd_my_secd_system_my_clock_gen_state_FFd3_58,
      I2 => make_secd_my_secd_system_my_clock_gen_state_FFd1_60,
      O => N22804
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd2_In2 : LUT4
    generic map(
      INIT => X"7E2E"
    )
    port map (
      I0 => make_secd_my_secd_system_my_clock_gen_state_FFd2_59,
      I1 => make_secd_my_secd_system_my_clock_gen_state_FFd1_60,
      I2 => my_secd_ram_state(0),
      I3 => make_secd_my_secd_system_my_clock_gen_state_FFd3_58,
      O => N22805
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd2_In_f5 : MUXF5
    port map (
      I0 => N22805,
      I1 => N22804,
      S => my_secd_ram_state(7),
      O => make_secd_my_secd_system_my_clock_gen_state_FFd2_In
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd3_In201 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(3),
      I1 => make_secd_my_secd_system_alu_sel(2),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N22806
    );
  make_secd_my_secd_system_my_clock_gen_state_FFd3_In20_f5 : MUXF5
    port map (
      I0 => N22806,
      I1 => cf_cs1_OBUF_9,
      S => make_secd_my_secd_system_alu_sel(4),
      O => make_secd_my_secd_system_my_clock_gen_state_FFd3_In_map10
    );
  my_uart_TxDev_DataCnt_mux0001_1_1 : LUT4
    generic map(
      INIT => X"CF9F"
    )
    port map (
      I0 => my_uart_TxDev_DataCnt(0),
      I1 => my_uart_TxDev_DataCnt(2),
      I2 => my_uart_TxDev_TxState_FFd2_218,
      I3 => my_uart_TxDev_DataCnt(1),
      O => N22807
    );
  my_uart_TxDev_DataCnt_mux0001_1_f5 : MUXF5
    port map (
      I0 => cf_cs1_OBUF_9,
      I1 => N22807,
      S => my_uart_TxDev_TxState_FFd3_217,
      O => my_uart_TxDev_DataCnt_mux0001(1)
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In81 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_108,
      I1 => my_keyboard_kbd_write_109,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_97,
      O => N22808
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In82 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_keyboard_kbd_write_109,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_86,
      O => N22809
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In8_f5 : MUXF5
    port map (
      I0 => N22809,
      I1 => N22808,
      S => my_keyboard_my_ps2_keyboard_interface_ps2_data_s_89,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd14_In_map4
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_In1 : LUT4
    generic map(
      INIT => X"FAF2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_98,
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd9_96,
      I3 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      O => N22810
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_In2 : LUT3
    generic map(
      INIT => X"A2"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_98,
      I1 => my_keyboard_my_ps2_keyboard_interface_timer_5usec_done,
      I2 => my_keyboard_my_ps2_keyboard_interface_ps2_clk_s_104,
      O => N22811
    );
  my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_In_f5 : MUXF5
    port map (
      I0 => N22811,
      I1 => N22810,
      S => my_keyboard_my_ps2_keyboard_interface_timer_60usec_done,
      O => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd8_In
    );
  my_uart_TxDev_Mmux_TxBdClk11 : LUT4
    generic map(
      INIT => X"5E54"
    )
    port map (
      I0 => my_uart_CtrlReg(0),
      I1 => baudclk_25,
      I2 => my_uart_CtrlReg(1),
      I3 => my_uart_TxDev_TxClkCnt(3),
      O => N22812
    );
  my_uart_TxDev_Mmux_TxBdClk12 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => my_uart_CtrlReg(0),
      I1 => baudclk_25,
      I2 => my_uart_CtrlReg(1),
      I3 => my_uart_TxDev_TxClkCnt(3),
      O => N22813
    );
  my_uart_TxDev_Mmux_TxBdClk1_f5 : MUXF5
    port map (
      I0 => N22813,
      I1 => N22812,
      S => my_uart_TxDev_TxClkCnt(5),
      O => my_uart_TxDev_TxBdClk
    );
  my_uart_RxDev_Mmux_RxBdClk11 : LUT4
    generic map(
      INIT => X"5E54"
    )
    port map (
      I0 => my_uart_CtrlReg(0),
      I1 => baudclk_25,
      I2 => my_uart_CtrlReg(1),
      I3 => my_uart_RxDev_RxClkCnt(3),
      O => N22814
    );
  my_uart_RxDev_Mmux_RxBdClk12 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => my_uart_CtrlReg(0),
      I1 => baudclk_25,
      I2 => my_uart_CtrlReg(1),
      I3 => my_uart_RxDev_RxClkCnt(3),
      O => N22815
    );
  my_uart_RxDev_Mmux_RxBdClk1_f5 : MUXF5
    port map (
      I0 => N22815,
      I1 => N22814,
      S => my_uart_RxDev_RxClkCnt(5),
      O => my_uart_RxDev_RxBdClk
    );
  my_vdu_ver_addr_add0000_4_1 : LUT4
    generic map(
      INIT => X"DB93"
    )
    port map (
      I0 => my_vdu_row1_addr(3),
      I1 => my_vdu_row1_addr(2),
      I2 => my_vdu_row1_addr(1),
      I3 => my_vdu_row1_addr(0),
      O => N22816
    );
  my_vdu_ver_addr_add0000_4_2 : LUT4
    generic map(
      INIT => X"246C"
    )
    port map (
      I0 => my_vdu_row1_addr(3),
      I1 => my_vdu_row1_addr(2),
      I2 => my_vdu_row1_addr(1),
      I3 => my_vdu_row1_addr(0),
      O => N22817
    );
  my_vdu_ver_addr_add0000_4_f5 : MUXF5
    port map (
      I0 => N22817,
      I1 => N22816,
      S => my_vdu_row1_addr(4),
      O => my_vdu_ver_addr_add0000(4)
    );
  make_secd_my_secd_system_my_datapath_data_bus_31_mux0000711 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_31_mux0000_map8,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_31_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_31_mux0000_map3,
      O => N22821
    );
  make_secd_my_secd_system_my_datapath_data_bus_31_mux000071_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(31),
      I1 => N22821,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_31_mux0000
    );
  make_secd_my_secd_system_my_datapath_data_bus_30_mux0000711 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_30_mux0000_map8,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_30_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_30_mux0000_map3,
      O => N22822
    );
  make_secd_my_secd_system_my_datapath_data_bus_30_mux000071_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(30),
      I1 => N22822,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_30_mux0000
    );
  make_secd_my_secd_system_my_datapath_data_bus_29_mux0000711 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_29_mux0000_map8,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_29_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_29_mux0000_map3,
      O => N22823
    );
  make_secd_my_secd_system_my_datapath_data_bus_29_mux000071_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(29),
      I1 => N22823,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_29_mux0000
    );
  make_secd_my_secd_system_my_datapath_data_bus_28_mux0000711 : LUT4
    generic map(
      INIT => X"F3F2"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_28_mux0000_map8,
      I1 => make_secd_my_secd_system_read_sel(4),
      I2 => make_secd_my_secd_system_my_datapath_data_bus_28_mux0000_map0,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_28_mux0000_map3,
      O => N22824
    );
  make_secd_my_secd_system_my_datapath_data_bus_28_mux000071_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(28),
      I1 => N22824,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_28_mux0000
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001_map51,
      O => N22825
    );
  make_secd_my_secd_system_my_datapath_data_bus_9_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(9),
      I1 => N22825,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_9_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001_map51,
      O => N22826
    );
  make_secd_my_secd_system_my_datapath_data_bus_8_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(8),
      I1 => N22826,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_8_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001_map51,
      O => N22827
    );
  make_secd_my_secd_system_my_datapath_data_bus_7_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(7),
      I1 => N22827,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_7_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001_map51,
      O => N22828
    );
  make_secd_my_secd_system_my_datapath_data_bus_6_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(6),
      I1 => N22828,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_6_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001_map51,
      O => N22829
    );
  make_secd_my_secd_system_my_datapath_data_bus_5_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(5),
      I1 => N22829,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_5_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001_map51,
      O => N22830
    );
  make_secd_my_secd_system_my_datapath_data_bus_4_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(4),
      I1 => N22830,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_4_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001_map51,
      O => N22831
    );
  make_secd_my_secd_system_my_datapath_data_bus_3_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(3),
      I1 => N22831,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_3_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001_map51,
      O => N22832
    );
  make_secd_my_secd_system_my_datapath_data_bus_2_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(2),
      I1 => N22832,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_2_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001_map51,
      O => N22833
    );
  make_secd_my_secd_system_my_datapath_data_bus_13_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(13),
      I1 => N22833,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_13_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001_map51,
      O => N22834
    );
  make_secd_my_secd_system_my_datapath_data_bus_12_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(12),
      I1 => N22834,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_12_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001_map51,
      O => N22835
    );
  make_secd_my_secd_system_my_datapath_data_bus_11_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(11),
      I1 => N22835,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_11_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux00012371 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map10,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map21,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map35,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001_map51,
      O => N22836
    );
  make_secd_my_secd_system_my_datapath_data_bus_10_mux0001237_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(10),
      I1 => N22836,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_10_mux0001
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux00011931 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map2,
      I1 => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map11,
      I2 => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map25,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map49,
      O => N22837
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001193_f5 : MUXF5
    port map (
      I0 => N22837,
      I1 => utmi_databus16_8_OBUF_5,
      S => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map5,
      O => make_secd_my_secd_system_my_datapath_data_bus_1_mux0001_map50
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux00012421 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map25,
      I2 => N21644,
      I3 => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map20,
      O => N22838
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001242_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out(0),
      I1 => N22838,
      S => make_secd_my_secd_system_my_clock_gen_phi_read_57,
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001
    );
  my_cpu_dp_ctrl_2_551 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(7),
      I1 => my_cpu_state(0),
      I2 => N21587,
      I3 => my_cpu_state(6),
      O => N22839
    );
  my_cpu_dp_ctrl_2_552 : LUT4
    generic map(
      INIT => X"AA08"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(6),
      I2 => N21587,
      I3 => my_cpu_state(7),
      O => N22840
    );
  my_cpu_dp_ctrl_2_55_f5 : MUXF5
    port map (
      I0 => N22840,
      I1 => N22839,
      S => N21588,
      O => my_cpu_dp_ctrl(2)
    );
  my_cpu_st_ctrl_2_1451 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(0),
      O => N22842
    );
  my_cpu_st_ctrl_2_1452 : LUT4
    generic map(
      INIT => X"6000"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(2),
      I3 => my_cpu_state(0),
      O => N22843
    );
  my_cpu_st_ctrl_2_145_f5 : MUXF5
    port map (
      I0 => N22843,
      I1 => N22842,
      S => my_cpu_state(5),
      O => my_cpu_st_ctrl_2_map39
    );
  my_cpu_iv_ctrl_5_111 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_N2102,
      I1 => my_cpu_N266,
      I2 => my_cpu_state(5),
      I3 => my_cpu_N3411,
      O => N22848
    );
  my_cpu_iv_ctrl_5_11_f5 : MUXF5
    port map (
      I0 => N22848,
      I1 => cf_cs1_OBUF_9,
      S => my_cpu_state(7),
      O => my_cpu_N168
    );
  my_cpu_st_ctrl_0_1901 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N3231,
      O => N22849
    );
  my_cpu_st_ctrl_0_1902 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(0),
      I3 => my_cpu_N3231,
      O => N22850
    );
  my_cpu_st_ctrl_0_190_f5 : MUXF5
    port map (
      I0 => N22850,
      I1 => N22849,
      S => N22288,
      O => my_cpu_st_ctrl_0_map48
    );
  my_cpu_next_state_1_2991 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea(2),
      I1 => my_cpu_ea(4),
      I2 => my_cpu_ea(5),
      I3 => my_cpu_ea(3),
      O => N22856
    );
  my_cpu_next_state_1_2992 : LUT3
    generic map(
      INIT => X"FB"
    )
    port map (
      I0 => my_cpu_ea(2),
      I1 => my_cpu_ea(4),
      I2 => my_cpu_ea(3),
      O => N22857
    );
  my_cpu_next_state_1_299_f5 : MUXF5
    port map (
      I0 => N22857,
      I1 => N22856,
      S => my_cpu_ea(6),
      O => my_cpu_next_state_1_map74
    );
  Mmux_cpu_data_in_7_1211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N9,
      I1 => my_secd_ram_dout8(7),
      I2 => secd_ram_addr_high_cs_cmp_eq0001,
      I3 => N14,
      O => N22865
    );
  Mmux_cpu_data_in_7_1212 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N9,
      I1 => my_secd_ram_dout8(7),
      O => N22866
    );
  Mmux_cpu_data_in_7_121_f5 : MUXF5
    port map (
      I0 => N22866,
      I1 => N22865,
      S => secd_ram_addr_hi(7),
      O => Mmux_cpu_data_in_7_1_map9
    );
  Mmux_cpu_data_in_7_1351 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => my_keyboard_kbd_ctrl(7),
      I2 => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_ascii(7),
      O => N22867
    );
  Mmux_cpu_data_in_7_135_f5 : MUXF5
    port map (
      I0 => cf_cs1_OBUF_9,
      I1 => N22867,
      S => N16,
      O => Mmux_cpu_data_in_7_1_map14
    );
  Mmux_cpu_data_in_6_1211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N9,
      I1 => my_secd_ram_dout8(6),
      I2 => secd_ram_addr_high_cs_cmp_eq0001,
      I3 => N14,
      O => N22868
    );
  Mmux_cpu_data_in_6_1212 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N9,
      I1 => my_secd_ram_dout8(6),
      O => N22869
    );
  Mmux_cpu_data_in_6_121_f5 : MUXF5
    port map (
      I0 => N22869,
      I1 => N22868,
      S => secd_ram_addr_hi(6),
      O => Mmux_cpu_data_in_6_1_map9
    );
  Mmux_cpu_data_in_5_1211 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => N9,
      I1 => my_secd_ram_dout8(5),
      I2 => secd_ram_addr_high_cs_cmp_eq0001,
      I3 => N14,
      O => N22870
    );
  Mmux_cpu_data_in_5_1212 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => N9,
      I1 => my_secd_ram_dout8(5),
      O => N22871
    );
  Mmux_cpu_data_in_5_121_f5 : MUXF5
    port map (
      I0 => N22871,
      I1 => N22870,
      S => secd_ram_addr_hi(5),
      O => Mmux_cpu_data_in_5_1_map9
    );
  my_cpu_address_3_61 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_iv(2),
      I1 => my_cpu_N1212,
      I2 => my_cpu_addr_ctrl_1_Q_137,
      I3 => my_cpu_addr_ctrl_0_Q,
      O => N22872
    );
  my_cpu_address_3_62 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_iv(2),
      I1 => my_cpu_N1212,
      I2 => my_cpu_addr_ctrl_0_Q,
      O => N22873
    );
  my_cpu_address_3_6_f5 : MUXF5
    port map (
      I0 => N22873,
      I1 => N22872,
      S => my_cpu_pc(3),
      O => my_cpu_address_3_map3
    );
  my_cpu_yreg_0_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu(0),
      I2 => cpu_data_in(0),
      I3 => my_cpu_iy_ctrl(2),
      O => N22874
    );
  my_cpu_yreg_0_mux000031_f5 : MUXF5
    port map (
      I0 => N22874,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_yreg_0_mux0000_map7,
      O => my_cpu_yreg_0_mux0000
    );
  my_cpu_xreg_0_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu(0),
      I2 => cpu_data_in(0),
      I3 => my_cpu_ix_ctrl(2),
      O => N22875
    );
  my_cpu_xreg_0_mux000031_f5 : MUXF5
    port map (
      I0 => N22875,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_xreg_0_mux0000_map7,
      O => my_cpu_xreg_0_mux0000
    );
  my_cpu_up_0_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(0),
      I1 => my_cpu_up_ctrl(2),
      I2 => cpu_data_in(0),
      I3 => my_cpu_up_0_mux0000_map7,
      O => N22876
    );
  my_cpu_up_0_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(0),
      I1 => my_cpu_up_ctrl(2),
      I2 => my_cpu_up_0_mux0000_map7,
      O => N22877
    );
  my_cpu_up_0_mux000031_f5 : MUXF5
    port map (
      I0 => N22877,
      I1 => N22876,
      S => my_cpu_up_ctrl(4),
      O => my_cpu_up_0_mux0000
    );
  my_cpu_sp_0_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(0),
      I1 => my_cpu_sp_ctrl(2),
      I2 => cpu_data_in(0),
      I3 => my_cpu_sp_0_mux0000_map7,
      O => N22878
    );
  my_cpu_sp_0_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(0),
      I1 => my_cpu_sp_ctrl(2),
      I2 => my_cpu_sp_0_mux0000_map7,
      O => N22879
    );
  my_cpu_sp_0_mux000031_f5 : MUXF5
    port map (
      I0 => N22879,
      I1 => N22878,
      S => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_0_mux0000
    );
  my_cpu_pc_0_mux0000221 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(0),
      I1 => my_cpu_pc_ctrl(2),
      I2 => cpu_data_in(0),
      I3 => my_cpu_pc_0_mux0000_map4,
      O => N22880
    );
  my_cpu_pc_0_mux0000222 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(0),
      I1 => my_cpu_pc_ctrl(2),
      I2 => my_cpu_pc_0_mux0000_map4,
      O => N22881
    );
  my_cpu_pc_0_mux000022_f5 : MUXF5
    port map (
      I0 => N22881,
      I1 => N22880,
      S => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_0_mux0000
    );
  my_cpu_addr_ctrl_0_2201 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(4),
      O => N22882
    );
  my_cpu_addr_ctrl_0_220_f5 : MUXF5
    port map (
      I0 => N22883,
      I1 => N22882,
      S => my_cpu_state(6),
      O => my_cpu_addr_ctrl_0_2_map8
    );
  Mmux_cpu_data_in_2_1591 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => joystick(2),
      I1 => N1,
      I2 => N16,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_ascii(2),
      O => N22885
    );
  Mmux_cpu_data_in_2_1592 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => joystick(2),
      I1 => N1,
      I2 => N16,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_extended_106,
      O => N22886
    );
  Mmux_cpu_data_in_2_159_f5 : MUXF5
    port map (
      I0 => N22886,
      I1 => N22885,
      S => cpu_addr(0),
      O => Mmux_cpu_data_in_2_1_map20
    );
  Mmux_cpu_data_in_1_1591 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => joystick(1),
      I1 => N1,
      I2 => N16,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_ascii(1),
      O => N22888
    );
  Mmux_cpu_data_in_1_1592 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => joystick(1),
      I1 => N1,
      I2 => N16,
      I3 => my_keyboard_kbd_stat_1_Q,
      O => N22889
    );
  Mmux_cpu_data_in_1_159_f5 : MUXF5
    port map (
      I0 => N22889,
      I1 => N22888,
      S => cpu_addr(0),
      O => Mmux_cpu_data_in_1_1_map20
    );
  Mmux_cpu_data_in_0_1591 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => joystick(0),
      I1 => N1,
      I2 => N16,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_ascii(0),
      O => N22890
    );
  Mmux_cpu_data_in_0_1592 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => joystick(0),
      I1 => N1,
      I2 => N16,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_output_strobe_105,
      O => N22891
    );
  Mmux_cpu_data_in_0_159_f5 : MUXF5
    port map (
      I0 => N22891,
      I1 => N22890,
      S => cpu_addr(0),
      O => Mmux_cpu_data_in_0_1_map20
    );
  Mmux_cpu_data_in_3_1421 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => joystick(3),
      I1 => N1,
      I2 => N16,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_ascii(3),
      O => N22894
    );
  Mmux_cpu_data_in_3_1422 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => joystick(3),
      I1 => N1,
      I2 => N16,
      I3 => my_keyboard_my_ps2_keyboard_interface_rx_released_107,
      O => N22895
    );
  Mmux_cpu_data_in_3_142_f5 : MUXF5
    port map (
      I0 => N22895,
      I1 => N22894,
      S => cpu_addr(0),
      O => Mmux_cpu_data_in_3_1_map17
    );
  my_cpu_out_alu_or000051 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_alu_ctrl_36_map2,
      I1 => my_cpu_alu_ctrl_36_map6,
      I2 => my_cpu_alu_ctrl_0_Q,
      I3 => my_cpu_alu_ctrl_4_Q,
      O => N22896
    );
  my_cpu_out_alu_or00005_f5 : MUXF5
    port map (
      I0 => N22896,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_alu_ctrl_9_Q,
      O => my_cpu_out_alu_or0000_map3
    );
  my_cpu_yreg_5_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu(5),
      I2 => cpu_data_in(5),
      I3 => my_cpu_iy_ctrl(2),
      O => N22900
    );
  my_cpu_yreg_5_mux000031_f5 : MUXF5
    port map (
      I0 => N22900,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_yreg_5_mux0000_map7,
      O => my_cpu_yreg_5_mux0000
    );
  my_cpu_xreg_5_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu(5),
      I2 => cpu_data_in(5),
      I3 => my_cpu_ix_ctrl(2),
      O => N22901
    );
  my_cpu_xreg_5_mux000031_f5 : MUXF5
    port map (
      I0 => N22901,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_xreg_5_mux0000_map7,
      O => my_cpu_xreg_5_mux0000
    );
  my_cpu_up_5_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(5),
      I1 => my_cpu_up_ctrl(2),
      I2 => cpu_data_in(5),
      I3 => my_cpu_up_5_mux0000_map7,
      O => N22902
    );
  my_cpu_up_5_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(5),
      I1 => my_cpu_up_ctrl(2),
      I2 => my_cpu_up_5_mux0000_map7,
      O => N22903
    );
  my_cpu_up_5_mux000031_f5 : MUXF5
    port map (
      I0 => N22903,
      I1 => N22902,
      S => my_cpu_up_ctrl(4),
      O => my_cpu_up_5_mux0000
    );
  my_cpu_sp_5_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(5),
      I1 => my_cpu_sp_ctrl(2),
      I2 => cpu_data_in(5),
      I3 => my_cpu_sp_5_mux0000_map7,
      O => N22904
    );
  my_cpu_sp_5_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(5),
      I1 => my_cpu_sp_ctrl(2),
      I2 => my_cpu_sp_5_mux0000_map7,
      O => N22905
    );
  my_cpu_sp_5_mux000031_f5 : MUXF5
    port map (
      I0 => N22905,
      I1 => N22904,
      S => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_5_mux0000
    );
  my_cpu_pc_5_mux0000221 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(5),
      I1 => my_cpu_pc_ctrl(2),
      I2 => cpu_data_in(5),
      I3 => my_cpu_pc_5_mux0000_map4,
      O => N22908
    );
  my_cpu_pc_5_mux0000222 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(5),
      I1 => my_cpu_pc_ctrl(2),
      I2 => my_cpu_pc_5_mux0000_map4,
      O => N22909
    );
  my_cpu_pc_5_mux000022_f5 : MUXF5
    port map (
      I0 => N22909,
      I1 => N22908,
      S => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_5_mux0000
    );
  my_cpu_md_5_mux0001201 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => cpu_data_in(5),
      I1 => my_cpu_md_0_mux0001_map0,
      I2 => my_cpu_md_ctrl(2),
      I3 => my_cpu_md_5_mux0001_map3,
      O => N22910
    );
  my_cpu_md_5_mux0001202 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_in(5),
      I1 => my_cpu_md_0_mux0001_map0,
      I2 => my_cpu_md_5_mux0001_map3,
      O => N22911
    );
  my_cpu_md_5_mux000120_f5 : MUXF5
    port map (
      I0 => N22911,
      I1 => N22910,
      S => my_cpu_out_alu(5),
      O => my_cpu_md_5_mux0001
    );
  my_cpu_yreg_6_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu(6),
      I2 => cpu_data_in(6),
      I3 => my_cpu_iy_ctrl(2),
      O => N22912
    );
  my_cpu_yreg_6_mux000031_f5 : MUXF5
    port map (
      I0 => N22912,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_yreg_6_mux0000_map7,
      O => my_cpu_yreg_6_mux0000
    );
  my_cpu_xreg_6_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu(6),
      I2 => cpu_data_in(6),
      I3 => my_cpu_ix_ctrl(2),
      O => N22913
    );
  my_cpu_xreg_6_mux000031_f5 : MUXF5
    port map (
      I0 => N22913,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_xreg_6_mux0000_map7,
      O => my_cpu_xreg_6_mux0000
    );
  my_cpu_up_6_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_up_ctrl(2),
      I2 => cpu_data_in(6),
      I3 => my_cpu_up_6_mux0000_map7,
      O => N22914
    );
  my_cpu_up_6_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_up_ctrl(2),
      I2 => my_cpu_up_6_mux0000_map7,
      O => N22915
    );
  my_cpu_up_6_mux000031_f5 : MUXF5
    port map (
      I0 => N22915,
      I1 => N22914,
      S => my_cpu_up_ctrl(4),
      O => my_cpu_up_6_mux0000
    );
  my_cpu_sp_6_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_sp_ctrl(2),
      I2 => cpu_data_in(6),
      I3 => my_cpu_sp_6_mux0000_map7,
      O => N22916
    );
  my_cpu_sp_6_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_sp_ctrl(2),
      I2 => my_cpu_sp_6_mux0000_map7,
      O => N22917
    );
  my_cpu_sp_6_mux000031_f5 : MUXF5
    port map (
      I0 => N22917,
      I1 => N22916,
      S => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_6_mux0000
    );
  my_cpu_pc_6_mux0000221 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_pc_ctrl(2),
      I2 => cpu_data_in(6),
      I3 => my_cpu_pc_6_mux0000_map4,
      O => N22920
    );
  my_cpu_pc_6_mux0000222 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(6),
      I1 => my_cpu_pc_ctrl(2),
      I2 => my_cpu_pc_6_mux0000_map4,
      O => N22921
    );
  my_cpu_pc_6_mux000022_f5 : MUXF5
    port map (
      I0 => N22921,
      I1 => N22920,
      S => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_6_mux0000
    );
  my_cpu_md_6_mux0001201 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => cpu_data_in(6),
      I1 => my_cpu_md_0_mux0001_map0,
      I2 => my_cpu_md_ctrl(2),
      I3 => my_cpu_md_6_mux0001_map3,
      O => N22922
    );
  my_cpu_md_6_mux0001202 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_in(6),
      I1 => my_cpu_md_0_mux0001_map0,
      I2 => my_cpu_md_6_mux0001_map3,
      O => N22923
    );
  my_cpu_md_6_mux000120_f5 : MUXF5
    port map (
      I0 => N22923,
      I1 => N22922,
      S => my_cpu_out_alu(6),
      O => my_cpu_md_6_mux0001
    );
  my_cpu_yreg_7_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu(7),
      I2 => cpu_data_in(7),
      I3 => my_cpu_iy_ctrl(2),
      O => N22924
    );
  my_cpu_yreg_7_mux000031_f5 : MUXF5
    port map (
      I0 => N22924,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_yreg_7_mux0000_map7,
      O => my_cpu_yreg_7_mux0000
    );
  my_cpu_xreg_7_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu(7),
      I2 => cpu_data_in(7),
      I3 => my_cpu_ix_ctrl(2),
      O => N22925
    );
  my_cpu_xreg_7_mux000031_f5 : MUXF5
    port map (
      I0 => N22925,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_xreg_7_mux0000_map7,
      O => my_cpu_xreg_7_mux0000
    );
  my_cpu_up_7_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_up_ctrl(2),
      I2 => cpu_data_in(7),
      I3 => my_cpu_up_7_mux0000_map7,
      O => N22926
    );
  my_cpu_up_7_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_up_ctrl(2),
      I2 => my_cpu_up_7_mux0000_map7,
      O => N22927
    );
  my_cpu_up_7_mux000031_f5 : MUXF5
    port map (
      I0 => N22927,
      I1 => N22926,
      S => my_cpu_up_ctrl(4),
      O => my_cpu_up_7_mux0000
    );
  my_cpu_sp_7_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_sp_ctrl(2),
      I2 => cpu_data_in(7),
      I3 => my_cpu_sp_7_mux0000_map7,
      O => N22928
    );
  my_cpu_sp_7_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_sp_ctrl(2),
      I2 => my_cpu_sp_7_mux0000_map7,
      O => N22929
    );
  my_cpu_sp_7_mux000031_f5 : MUXF5
    port map (
      I0 => N22929,
      I1 => N22928,
      S => my_cpu_sp_ctrl(4),
      O => my_cpu_sp_7_mux0000
    );
  my_cpu_pc_7_mux0000221 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_pc_ctrl(2),
      I2 => cpu_data_in(7),
      I3 => my_cpu_pc_7_mux0000_map4,
      O => N22932
    );
  my_cpu_pc_7_mux0000222 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(7),
      I1 => my_cpu_pc_ctrl(2),
      I2 => my_cpu_pc_7_mux0000_map4,
      O => N22933
    );
  my_cpu_pc_7_mux000022_f5 : MUXF5
    port map (
      I0 => N22933,
      I1 => N22932,
      S => my_cpu_pc_ctrl(3),
      O => my_cpu_pc_7_mux0000
    );
  my_cpu_md_7_mux0001201 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => cpu_data_in(7),
      I1 => my_cpu_md_0_mux0001_map0,
      I2 => my_cpu_md_ctrl(2),
      I3 => my_cpu_md_7_mux0001_map3,
      O => N22934
    );
  my_cpu_md_7_mux0001202 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => cpu_data_in(7),
      I1 => my_cpu_md_0_mux0001_map0,
      I2 => my_cpu_md_7_mux0001_map3,
      O => N22935
    );
  my_cpu_md_7_mux000120_f5 : MUXF5
    port map (
      I0 => N22935,
      I1 => N22934,
      S => my_cpu_out_alu(7),
      O => my_cpu_md_7_mux0001
    );
  my_cpu_yreg_15_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_iy_ctrl(1),
      I1 => my_cpu_out_alu(15),
      I2 => cpu_data_in(7),
      I3 => my_cpu_iy_ctrl(3),
      O => N22943
    );
  my_cpu_yreg_15_mux000031_f5 : MUXF5
    port map (
      I0 => N22943,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_yreg_15_mux0000_map7,
      O => my_cpu_yreg_15_mux0000
    );
  my_cpu_xreg_15_mux0000311 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => my_cpu_ix_ctrl(1),
      I1 => my_cpu_out_alu(15),
      I2 => cpu_data_in(7),
      I3 => my_cpu_ix_ctrl(3),
      O => N22944
    );
  my_cpu_xreg_15_mux000031_f5 : MUXF5
    port map (
      I0 => N22944,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_xreg_15_mux0000_map7,
      O => my_cpu_xreg_15_mux0000
    );
  my_cpu_up_15_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(15),
      I1 => my_cpu_up_ctrl(2),
      I2 => cpu_data_in(7),
      I3 => my_cpu_up_15_mux0000_map7,
      O => N22946
    );
  my_cpu_up_15_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(15),
      I1 => my_cpu_up_ctrl(2),
      I2 => my_cpu_up_15_mux0000_map7,
      O => N22947
    );
  my_cpu_up_15_mux000031_f5 : MUXF5
    port map (
      I0 => N22947,
      I1 => N22946,
      S => my_cpu_up_ctrl(3),
      O => my_cpu_up_15_mux0000
    );
  my_cpu_sp_15_mux0000311 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(15),
      I1 => my_cpu_sp_ctrl(2),
      I2 => cpu_data_in(7),
      I3 => my_cpu_sp_15_mux0000_map7,
      O => N22949
    );
  my_cpu_sp_15_mux0000312 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(15),
      I1 => my_cpu_sp_ctrl(2),
      I2 => my_cpu_sp_15_mux0000_map7,
      O => N22950
    );
  my_cpu_sp_15_mux000031_f5 : MUXF5
    port map (
      I0 => N22950,
      I1 => N22949,
      S => my_cpu_sp_ctrl(3),
      O => my_cpu_sp_15_mux0000
    );
  my_cpu_pc_15_mux0000221 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_out_alu(15),
      I1 => my_cpu_pc_ctrl(2),
      I2 => cpu_data_in(7),
      I3 => my_cpu_pc_15_mux0000_map4,
      O => N22952
    );
  my_cpu_pc_15_mux0000222 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_out_alu(15),
      I1 => my_cpu_pc_ctrl(2),
      I2 => my_cpu_pc_15_mux0000_map4,
      O => N22953
    );
  my_cpu_pc_15_mux000022_f5 : MUXF5
    port map (
      I0 => N22953,
      I1 => N22952,
      S => my_cpu_pc_ctrl(4),
      O => my_cpu_pc_15_mux0000
    );
  my_cpu_ea_15_mux0001201 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => my_cpu_ea_ctrl(2),
      I1 => my_cpu_ea_0_or0000_161,
      I2 => my_cpu_ea(15),
      I3 => my_cpu_ea_15_mux0001_map3,
      O => N22955
    );
  my_cpu_ea_15_mux0001202 : LUT3
    generic map(
      INIT => X"F4"
    )
    port map (
      I0 => my_cpu_ea_0_or0000_161,
      I1 => my_cpu_ea(15),
      I2 => my_cpu_ea_15_mux0001_map3,
      O => N22956
    );
  my_cpu_ea_15_mux000120_f5 : MUXF5
    port map (
      I0 => N22956,
      I1 => N22955,
      S => my_cpu_out_alu(15),
      O => my_cpu_ea_15_mux0001
    );
  my_cpu_right_8_11 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_right_ctrl_4_Q_150,
      I1 => my_cpu_acca(7),
      I2 => my_cpu_N206,
      I3 => my_cpu_md(7),
      O => N22957
    );
  my_cpu_right_8_12 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_right_ctrl_4_Q_150,
      I1 => my_cpu_acca(7),
      I2 => my_cpu_N206,
      O => N22958
    );
  my_cpu_right_8_1_f5 : MUXF5
    port map (
      I0 => N22958,
      I1 => N22957,
      S => my_cpu_right_ctrl_9_Q_153,
      O => my_cpu_N921
    );
  my_cpu_cc_mux0001_2_141 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => my_cpu_alu_ctrl_21_Q,
      I1 => my_cpu_cc_out_0_or0000,
      I2 => my_cpu_alu_ctrl_24_Q,
      I3 => my_cpu_alu_ctrl_22_Q,
      O => N22959
    );
  my_cpu_cc_mux0001_2_142 : LUT4
    generic map(
      INIT => X"FF01"
    )
    port map (
      I0 => my_cpu_cc_out_0_or0000,
      I1 => my_cpu_alu_ctrl_24_Q,
      I2 => my_cpu_alu_ctrl_21_Q,
      I3 => my_cpu_alu_ctrl_22_Q,
      O => N22960
    );
  my_cpu_cc_mux0001_2_14_f5 : MUXF5
    port map (
      I0 => N22960,
      I1 => N22959,
      S => my_cpu_left(5),
      O => my_cpu_cc_mux0001_2_map8
    );
  my_cpu_out_alu_mux0000_0_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(0),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(0),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22967
    );
  my_cpu_out_alu_mux0000_0_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(0),
      I2 => my_cpu_left(0),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22968
    );
  my_cpu_out_alu_mux0000_0_f5 : MUXF5
    port map (
      I0 => N22968,
      I1 => N22967,
      S => my_cpu_right(0),
      O => my_cpu_out_alu_mux0000(0)
    );
  my_cpu_right_or00001481 : LUT4
    generic map(
      INIT => X"AA82"
    )
    port map (
      I0 => my_cpu_N169,
      I1 => my_cpu_op_code(1),
      I2 => my_cpu_op_code(2),
      I3 => my_cpu_op_code(0),
      O => N22972
    );
  my_cpu_right_or0000148_f5 : MUXF5
    port map (
      I0 => my_cpu_N169,
      I1 => N22972,
      S => my_cpu_op_code(3),
      O => my_cpu_right_or0000_map35
    );
  my_cpu_out_alu_5_491 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_left(5),
      I1 => my_cpu_N1232,
      I2 => my_cpu_alu_ctrl_6_Q,
      O => N22977
    );
  my_cpu_out_alu_5_492 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_left(5),
      I1 => my_cpu_N1232,
      I2 => my_cpu_alu_ctrl_8_map2,
      I3 => my_cpu_alu_ctrl_8_map6,
      O => N22978
    );
  my_cpu_out_alu_5_49_f5 : MUXF5
    port map (
      I0 => N22978,
      I1 => N22977,
      S => my_cpu_right(5),
      O => my_cpu_out_alu_5_map16
    );
  my_cpu_out_alu_6_491 : LUT3
    generic map(
      INIT => X"A8"
    )
    port map (
      I0 => my_cpu_left(6),
      I1 => my_cpu_N1232,
      I2 => my_cpu_alu_ctrl_6_Q,
      O => N22979
    );
  my_cpu_out_alu_6_492 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_left(6),
      I1 => my_cpu_N1232,
      I2 => my_cpu_alu_ctrl_8_map2,
      I3 => my_cpu_alu_ctrl_8_map6,
      O => N22980
    );
  my_cpu_out_alu_6_49_f5 : MUXF5
    port map (
      I0 => N22980,
      I1 => N22979,
      S => my_cpu_right(6),
      O => my_cpu_out_alu_6_map16
    );
  my_cpu_out_alu_mux0000_9_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(9),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(9),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22981
    );
  my_cpu_out_alu_mux0000_9_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(9),
      I2 => my_cpu_left(9),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22982
    );
  my_cpu_out_alu_mux0000_9_f5 : MUXF5
    port map (
      I0 => N22982,
      I1 => N22981,
      S => my_cpu_right(9),
      O => my_cpu_out_alu_mux0000(9)
    );
  my_cpu_out_alu_mux0000_8_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(8),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(8),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22983
    );
  my_cpu_out_alu_mux0000_8_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(8),
      I2 => my_cpu_left(8),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22984
    );
  my_cpu_out_alu_mux0000_8_f5 : MUXF5
    port map (
      I0 => N22984,
      I1 => N22983,
      S => my_cpu_right(8),
      O => my_cpu_out_alu_mux0000(8)
    );
  my_cpu_out_alu_mux0000_7_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(7),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(7),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22985
    );
  my_cpu_out_alu_mux0000_7_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(7),
      I2 => my_cpu_left(7),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22986
    );
  my_cpu_out_alu_mux0000_7_f5 : MUXF5
    port map (
      I0 => N22986,
      I1 => N22985,
      S => my_cpu_right(7),
      O => my_cpu_out_alu_mux0000(7)
    );
  my_cpu_out_alu_mux0000_6_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(6),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(6),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22987
    );
  my_cpu_out_alu_mux0000_6_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(6),
      I2 => my_cpu_left(6),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22988
    );
  my_cpu_out_alu_mux0000_6_f5 : MUXF5
    port map (
      I0 => N22988,
      I1 => N22987,
      S => my_cpu_right(6),
      O => my_cpu_out_alu_mux0000(6)
    );
  my_cpu_out_alu_mux0000_5_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(5),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(5),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22989
    );
  my_cpu_out_alu_mux0000_5_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(5),
      I2 => my_cpu_left(5),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22990
    );
  my_cpu_out_alu_mux0000_5_f5 : MUXF5
    port map (
      I0 => N22990,
      I1 => N22989,
      S => my_cpu_right(5),
      O => my_cpu_out_alu_mux0000(5)
    );
  my_cpu_out_alu_mux0000_4_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(4),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(4),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22991
    );
  my_cpu_out_alu_mux0000_4_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(4),
      I2 => my_cpu_left(4),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22992
    );
  my_cpu_out_alu_mux0000_4_f5 : MUXF5
    port map (
      I0 => N22992,
      I1 => N22991,
      S => my_cpu_right(4),
      O => my_cpu_out_alu_mux0000(4)
    );
  my_cpu_out_alu_mux0000_3_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(3),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(3),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22993
    );
  my_cpu_out_alu_mux0000_3_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(3),
      I2 => my_cpu_left(3),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22994
    );
  my_cpu_out_alu_mux0000_3_f5 : MUXF5
    port map (
      I0 => N22994,
      I1 => N22993,
      S => my_cpu_right(3),
      O => my_cpu_out_alu_mux0000(3)
    );
  my_cpu_out_alu_mux0000_2_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(2),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(2),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22995
    );
  my_cpu_out_alu_mux0000_2_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(2),
      I2 => my_cpu_left(2),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22996
    );
  my_cpu_out_alu_mux0000_2_f5 : MUXF5
    port map (
      I0 => N22996,
      I1 => N22995,
      S => my_cpu_right(2),
      O => my_cpu_out_alu_mux0000(2)
    );
  my_cpu_out_alu_mux0000_1_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(1),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(1),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22997
    );
  my_cpu_out_alu_mux0000_1_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(1),
      I2 => my_cpu_left(1),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22998
    );
  my_cpu_out_alu_mux0000_1_f5 : MUXF5
    port map (
      I0 => N22998,
      I1 => N22997,
      S => my_cpu_right(1),
      O => my_cpu_out_alu_mux0000(1)
    );
  my_cpu_out_alu_mux0000_14_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(14),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(14),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N22999
    );
  my_cpu_out_alu_mux0000_14_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(14),
      I2 => my_cpu_left(14),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N23000
    );
  my_cpu_out_alu_mux0000_14_f5 : MUXF5
    port map (
      I0 => N23000,
      I1 => N22999,
      S => my_cpu_right(14),
      O => my_cpu_out_alu_mux0000(14)
    );
  my_cpu_out_alu_mux0000_13_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(13),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(13),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N23001
    );
  my_cpu_out_alu_mux0000_13_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(13),
      I2 => my_cpu_left(13),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N23002
    );
  my_cpu_out_alu_mux0000_13_f5 : MUXF5
    port map (
      I0 => N23002,
      I1 => N23001,
      S => my_cpu_right(13),
      O => my_cpu_out_alu_mux0000(13)
    );
  my_cpu_out_alu_mux0000_12_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(12),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(12),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N23003
    );
  my_cpu_out_alu_mux0000_12_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(12),
      I2 => my_cpu_left(12),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N23004
    );
  my_cpu_out_alu_mux0000_12_f5 : MUXF5
    port map (
      I0 => N23004,
      I1 => N23003,
      S => my_cpu_right(12),
      O => my_cpu_out_alu_mux0000(12)
    );
  my_cpu_out_alu_mux0000_11_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(11),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(11),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N23005
    );
  my_cpu_out_alu_mux0000_11_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(11),
      I2 => my_cpu_left(11),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N23006
    );
  my_cpu_out_alu_mux0000_11_f5 : MUXF5
    port map (
      I0 => N23006,
      I1 => N23005,
      S => my_cpu_right(11),
      O => my_cpu_out_alu_mux0000(11)
    );
  my_cpu_out_alu_mux0000_10_1 : LUT4
    generic map(
      INIT => X"FFB8"
    )
    port map (
      I0 => my_cpu_out_alu_addsub0001(10),
      I1 => my_cpu_out_alu_or0003_156,
      I2 => my_cpu_left(10),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N23007
    );
  my_cpu_out_alu_mux0000_10_2 : LUT4
    generic map(
      INIT => X"88D8"
    )
    port map (
      I0 => my_cpu_out_alu_or0003_156,
      I1 => my_cpu_out_alu_addsub0001(10),
      I2 => my_cpu_left(10),
      I3 => my_cpu_alu_ctrl_12_Q,
      O => N23008
    );
  my_cpu_out_alu_mux0000_10_f5 : MUXF5
    port map (
      I0 => N23008,
      I1 => N23007,
      S => my_cpu_right(10),
      O => my_cpu_out_alu_mux0000(10)
    );
  my_cpu_left_ctrl_1_521 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_md(6),
      I1 => my_cpu_md(4),
      I2 => my_cpu_md(5),
      I3 => my_cpu_md(7),
      O => N23009
    );
  my_cpu_left_ctrl_1_52_f5 : MUXF5
    port map (
      I0 => N23009,
      I1 => cf_cs1_OBUF_9,
      S => my_cpu_state(0),
      O => my_cpu_left_ctrl_1_map20
    );
  my_vdu_horiz_sync_mux00021 : LUT4
    generic map(
      INIT => X"FF02"
    )
    port map (
      I0 => my_vdu_horiz_sync_and0000,
      I1 => my_vdu_h_count(5),
      I2 => my_vdu_h_count(7),
      I3 => my_vdu_horiz_sync_10,
      O => N23011
    );
  my_vdu_horiz_sync_mux00022 : LUT4
    generic map(
      INIT => X"2AAA"
    )
    port map (
      I0 => my_vdu_horiz_sync_10,
      I1 => my_vdu_horiz_sync_and0000,
      I2 => my_vdu_h_count(5),
      I3 => my_vdu_h_count(7),
      O => N23012
    );
  my_vdu_horiz_sync_mux0002_f5 : MUXF5
    port map (
      I0 => N23012,
      I1 => N23011,
      S => my_vdu_h_count(8),
      O => my_vdu_horiz_sync_mux0002
    );
  my_vdu_v_count_and00001 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => my_vdu_N25,
      I1 => my_vdu_N26,
      I2 => my_vdu_v_count(1),
      I3 => my_vdu_h_count_cmp_eq0000_313,
      O => N23013
    );
  my_vdu_v_count_and0000_f5 : MUXF5
    port map (
      I0 => N23013,
      I1 => cf_cs1_OBUF_9,
      S => my_vdu_v_count(4),
      O => my_vdu_v_count_and0000
    );
  my_cpu_addr_ctrl_0_21371 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(5),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(4),
      O => N23014
    );
  my_cpu_addr_ctrl_0_2137_f5 : MUXF5
    port map (
      I0 => N23014,
      I1 => my_cpu_state(7),
      S => my_cpu_state(2),
      O => my_cpu_addr_ctrl_0_2_map32
    );
  my_cpu_next_state_7_531 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_cpu_ea(5),
      I1 => my_cpu_ea(6),
      I2 => my_cpu_ea(4),
      I3 => my_cpu_ea(3),
      O => N23015
    );
  my_cpu_next_state_7_532 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => my_cpu_dout_ctrl_cmp_eq0020,
      I1 => my_cpu_ea(5),
      I2 => my_cpu_ea(6),
      I3 => my_cpu_ea(4),
      O => N23016
    );
  my_cpu_next_state_7_53_f5 : MUXF5
    port map (
      I0 => N23016,
      I1 => N23015,
      S => my_cpu_dout_ctrl_cmp_eq0022,
      O => my_cpu_next_state_7_map19
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_9_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(9),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23018
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_9_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(9),
      O => N23019
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_9_24_f5 : MUXF5
    port map (
      I0 => N23019,
      I1 => N23018,
      S => make_secd_my_secd_system_my_datapath_root(9),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_9_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_8_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(8),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23020
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_8_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(8),
      O => N23021
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_8_24_f5 : MUXF5
    port map (
      I0 => N23021,
      I1 => N23020,
      S => make_secd_my_secd_system_my_datapath_root(8),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_8_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_7_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(7),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23022
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_7_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(7),
      O => N23023
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_7_24_f5 : MUXF5
    port map (
      I0 => N23023,
      I1 => N23022,
      S => make_secd_my_secd_system_my_datapath_root(7),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_7_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_6_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(6),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23024
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_6_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(6),
      O => N23025
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_6_24_f5 : MUXF5
    port map (
      I0 => N23025,
      I1 => N23024,
      S => make_secd_my_secd_system_my_datapath_root(6),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_6_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_5_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(5),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23026
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_5_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(5),
      O => N23027
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_5_24_f5 : MUXF5
    port map (
      I0 => N23027,
      I1 => N23026,
      S => make_secd_my_secd_system_my_datapath_root(5),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_5_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_4_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(4),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23028
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_4_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(4),
      O => N23029
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_4_24_f5 : MUXF5
    port map (
      I0 => N23029,
      I1 => N23028,
      S => make_secd_my_secd_system_my_datapath_root(4),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_4_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_3_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(3),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23030
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_3_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(3),
      O => N23031
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_3_24_f5 : MUXF5
    port map (
      I0 => N23031,
      I1 => N23030,
      S => make_secd_my_secd_system_my_datapath_root(3),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_3_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_2_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(2),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23032
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_2_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(2),
      O => N23033
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_2_24_f5 : MUXF5
    port map (
      I0 => N23033,
      I1 => N23032,
      S => make_secd_my_secd_system_my_datapath_root(2),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_2_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_1_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23034
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_1_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(1),
      O => N23035
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_1_24_f5 : MUXF5
    port map (
      I0 => N23035,
      I1 => N23034,
      S => make_secd_my_secd_system_my_datapath_root(1),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_1_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_13_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(13),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23036
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_13_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(13),
      O => N23037
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_13_24_f5 : MUXF5
    port map (
      I0 => N23037,
      I1 => N23036,
      S => make_secd_my_secd_system_my_datapath_root(13),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_13_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_12_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(12),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23038
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_12_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(12),
      O => N23039
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_12_24_f5 : MUXF5
    port map (
      I0 => N23039,
      I1 => N23038,
      S => make_secd_my_secd_system_my_datapath_root(12),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_12_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_11_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(11),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23040
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_11_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(11),
      O => N23041
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_11_24_f5 : MUXF5
    port map (
      I0 => N23041,
      I1 => N23040,
      S => make_secd_my_secd_system_my_datapath_root(11),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_11_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_10_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(10),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23042
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_10_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(10),
      O => N23043
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_10_24_f5 : MUXF5
    port map (
      I0 => N23043,
      I1 => N23042,
      S => make_secd_my_secd_system_my_datapath_root(10),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_10_map9
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_0_241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(0),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23044
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_0_242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(0),
      O => N23045
    );
  make_secd_my_secd_system_my_datapath_root_mux0000_0_24_f5 : MUXF5
    port map (
      I0 => N23045,
      I1 => N23044,
      S => make_secd_my_secd_system_my_datapath_root(0),
      O => make_secd_my_secd_system_my_datapath_root_mux0000_0_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_9_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(23),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23046
    );
  make_secd_my_secd_system_my_datapath_buf2_9_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(23),
      O => N23047
    );
  make_secd_my_secd_system_my_datapath_buf2_9_mux000024_f5 : MUXF5
    port map (
      I0 => N23047,
      I1 => N23046,
      S => make_secd_my_secd_system_my_datapath_buf2(9),
      O => make_secd_my_secd_system_my_datapath_buf2_9_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_8_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(22),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23048
    );
  make_secd_my_secd_system_my_datapath_buf2_8_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(22),
      O => N23049
    );
  make_secd_my_secd_system_my_datapath_buf2_8_mux000024_f5 : MUXF5
    port map (
      I0 => N23049,
      I1 => N23048,
      S => make_secd_my_secd_system_my_datapath_buf2(8),
      O => make_secd_my_secd_system_my_datapath_buf2_8_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_7_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(21),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23050
    );
  make_secd_my_secd_system_my_datapath_buf2_7_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(21),
      O => N23051
    );
  make_secd_my_secd_system_my_datapath_buf2_7_mux000024_f5 : MUXF5
    port map (
      I0 => N23051,
      I1 => N23050,
      S => make_secd_my_secd_system_my_datapath_buf2(7),
      O => make_secd_my_secd_system_my_datapath_buf2_7_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_6_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(20),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23052
    );
  make_secd_my_secd_system_my_datapath_buf2_6_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(20),
      O => N23053
    );
  make_secd_my_secd_system_my_datapath_buf2_6_mux000024_f5 : MUXF5
    port map (
      I0 => N23053,
      I1 => N23052,
      S => make_secd_my_secd_system_my_datapath_buf2(6),
      O => make_secd_my_secd_system_my_datapath_buf2_6_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_5_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(19),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23054
    );
  make_secd_my_secd_system_my_datapath_buf2_5_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(19),
      O => N23055
    );
  make_secd_my_secd_system_my_datapath_buf2_5_mux000024_f5 : MUXF5
    port map (
      I0 => N23055,
      I1 => N23054,
      S => make_secd_my_secd_system_my_datapath_buf2(5),
      O => make_secd_my_secd_system_my_datapath_buf2_5_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_4_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(18),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23056
    );
  make_secd_my_secd_system_my_datapath_buf2_4_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(18),
      O => N23057
    );
  make_secd_my_secd_system_my_datapath_buf2_4_mux000024_f5 : MUXF5
    port map (
      I0 => N23057,
      I1 => N23056,
      S => make_secd_my_secd_system_my_datapath_buf2(4),
      O => make_secd_my_secd_system_my_datapath_buf2_4_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_3_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(17),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23058
    );
  make_secd_my_secd_system_my_datapath_buf2_3_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(17),
      O => N23059
    );
  make_secd_my_secd_system_my_datapath_buf2_3_mux000024_f5 : MUXF5
    port map (
      I0 => N23059,
      I1 => N23058,
      S => make_secd_my_secd_system_my_datapath_buf2(3),
      O => make_secd_my_secd_system_my_datapath_buf2_3_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_2_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(16),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23060
    );
  make_secd_my_secd_system_my_datapath_buf2_2_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(16),
      O => N23061
    );
  make_secd_my_secd_system_my_datapath_buf2_2_mux000024_f5 : MUXF5
    port map (
      I0 => N23061,
      I1 => N23060,
      S => make_secd_my_secd_system_my_datapath_buf2(2),
      O => make_secd_my_secd_system_my_datapath_buf2_2_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_27_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(27),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23062
    );
  make_secd_my_secd_system_my_datapath_buf2_27_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(27),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23063
    );
  make_secd_my_secd_system_my_datapath_buf2_27_mux000024_f5 : MUXF5
    port map (
      I0 => N23063,
      I1 => N23062,
      S => make_secd_my_secd_system_my_datapath_y2(13),
      O => make_secd_my_secd_system_my_datapath_buf2_27_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_26_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(26),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23064
    );
  make_secd_my_secd_system_my_datapath_buf2_26_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(26),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23065
    );
  make_secd_my_secd_system_my_datapath_buf2_26_mux000024_f5 : MUXF5
    port map (
      I0 => N23065,
      I1 => N23064,
      S => make_secd_my_secd_system_my_datapath_y2(12),
      O => make_secd_my_secd_system_my_datapath_buf2_26_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_25_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(25),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23066
    );
  make_secd_my_secd_system_my_datapath_buf2_25_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(25),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23067
    );
  make_secd_my_secd_system_my_datapath_buf2_25_mux000024_f5 : MUXF5
    port map (
      I0 => N23067,
      I1 => N23066,
      S => make_secd_my_secd_system_my_datapath_y2(11),
      O => make_secd_my_secd_system_my_datapath_buf2_25_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_24_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(24),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23068
    );
  make_secd_my_secd_system_my_datapath_buf2_24_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(24),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23069
    );
  make_secd_my_secd_system_my_datapath_buf2_24_mux000024_f5 : MUXF5
    port map (
      I0 => N23069,
      I1 => N23068,
      S => make_secd_my_secd_system_my_datapath_y2(10),
      O => make_secd_my_secd_system_my_datapath_buf2_24_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_23_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(23),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23070
    );
  make_secd_my_secd_system_my_datapath_buf2_23_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(23),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23071
    );
  make_secd_my_secd_system_my_datapath_buf2_23_mux000024_f5 : MUXF5
    port map (
      I0 => N23071,
      I1 => N23070,
      S => make_secd_my_secd_system_my_datapath_y2(9),
      O => make_secd_my_secd_system_my_datapath_buf2_23_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_22_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(22),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23072
    );
  make_secd_my_secd_system_my_datapath_buf2_22_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(22),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23073
    );
  make_secd_my_secd_system_my_datapath_buf2_22_mux000024_f5 : MUXF5
    port map (
      I0 => N23073,
      I1 => N23072,
      S => make_secd_my_secd_system_my_datapath_y2(8),
      O => make_secd_my_secd_system_my_datapath_buf2_22_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_21_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(21),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23074
    );
  make_secd_my_secd_system_my_datapath_buf2_21_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(21),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23075
    );
  make_secd_my_secd_system_my_datapath_buf2_21_mux000024_f5 : MUXF5
    port map (
      I0 => N23075,
      I1 => N23074,
      S => make_secd_my_secd_system_my_datapath_y2(7),
      O => make_secd_my_secd_system_my_datapath_buf2_21_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_20_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(20),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23076
    );
  make_secd_my_secd_system_my_datapath_buf2_20_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(20),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23077
    );
  make_secd_my_secd_system_my_datapath_buf2_20_mux000024_f5 : MUXF5
    port map (
      I0 => N23077,
      I1 => N23076,
      S => make_secd_my_secd_system_my_datapath_y2(6),
      O => make_secd_my_secd_system_my_datapath_buf2_20_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_1_mux0000241 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2(1),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(15),
      O => N23078
    );
  make_secd_my_secd_system_my_datapath_buf2_1_mux000024_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(1),
      I1 => N23078,
      S => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => make_secd_my_secd_system_my_datapath_buf2_1_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_19_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(19),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23079
    );
  make_secd_my_secd_system_my_datapath_buf2_19_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(19),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23080
    );
  make_secd_my_secd_system_my_datapath_buf2_19_mux000024_f5 : MUXF5
    port map (
      I0 => N23080,
      I1 => N23079,
      S => make_secd_my_secd_system_my_datapath_y2(5),
      O => make_secd_my_secd_system_my_datapath_buf2_19_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_18_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(18),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23081
    );
  make_secd_my_secd_system_my_datapath_buf2_18_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(18),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23082
    );
  make_secd_my_secd_system_my_datapath_buf2_18_mux000024_f5 : MUXF5
    port map (
      I0 => N23082,
      I1 => N23081,
      S => make_secd_my_secd_system_my_datapath_y2(4),
      O => make_secd_my_secd_system_my_datapath_buf2_18_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_17_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(17),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23083
    );
  make_secd_my_secd_system_my_datapath_buf2_17_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(17),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23084
    );
  make_secd_my_secd_system_my_datapath_buf2_17_mux000024_f5 : MUXF5
    port map (
      I0 => N23084,
      I1 => N23083,
      S => make_secd_my_secd_system_my_datapath_y2(3),
      O => make_secd_my_secd_system_my_datapath_buf2_17_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_16_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(16),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23085
    );
  make_secd_my_secd_system_my_datapath_buf2_16_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(16),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23086
    );
  make_secd_my_secd_system_my_datapath_buf2_16_mux000024_f5 : MUXF5
    port map (
      I0 => N23086,
      I1 => N23085,
      S => make_secd_my_secd_system_my_datapath_y2(2),
      O => make_secd_my_secd_system_my_datapath_buf2_16_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_15_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(15),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23087
    );
  make_secd_my_secd_system_my_datapath_buf2_15_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(15),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23088
    );
  make_secd_my_secd_system_my_datapath_buf2_15_mux000024_f5 : MUXF5
    port map (
      I0 => N23088,
      I1 => N23087,
      S => make_secd_my_secd_system_my_datapath_y2(1),
      O => make_secd_my_secd_system_my_datapath_buf2_15_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_14_mux0000241 : LUT4
    generic map(
      INIT => X"5C4C"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_my_datapath_buf2(14),
      I2 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I3 => make_secd_my_secd_system_alu_sel(0),
      O => N23089
    );
  make_secd_my_secd_system_my_datapath_buf2_14_mux0000242 : LUT4
    generic map(
      INIT => X"02AA"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(14),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23090
    );
  make_secd_my_secd_system_my_datapath_buf2_14_mux000024_f5 : MUXF5
    port map (
      I0 => N23090,
      I1 => N23089,
      S => make_secd_my_secd_system_my_datapath_y2(0),
      O => make_secd_my_secd_system_my_datapath_buf2_14_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_13_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(27),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23091
    );
  make_secd_my_secd_system_my_datapath_buf2_13_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(27),
      O => N23092
    );
  make_secd_my_secd_system_my_datapath_buf2_13_mux000024_f5 : MUXF5
    port map (
      I0 => N23092,
      I1 => N23091,
      S => make_secd_my_secd_system_my_datapath_buf2(13),
      O => make_secd_my_secd_system_my_datapath_buf2_13_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_12_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(26),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23093
    );
  make_secd_my_secd_system_my_datapath_buf2_12_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(26),
      O => N23094
    );
  make_secd_my_secd_system_my_datapath_buf2_12_mux000024_f5 : MUXF5
    port map (
      I0 => N23094,
      I1 => N23093,
      S => make_secd_my_secd_system_my_datapath_buf2(12),
      O => make_secd_my_secd_system_my_datapath_buf2_12_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_11_mux0000241 : LUT4
    generic map(
      INIT => X"51FF"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(1),
      I1 => make_secd_my_secd_system_alu_sel(0),
      I2 => make_secd_my_secd_system_my_datapath_arg(25),
      I3 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => N23095
    );
  make_secd_my_secd_system_my_datapath_buf2_11_mux0000242 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(25),
      O => N23096
    );
  make_secd_my_secd_system_my_datapath_buf2_11_mux000024_f5 : MUXF5
    port map (
      I0 => N23096,
      I1 => N23095,
      S => make_secd_my_secd_system_my_datapath_buf2(11),
      O => make_secd_my_secd_system_my_datapath_buf2_11_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_10_mux0000241 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2(10),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(24),
      O => N23097
    );
  make_secd_my_secd_system_my_datapath_buf2_10_mux000024_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(10),
      I1 => N23097,
      S => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => make_secd_my_secd_system_my_datapath_buf2_10_mux0000_map9
    );
  make_secd_my_secd_system_my_datapath_buf2_0_mux0000241 : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(0),
      I1 => make_secd_my_secd_system_my_datapath_buf2(0),
      I2 => make_secd_my_secd_system_alu_sel(1),
      I3 => make_secd_my_secd_system_my_datapath_arg(14),
      O => N23098
    );
  make_secd_my_secd_system_my_datapath_buf2_0_mux000024_f5 : MUXF5
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2(0),
      I1 => N23098,
      S => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      O => make_secd_my_secd_system_my_datapath_buf2_0_mux0000_map9
    );
  my_cpu_md_ctrl_4_85_SW01 : LUT4
    generic map(
      INIT => X"FF7F"
    )
    port map (
      I0 => my_cpu_state(1),
      I1 => my_cpu_state(4),
      I2 => my_cpu_state(0),
      I3 => my_cpu_state(3),
      O => N23099
    );
  my_cpu_md_ctrl_4_85_SW02 : LUT4
    generic map(
      INIT => X"FFBF"
    )
    port map (
      I0 => my_cpu_state(0),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(4),
      O => N23100
    );
  my_cpu_md_ctrl_4_85_SW0_f5 : MUXF5
    port map (
      I0 => N23100,
      I1 => N23099,
      S => my_cpu_state(5),
      O => N21590
    );
  my_cpu_nmi_ctrl_or0000201 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_N236,
      I1 => my_cpu_state(2),
      O => N23101
    );
  my_cpu_nmi_ctrl_or0000202 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => my_cpu_N266,
      I1 => my_cpu_N661,
      I2 => my_cpu_state(2),
      I3 => my_cpu_N233,
      O => N23102
    );
  my_cpu_nmi_ctrl_or000020_f5 : MUXF5
    port map (
      I0 => N23102,
      I1 => N23101,
      S => my_cpu_state(4),
      O => my_cpu_nmi_ctrl_or0000
    );
  my_cpu_addr_ctrl_0_63_SW01 : LUT3
    generic map(
      INIT => X"02"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(3),
      O => N23104
    );
  my_cpu_addr_ctrl_0_63_SW02 : LUT4
    generic map(
      INIT => X"8202"
    )
    port map (
      I0 => my_cpu_state(4),
      I1 => my_cpu_state(1),
      I2 => my_cpu_state(3),
      I3 => my_cpu_state(2),
      O => N23105
    );
  my_cpu_addr_ctrl_0_63_SW0_f5 : MUXF5
    port map (
      I0 => N23105,
      I1 => N23104,
      S => my_cpu_state(5),
      O => N21605
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z30_SW01 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd3_85,
      I1 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd2_108,
      I2 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd13_94,
      I3 => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd1_97,
      O => N23107
    );
  my_keyboard_my_ps2_keyboard_interface_ps2_data_hi_z30_SW0_f5 : MUXF5
    port map (
      I0 => N23107,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_keyboard_my_ps2_keyboard_interface_m1_state_FFd9_96,
      O => N21636
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001170_SW02 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_car(1),
      I1 => make_secd_my_secd_system_my_datapath_N561,
      I2 => make_secd_my_secd_system_my_datapath_N661,
      I3 => make_secd_my_secd_system_my_datapath_s(1),
      O => N23109
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001170_SW0_f5 : MUXF5
    port map (
      I0 => N23109,
      I1 => N23108,
      S => make_secd_my_secd_system_read_sel(4),
      O => N21640
    );
  make_secd_my_secd_system_my_datapath_buf2_29_mux0000161 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I1 => N22383,
      I2 => make_secd_my_secd_system_my_datapath_buf2(29),
      I3 => make_secd_my_secd_system_my_datapath_N731,
      O => N23110
    );
  make_secd_my_secd_system_my_datapath_buf2_29_mux0000162 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N731,
      I1 => make_secd_my_secd_system_my_datapath_buf2(29),
      I2 => make_secd_my_secd_system_my_datapath_alu_out(29),
      O => N23111
    );
  make_secd_my_secd_system_my_datapath_buf2_29_mux000016_f5 : MUXF5
    port map (
      I0 => N23111,
      I1 => N23110,
      S => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      O => make_secd_my_secd_system_my_datapath_buf2_29_mux0000
    );
  make_secd_my_secd_system_my_datapath_buf2_28_mux0000161 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_buf2_10_and0001,
      I1 => N22385,
      I2 => make_secd_my_secd_system_my_datapath_buf2(28),
      I3 => make_secd_my_secd_system_my_datapath_N731,
      O => N23112
    );
  make_secd_my_secd_system_my_datapath_buf2_28_mux0000162 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_N731,
      I1 => make_secd_my_secd_system_my_datapath_buf2(28),
      I2 => make_secd_my_secd_system_my_datapath_alu_out(28),
      O => N23113
    );
  make_secd_my_secd_system_my_datapath_buf2_28_mux000016_f5 : MUXF5
    port map (
      I0 => N23113,
      I1 => N23112,
      S => make_secd_my_secd_system_my_clock_gen_phi_alu_54,
      O => make_secd_my_secd_system_my_datapath_buf2_28_mux0000
    );
  my_cpu_addr_ctrl_7_351 : LUT4
    generic map(
      INIT => X"0100"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(2),
      I2 => my_cpu_state(1),
      I3 => my_cpu_state(4),
      O => N23116
    );
  my_cpu_addr_ctrl_7_352 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => my_cpu_state(3),
      I1 => my_cpu_state(4),
      O => N23117
    );
  my_cpu_addr_ctrl_7_35_f5 : MUXF5
    port map (
      I0 => N23117,
      I1 => N23116,
      S => my_cpu_state(5),
      O => my_cpu_addr_ctrl_7_map14
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001571 : LUT3
    generic map(
      INIT => X"14"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_read_sel(2),
      I2 => make_secd_my_secd_system_read_sel(1),
      O => N23120
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux0001572 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(3),
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_read_sel(2),
      I3 => make_secd_my_secd_system_my_datapath_arg(0),
      O => N23121
    );
  make_secd_my_secd_system_my_datapath_data_bus_0_mux000157_f5 : MUXF5
    port map (
      I0 => N23121,
      I1 => N23120,
      S => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_0_mux0001_map20
    );
  my_cpu_next_state_5_2171 : LUT4
    generic map(
      INIT => X"FAC8"
    )
    port map (
      I0 => my_cpu_ea(4),
      I1 => my_cpu_N259,
      I2 => my_cpu_N1801,
      I3 => my_cpu_N235,
      O => N23122
    );
  my_cpu_next_state_5_2172 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_N1801,
      I1 => my_cpu_N235,
      I2 => my_cpu_N246,
      I3 => my_cpu_ea(4),
      O => N23123
    );
  my_cpu_next_state_5_217_f5 : MUXF5
    port map (
      I0 => N23123,
      I1 => N23122,
      S => my_cpu_N2511,
      O => my_cpu_next_state_5_2_map8
    );
  Mmux_cpu_data_in_6_1100_SW11 : LUT4
    generic map(
      INIT => X"CC47"
    )
    port map (
      I0 => my_vdu_reg_colour(6),
      I1 => cpu_addr(0),
      I2 => my_vdu_reg_character(6),
      I3 => cpu_addr(1),
      O => N23127
    );
  Mmux_cpu_data_in_6_1100_SW12 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => my_vdu_reg_colour(6),
      I1 => cpu_addr(0),
      I2 => my_vdu_reg_character(6),
      I3 => cpu_addr(1),
      O => N23128
    );
  Mmux_cpu_data_in_6_1100_SW1_f5 : MUXF5
    port map (
      I0 => N23128,
      I1 => N23127,
      S => my_vdu_reg_hcursor(6),
      O => N21978
    );
  Mmux_cpu_data_in_6_11001 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => N21978,
      O => N23129
    );
  Mmux_cpu_data_in_6_11002 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => my_uart_StatReg_6_Q,
      I2 => my_uart_RxDev_DataOut(6),
      O => N23130
    );
  Mmux_cpu_data_in_6_1100_f5 : MUXF5
    port map (
      I0 => N23130,
      I1 => N23129,
      S => cpu_addr(5),
      O => Mmux_cpu_data_in_6_1_map34
    );
  Mmux_cpu_data_in_5_1100_SW11 : LUT4
    generic map(
      INIT => X"CC47"
    )
    port map (
      I0 => my_vdu_reg_colour(5),
      I1 => cpu_addr(0),
      I2 => my_vdu_reg_character(5),
      I3 => cpu_addr(1),
      O => N23131
    );
  Mmux_cpu_data_in_5_1100_SW12 : LUT4
    generic map(
      INIT => X"FF47"
    )
    port map (
      I0 => my_vdu_reg_colour(5),
      I1 => cpu_addr(0),
      I2 => my_vdu_reg_character(5),
      I3 => cpu_addr(1),
      O => N23132
    );
  Mmux_cpu_data_in_5_1100_SW1_f5 : MUXF5
    port map (
      I0 => N23132,
      I1 => N23131,
      S => my_vdu_reg_hcursor(5),
      O => N21981
    );
  Mmux_cpu_data_in_5_11001 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => cpu_addr(2),
      I1 => N21981,
      O => N23133
    );
  Mmux_cpu_data_in_5_11002 : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => cpu_addr(0),
      I1 => my_uart_StatReg_5_Q,
      I2 => my_uart_RxDev_DataOut(5),
      O => N23134
    );
  Mmux_cpu_data_in_5_1100_f5 : MUXF5
    port map (
      I0 => N23134,
      I1 => N23133,
      S => cpu_addr(5),
      O => Mmux_cpu_data_in_5_1_map34
    );
  Mmux_cpu_data_in_2_1169_SW01 : LUT4
    generic map(
      INIT => X"02CE"
    )
    port map (
      I0 => N21599,
      I1 => cpu_addr(2),
      I2 => Mmux_cpu_data_in_2_1_map26,
      I3 => my_vdu_reg_voffset(2),
      O => N23135
    );
  Mmux_cpu_data_in_2_1169_SW02 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => my_uart_RxDev_DataOut(2),
      I1 => cpu_addr(0),
      O => N23136
    );
  Mmux_cpu_data_in_2_1169_SW0_f5 : MUXF5
    port map (
      I0 => N23136,
      I1 => N23135,
      S => cpu_addr(5),
      O => N21985
    );
  my_keyboard_my_ps2_keyboard_interface_hold_extended_or000011 : LUT4
    generic map(
      INIT => X"75FF"
    )
    port map (
      I0 => my_clock_synthesis_vdu_clk_locked,
      I1 => N44,
      I2 => my_keyboard_my_ps2_keyboard_interface_rx_shifting_done,
      I3 => my_clock_synthesis_cpu_clk_locked,
      O => N23159
    );
  my_keyboard_my_ps2_keyboard_interface_hold_extended_or00001_f5 : MUXF5
    port map (
      I0 => utmi_databus16_8_OBUF_5,
      I1 => N23159,
      S => reset_sw_IBUF_22,
      O => my_keyboard_my_ps2_keyboard_interface_hold_extended_or0000
    );
  my_cpu_state_stack_0_mux0001_4_461 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_state_stack_0_mux0001_3_21_map7,
      I2 => my_cpu_return_state_cmp_eq0002,
      I3 => N22599,
      O => N23165
    );
  my_cpu_state_stack_0_mux0001_4_462 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_state_stack_0_mux0001_3_21_map7,
      I2 => my_cpu_return_state_cmp_eq0002,
      I3 => my_cpu_op_code(6),
      O => N23166
    );
  my_cpu_state_stack_0_mux0001_4_46_f5 : MUXF5
    port map (
      I0 => N23166,
      I1 => N23165,
      S => my_cpu_op_code(7),
      O => my_cpu_state_stack_0_mux0001_4_map15
    );
  my_cpu_next_state_4_98_SW01 : LUT4
    generic map(
      INIT => X"C080"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(4),
      I2 => my_cpu_sp_ctrl_cmp_eq0005,
      I3 => my_cpu_op_code(5),
      O => N23170
    );
  my_cpu_next_state_4_98_SW02 : LUT4
    generic map(
      INIT => X"A888"
    )
    port map (
      I0 => my_cpu_sp_ctrl_cmp_eq0005,
      I1 => my_cpu_next_state_4_map14,
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(7),
      O => N23171
    );
  my_cpu_next_state_4_98_SW0_f5 : MUXF5
    port map (
      I0 => N23171,
      I1 => N23170,
      S => my_cpu_op_code(6),
      O => N22131
    );
  my_cpu_right_1_11_SW01 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_right_ctrl_0_Q_148,
      I1 => my_cpu_ea(1),
      I2 => my_cpu_acca(1),
      I3 => my_cpu_right_ctrl_3_Q_149,
      O => N23177
    );
  my_cpu_right_1_11_SW02 : LUT3
    generic map(
      INIT => X"F8"
    )
    port map (
      I0 => my_cpu_right_ctrl_0_Q_148,
      I1 => my_cpu_ea(1),
      I2 => my_cpu_right_ctrl_3_Q_149,
      O => N23178
    );
  my_cpu_right_1_11_SW0_f5 : MUXF5
    port map (
      I0 => N23178,
      I1 => N23177,
      S => my_cpu_right_ctrl_4_Q_150,
      O => N22263
    );
  my_cpu_right_ctrl_2_153_SW01 : LUT4
    generic map(
      INIT => X"A8F8"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_op_code_3_0_rom0000_94_Q,
      I2 => my_cpu_op_code(6),
      I3 => my_cpu_N1831,
      O => N23179
    );
  my_cpu_right_ctrl_2_153_SW0_f5 : MUXF5
    port map (
      I0 => N23179,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_op_code(7),
      O => N22265
    );
  my_cpu_cc_mux0001_3_57_SW01 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => my_cpu_op_code(7),
      I1 => my_cpu_op_code(6),
      I2 => my_cpu_op_code_3_0_rom0000_244_Q,
      I3 => my_cpu_op_code_3_0_rom0000_207_Q,
      O => N23197
    );
  my_cpu_cc_mux0001_3_57_SW0_f5 : MUXF5
    port map (
      I0 => cf_cs1_OBUF_9,
      I1 => N23197,
      S => my_cpu_sp_ctrl_cmp_eq0001,
      O => N21983
    );
  make_secd_my_secd_system_my_datapath_alu_out_0_mux000032_SW01 : LUT4
    generic map(
      INIT => X"FF08"
    )
    port map (
      I0 => make_secd_my_secd_system_my_datapath_alu_out_27_0_sub0001(0),
      I1 => make_secd_my_secd_system_my_datapath_alu_out_19_cmp_eq0002,
      I2 => make_secd_my_secd_system_alu_sel(4),
      I3 => make_secd_my_secd_system_my_datapath_alu_out_0_mux0000_map2,
      O => N23202
    );
  make_secd_my_secd_system_my_datapath_alu_out_0_mux000032_SW02 : LUT2
    generic map(
      INIT => X"D"
    )
    port map (
      I0 => make_secd_my_secd_system_alu_sel(4),
      I1 => make_secd_my_secd_system_my_datapath_alu_out_0_mux0000_map2,
      O => N23203
    );
  make_secd_my_secd_system_my_datapath_alu_out_0_mux000032_SW0_f5 : MUXF5
    port map (
      I0 => N23203,
      I1 => N23202,
      S => N22337,
      O => N22399
    );
  my_cpu_cc_mux0001_7_56_SW0_SW01 : LUT4
    generic map(
      INIT => X"FFF8"
    )
    port map (
      I0 => my_cpu_alu_ctrl_21_Q,
      I1 => my_cpu_cc(0),
      I2 => my_cpu_alu_ctrl_24_Q,
      I3 => my_cpu_alu_ctrl_22_Q,
      O => N23206
    );
  my_cpu_cc_mux0001_7_56_SW0_SW0_f5 : MUXF5
    port map (
      I0 => N23206,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_cc_out_0_or0006,
      O => N22495
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_or000112 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(2),
      I1 => make_secd_my_secd_system_read_sel(1),
      I2 => make_secd_my_secd_system_read_sel(3),
      I3 => make_secd_my_secd_system_read_sel(0),
      O => N23208
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_or000113 : LUT4
    generic map(
      INIT => X"0800"
    )
    port map (
      I0 => make_secd_my_secd_system_read_sel(2),
      I1 => make_secd_my_secd_system_read_sel(3),
      I2 => make_secd_my_secd_system_read_sel(1),
      I3 => make_secd_my_secd_system_read_sel(0),
      O => N23209
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_or00011_f5 : MUXF5
    port map (
      I0 => N23209,
      I1 => N23208,
      S => make_secd_my_secd_system_read_sel(4),
      O => make_secd_my_secd_system_my_datapath_data_bus_1_or0001
    );
  my_cpu_st_ctrl_1_1371 : LUT4
    generic map(
      INIT => X"0400"
    )
    port map (
      I0 => my_cpu_op_code(5),
      I1 => my_cpu_alu_ctrl_mux0009_34_Q,
      I2 => my_cpu_op_code(4),
      I3 => my_cpu_op_code(6),
      O => N23211
    );
  my_cpu_st_ctrl_1_1372 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => my_cpu_op_code(6),
      I1 => my_cpu_op_code(5),
      O => N23212
    );
  my_cpu_st_ctrl_1_137_f5 : MUXF5
    port map (
      I0 => N23212,
      I1 => N23211,
      S => my_cpu_op_code(7),
      O => my_cpu_st_ctrl_1_map39
    );
  my_cpu_state_stack_0_mux0001_0_106_SW0_SW01 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_state(2),
      I1 => my_cpu_state(4),
      O => N23213
    );
  my_cpu_state_stack_0_mux0001_0_106_SW0_SW02 : LUT4
    generic map(
      INIT => X"01FF"
    )
    port map (
      I0 => my_cpu_N721,
      I1 => my_cpu_state_stack_0_mux0001_0_map9,
      I2 => my_cpu_state_stack_0_mux0001_0_map14,
      I3 => my_cpu_N3411,
      O => N23214
    );
  my_cpu_state_stack_0_mux0001_0_106_SW0_SW0_f5 : MUXF5
    port map (
      I0 => N23214,
      I1 => N23213,
      S => my_cpu_state(1),
      O => N22333
    );
  my_cpu_pc_ctrl_2_100_SW11 : LUT4
    generic map(
      INIT => X"FF6A"
    )
    port map (
      I0 => my_cpu_cc(1),
      I1 => my_cpu_op_code(2),
      I2 => my_cpu_cc(3),
      I3 => my_cpu_op_code(0),
      O => N23219
    );
  my_cpu_pc_ctrl_2_100_SW12 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(0),
      O => N23220
    );
  my_cpu_pc_ctrl_2_100_SW1_f5 : MUXF5
    port map (
      I0 => N23220,
      I1 => N23219,
      S => my_cpu_op_code(3),
      O => N22625
    );
  my_cpu_state_stack_0_mux0001_4_46_SW0_SW11 : LUT4
    generic map(
      INIT => X"777F"
    )
    port map (
      I0 => my_cpu_op_code(2),
      I1 => my_cpu_op_code(0),
      I2 => my_cpu_op_code(3),
      I3 => my_cpu_op_code(1),
      O => N23222
    );
  my_cpu_state_stack_0_mux0001_4_46_SW0_SW1_f5 : MUXF5
    port map (
      I0 => N23222,
      I1 => utmi_databus16_8_OBUF_5,
      S => my_cpu_op_code(6),
      O => N22599
    );
  my_cpu_addr_ctrl_0_2202_INV_0 : INV
    port map (
      I => my_cpu_state(0),
      O => N22883
    );
  make_secd_my_secd_system_my_datapath_data_bus_1_mux0001170_SW01_INV_0 : INV
    port map (
      I => make_secd_my_secd_system_my_datapath_N561,
      O => N23108
    );

end STRUCTURE;

