
uart_esp32_websever.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000295c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000774  08002a68  08002a68  00003a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031dc  080031dc  00005070  2**0
                  CONTENTS
  4 .ARM          00000008  080031dc  080031dc  000041dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080031e4  080031e4  00005070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031e4  080031e4  000041e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080031e8  080031e8  000041e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080031ec  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  20000070  0800325c  00005070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000040c  0800325c  0000540c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000078df  00000000  00000000  00005099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018fb  00000000  00000000  0000c978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e8  00000000  00000000  0000e278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000548  00000000  00000000  0000e960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016fa1  00000000  00000000  0000eea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000913b  00000000  00000000  00025e49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082222  00000000  00000000  0002ef84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b11a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001fcc  00000000  00000000  000b11ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000b31b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002a50 	.word	0x08002a50

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002a50 	.word	0x08002a50

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <sizeofuser>:
userDetails user[maxnumberofusers];

int usernumber = 0;

int sizeofuser (userDetails *user)
{
 8000170:	b480      	push	{r7}
 8000172:	b085      	sub	sp, #20
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
	int size=0;
 8000178:	2300      	movs	r3, #0
 800017a:	60fb      	str	r3, [r7, #12]
	while (user[size].firstname[0] != '\0') size++;
 800017c:	e002      	b.n	8000184 <sizeofuser+0x14>
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	3301      	adds	r3, #1
 8000182:	60fb      	str	r3, [r7, #12]
 8000184:	68fa      	ldr	r2, [r7, #12]
 8000186:	4613      	mov	r3, r2
 8000188:	015b      	lsls	r3, r3, #5
 800018a:	4413      	add	r3, r2
 800018c:	687a      	ldr	r2, [r7, #4]
 800018e:	4413      	add	r3, r2
 8000190:	781b      	ldrb	r3, [r3, #0]
 8000192:	2b00      	cmp	r3, #0
 8000194:	d1f3      	bne.n	800017e <sizeofuser+0xe>
	return size+1;
 8000196:	68fb      	ldr	r3, [r7, #12]
 8000198:	3301      	adds	r3, #1
}
 800019a:	4618      	mov	r0, r3
 800019c:	3714      	adds	r7, #20
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr

080001a4 <ESP_Init>:


/*****************************************************************************************************************************************/

void ESP_Init (char *SSID, char *PASSWD, char *STAIP)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b098      	sub	sp, #96	@ 0x60
 80001a8:	af00      	add	r7, sp, #0
 80001aa:	60f8      	str	r0, [r7, #12]
 80001ac:	60b9      	str	r1, [r7, #8]
 80001ae:	607a      	str	r2, [r7, #4]
	char data[80];

	Ringbuf_init();
 80001b0:	f000 fa86 	bl	80006c0 <Ringbuf_init>

	Uart_sendstring("AT+RST\r\n");
 80001b4:	4832      	ldr	r0, [pc, #200]	@ (8000280 <ESP_Init+0xdc>)
 80001b6:	f000 fb87 	bl	80008c8 <Uart_sendstring>
	HAL_Delay(2000);
 80001ba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80001be:	f000 ffe3 	bl	8001188 <HAL_Delay>

	/********* AT **********/
	Uart_flush();
 80001c2:	f000 fc37 	bl	8000a34 <Uart_flush>
	Uart_sendstring("AT\r\n");
 80001c6:	482f      	ldr	r0, [pc, #188]	@ (8000284 <ESP_Init+0xe0>)
 80001c8:	f000 fb7e 	bl	80008c8 <Uart_sendstring>
	while(!(Wait_for("OK\r\n")));
 80001cc:	bf00      	nop
 80001ce:	482e      	ldr	r0, [pc, #184]	@ (8000288 <ESP_Init+0xe4>)
 80001d0:	f000 fcfc 	bl	8000bcc <Wait_for>
 80001d4:	4603      	mov	r3, r0
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	d0f9      	beq.n	80001ce <ESP_Init+0x2a>


	/********* AT+CWMODE=1 **********/
	Uart_flush();
 80001da:	f000 fc2b 	bl	8000a34 <Uart_flush>
	Uart_sendstring("AT+CWMODE=1\r\n");
 80001de:	482b      	ldr	r0, [pc, #172]	@ (800028c <ESP_Init+0xe8>)
 80001e0:	f000 fb72 	bl	80008c8 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 80001e4:	bf00      	nop
 80001e6:	4828      	ldr	r0, [pc, #160]	@ (8000288 <ESP_Init+0xe4>)
 80001e8:	f000 fcf0 	bl	8000bcc <Wait_for>
 80001ec:	4603      	mov	r3, r0
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d0f9      	beq.n	80001e6 <ESP_Init+0x42>

	/* Set Static IP Address */
	/********* AT+CWSTAIP=IPADDRESS **********/
	Uart_flush();
 80001f2:	f000 fc1f 	bl	8000a34 <Uart_flush>
	sprintf (data, "AT+CIPSTA=\"%s\"\r\n", STAIP);
 80001f6:	f107 0310 	add.w	r3, r7, #16
 80001fa:	687a      	ldr	r2, [r7, #4]
 80001fc:	4924      	ldr	r1, [pc, #144]	@ (8000290 <ESP_Init+0xec>)
 80001fe:	4618      	mov	r0, r3
 8000200:	f001 ff66 	bl	80020d0 <siprintf>
	Uart_sendstring(data);
 8000204:	f107 0310 	add.w	r3, r7, #16
 8000208:	4618      	mov	r0, r3
 800020a:	f000 fb5d 	bl	80008c8 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 800020e:	bf00      	nop
 8000210:	481d      	ldr	r0, [pc, #116]	@ (8000288 <ESP_Init+0xe4>)
 8000212:	f000 fcdb 	bl	8000bcc <Wait_for>
 8000216:	4603      	mov	r3, r0
 8000218:	2b00      	cmp	r3, #0
 800021a:	d0f9      	beq.n	8000210 <ESP_Init+0x6c>

	/********* AT+CWJAP="SSID","PASSWD" **********/
	Uart_flush();
 800021c:	f000 fc0a 	bl	8000a34 <Uart_flush>
	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 8000220:	f107 0010 	add.w	r0, r7, #16
 8000224:	68bb      	ldr	r3, [r7, #8]
 8000226:	68fa      	ldr	r2, [r7, #12]
 8000228:	491a      	ldr	r1, [pc, #104]	@ (8000294 <ESP_Init+0xf0>)
 800022a:	f001 ff51 	bl	80020d0 <siprintf>
	Uart_sendstring(data);
 800022e:	f107 0310 	add.w	r3, r7, #16
 8000232:	4618      	mov	r0, r3
 8000234:	f000 fb48 	bl	80008c8 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 8000238:	bf00      	nop
 800023a:	4813      	ldr	r0, [pc, #76]	@ (8000288 <ESP_Init+0xe4>)
 800023c:	f000 fcc6 	bl	8000bcc <Wait_for>
 8000240:	4603      	mov	r3, r0
 8000242:	2b00      	cmp	r3, #0
 8000244:	d0f9      	beq.n	800023a <ESP_Init+0x96>

	/********* AT+CIPMUX **********/
	Uart_flush();
 8000246:	f000 fbf5 	bl	8000a34 <Uart_flush>
	Uart_sendstring("AT+CIPMUX=1\r\n");
 800024a:	4813      	ldr	r0, [pc, #76]	@ (8000298 <ESP_Init+0xf4>)
 800024c:	f000 fb3c 	bl	80008c8 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 8000250:	bf00      	nop
 8000252:	480d      	ldr	r0, [pc, #52]	@ (8000288 <ESP_Init+0xe4>)
 8000254:	f000 fcba 	bl	8000bcc <Wait_for>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d0f9      	beq.n	8000252 <ESP_Init+0xae>

	/********* AT+CIPSERVER **********/
	Uart_flush();
 800025e:	f000 fbe9 	bl	8000a34 <Uart_flush>
	Uart_sendstring("AT+CIPSERVER=1,80\r\n");
 8000262:	480e      	ldr	r0, [pc, #56]	@ (800029c <ESP_Init+0xf8>)
 8000264:	f000 fb30 	bl	80008c8 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 8000268:	bf00      	nop
 800026a:	4807      	ldr	r0, [pc, #28]	@ (8000288 <ESP_Init+0xe4>)
 800026c:	f000 fcae 	bl	8000bcc <Wait_for>
 8000270:	4603      	mov	r3, r0
 8000272:	2b00      	cmp	r3, #0
 8000274:	d0f9      	beq.n	800026a <ESP_Init+0xc6>

}
 8000276:	bf00      	nop
 8000278:	bf00      	nop
 800027a:	3760      	adds	r7, #96	@ 0x60
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}
 8000280:	08003014 	.word	0x08003014
 8000284:	08003020 	.word	0x08003020
 8000288:	08003028 	.word	0x08003028
 800028c:	08003030 	.word	0x08003030
 8000290:	08003040 	.word	0x08003040
 8000294:	08003054 	.word	0x08003054
 8000298:	0800306c 	.word	0x0800306c
 800029c:	0800307c 	.word	0x0800307c

080002a0 <Server_Send>:




int Server_Send (char *str, int Link_ID)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b098      	sub	sp, #96	@ 0x60
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
 80002a8:	6039      	str	r1, [r7, #0]
	int len = strlen (str);
 80002aa:	6878      	ldr	r0, [r7, #4]
 80002ac:	f7ff ff58 	bl	8000160 <strlen>
 80002b0:	4603      	mov	r3, r0
 80002b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
	char data[80];
	Uart_flush();
 80002b4:	f000 fbbe 	bl	8000a34 <Uart_flush>
	sprintf (data, "AT+CIPSEND=%d,%d\r\n", Link_ID, len);
 80002b8:	f107 000c 	add.w	r0, r7, #12
 80002bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80002be:	683a      	ldr	r2, [r7, #0]
 80002c0:	4919      	ldr	r1, [pc, #100]	@ (8000328 <Server_Send+0x88>)
 80002c2:	f001 ff05 	bl	80020d0 <siprintf>
	Uart_sendstring(data);
 80002c6:	f107 030c 	add.w	r3, r7, #12
 80002ca:	4618      	mov	r0, r3
 80002cc:	f000 fafc 	bl	80008c8 <Uart_sendstring>
	while (!(Wait_for(">")));
 80002d0:	bf00      	nop
 80002d2:	4816      	ldr	r0, [pc, #88]	@ (800032c <Server_Send+0x8c>)
 80002d4:	f000 fc7a 	bl	8000bcc <Wait_for>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d0f9      	beq.n	80002d2 <Server_Send+0x32>
	Uart_sendstring (str);
 80002de:	6878      	ldr	r0, [r7, #4]
 80002e0:	f000 faf2 	bl	80008c8 <Uart_sendstring>
	while (!(Wait_for("SEND OK")));
 80002e4:	bf00      	nop
 80002e6:	4812      	ldr	r0, [pc, #72]	@ (8000330 <Server_Send+0x90>)
 80002e8:	f000 fc70 	bl	8000bcc <Wait_for>
 80002ec:	4603      	mov	r3, r0
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d0f9      	beq.n	80002e6 <Server_Send+0x46>
	Uart_flush();
 80002f2:	f000 fb9f 	bl	8000a34 <Uart_flush>
	sprintf (data, "AT+CIPCLOSE=%d\r\n",Link_ID);
 80002f6:	f107 030c 	add.w	r3, r7, #12
 80002fa:	683a      	ldr	r2, [r7, #0]
 80002fc:	490d      	ldr	r1, [pc, #52]	@ (8000334 <Server_Send+0x94>)
 80002fe:	4618      	mov	r0, r3
 8000300:	f001 fee6 	bl	80020d0 <siprintf>
	Uart_sendstring(data);
 8000304:	f107 030c 	add.w	r3, r7, #12
 8000308:	4618      	mov	r0, r3
 800030a:	f000 fadd 	bl	80008c8 <Uart_sendstring>
	while (!(Wait_for("OK\r\n")));
 800030e:	bf00      	nop
 8000310:	4809      	ldr	r0, [pc, #36]	@ (8000338 <Server_Send+0x98>)
 8000312:	f000 fc5b 	bl	8000bcc <Wait_for>
 8000316:	4603      	mov	r3, r0
 8000318:	2b00      	cmp	r3, #0
 800031a:	d0f9      	beq.n	8000310 <Server_Send+0x70>
	return 1;
 800031c:	2301      	movs	r3, #1
}
 800031e:	4618      	mov	r0, r3
 8000320:	3760      	adds	r7, #96	@ 0x60
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	08003090 	.word	0x08003090
 800032c:	080030a4 	.word	0x080030a4
 8000330:	080030a8 	.word	0x080030a8
 8000334:	080030b0 	.word	0x080030b0
 8000338:	08003028 	.word	0x08003028

0800033c <Server_Handle>:

void Server_Handle (char *str, int Link_ID)
{
 800033c:	b590      	push	{r4, r7, lr}
 800033e:	f5ad 5dc0 	sub.w	sp, sp, #6144	@ 0x1800
 8000342:	b087      	sub	sp, #28
 8000344:	af02      	add	r7, sp, #8
 8000346:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800034a:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 800034e:	6018      	str	r0, [r3, #0]
 8000350:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8000354:	f5a3 6301 	sub.w	r3, r3, #2064	@ 0x810
 8000358:	6019      	str	r1, [r3, #0]
	char datatosend[4096] = {0};
 800035a:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800035e:	2200      	movs	r2, #0
 8000360:	f843 2c08 	str.w	r2, [r3, #-8]
 8000364:	3b04      	subs	r3, #4
 8000366:	f640 72fc 	movw	r2, #4092	@ 0xffc
 800036a:	2100      	movs	r1, #0
 800036c:	4618      	mov	r0, r3
 800036e:	f001 fecf 	bl	8002110 <memset>
	if (!(strcmp (str, "/page1")))
 8000372:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8000376:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 800037a:	496c      	ldr	r1, [pc, #432]	@ (800052c <Server_Handle+0x1f0>)
 800037c:	6818      	ldr	r0, [r3, #0]
 800037e:	f7ff fee5 	bl	800014c <strcmp>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d114      	bne.n	80003b2 <Server_Handle+0x76>
	{
		sprintf(datatosend, page1);
 8000388:	4b69      	ldr	r3, [pc, #420]	@ (8000530 <Server_Handle+0x1f4>)
 800038a:	681a      	ldr	r2, [r3, #0]
 800038c:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8000390:	3b08      	subs	r3, #8
 8000392:	4611      	mov	r1, r2
 8000394:	4618      	mov	r0, r3
 8000396:	f001 fe9b 	bl	80020d0 <siprintf>
		Server_Send(datatosend, Link_ID);
 800039a:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800039e:	f5a3 6201 	sub.w	r2, r3, #2064	@ 0x810
 80003a2:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80003a6:	3b08      	subs	r3, #8
 80003a8:	6811      	ldr	r1, [r2, #0]
 80003aa:	4618      	mov	r0, r3
 80003ac:	f7ff ff78 	bl	80002a0 <Server_Send>
	{
		sprintf (datatosend, home);
		Server_Send(datatosend, Link_ID);
	}

}
 80003b0:	e0b5      	b.n	800051e <Server_Handle+0x1e2>
	else if (!(strcmp (str, "/page2")))
 80003b2:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80003b6:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 80003ba:	495e      	ldr	r1, [pc, #376]	@ (8000534 <Server_Handle+0x1f8>)
 80003bc:	6818      	ldr	r0, [r3, #0]
 80003be:	f7ff fec5 	bl	800014c <strcmp>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	f040 8096 	bne.w	80004f6 <Server_Handle+0x1ba>
		sprintf(datatosend, page2_Top);
 80003ca:	4b5b      	ldr	r3, [pc, #364]	@ (8000538 <Server_Handle+0x1fc>)
 80003cc:	681a      	ldr	r2, [r3, #0]
 80003ce:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80003d2:	3b08      	subs	r3, #8
 80003d4:	4611      	mov	r1, r2
 80003d6:	4618      	mov	r0, r3
 80003d8:	f001 fe7a 	bl	80020d0 <siprintf>
		strcat (datatosend, table);
 80003dc:	4b57      	ldr	r3, [pc, #348]	@ (800053c <Server_Handle+0x200>)
 80003de:	681a      	ldr	r2, [r3, #0]
 80003e0:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80003e4:	3b08      	subs	r3, #8
 80003e6:	4611      	mov	r1, r2
 80003e8:	4618      	mov	r0, r3
 80003ea:	f001 fe99 	bl	8002120 <strcat>
		int bufsize = (sizeofuser (user));
 80003ee:	4854      	ldr	r0, [pc, #336]	@ (8000540 <Server_Handle+0x204>)
 80003f0:	f7ff febe 	bl	8000170 <sizeofuser>
 80003f4:	f507 53c0 	add.w	r3, r7, #6144	@ 0x1800
 80003f8:	f103 0308 	add.w	r3, r3, #8
 80003fc:	6018      	str	r0, [r3, #0]
		for (int i=0; i<bufsize; i++)
 80003fe:	2300      	movs	r3, #0
 8000400:	f507 52c0 	add.w	r2, r7, #6144	@ 0x1800
 8000404:	f102 020c 	add.w	r2, r2, #12
 8000408:	6013      	str	r3, [r2, #0]
 800040a:	e03f      	b.n	800048c <Server_Handle+0x150>
			sprintf (localbuf, "<tr><td>%s %s</td>	<td>%s</td></tr>",user[i].firstname,user[i].lastname,user[i].age);
 800040c:	f507 53c0 	add.w	r3, r7, #6144	@ 0x1800
 8000410:	f103 030c 	add.w	r3, r3, #12
 8000414:	681a      	ldr	r2, [r3, #0]
 8000416:	4613      	mov	r3, r2
 8000418:	015b      	lsls	r3, r3, #5
 800041a:	4413      	add	r3, r2
 800041c:	4a48      	ldr	r2, [pc, #288]	@ (8000540 <Server_Handle+0x204>)
 800041e:	1899      	adds	r1, r3, r2
 8000420:	f507 53c0 	add.w	r3, r7, #6144	@ 0x1800
 8000424:	f103 030c 	add.w	r3, r3, #12
 8000428:	681a      	ldr	r2, [r3, #0]
 800042a:	4613      	mov	r3, r2
 800042c:	015b      	lsls	r3, r3, #5
 800042e:	4413      	add	r3, r2
 8000430:	3308      	adds	r3, #8
 8000432:	4a43      	ldr	r2, [pc, #268]	@ (8000540 <Server_Handle+0x204>)
 8000434:	4413      	add	r3, r2
 8000436:	1ddc      	adds	r4, r3, #7
 8000438:	f507 53c0 	add.w	r3, r7, #6144	@ 0x1800
 800043c:	f103 030c 	add.w	r3, r3, #12
 8000440:	681a      	ldr	r2, [r3, #0]
 8000442:	4613      	mov	r3, r2
 8000444:	015b      	lsls	r3, r3, #5
 8000446:	4413      	add	r3, r2
 8000448:	3318      	adds	r3, #24
 800044a:	4a3d      	ldr	r2, [pc, #244]	@ (8000540 <Server_Handle+0x204>)
 800044c:	4413      	add	r3, r2
 800044e:	3306      	adds	r3, #6
 8000450:	f107 0010 	add.w	r0, r7, #16
 8000454:	3808      	subs	r0, #8
 8000456:	9300      	str	r3, [sp, #0]
 8000458:	4623      	mov	r3, r4
 800045a:	460a      	mov	r2, r1
 800045c:	4939      	ldr	r1, [pc, #228]	@ (8000544 <Server_Handle+0x208>)
 800045e:	f001 fe37 	bl	80020d0 <siprintf>
			strcat (datatosend, localbuf);
 8000462:	f107 0210 	add.w	r2, r7, #16
 8000466:	3a08      	subs	r2, #8
 8000468:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800046c:	3b08      	subs	r3, #8
 800046e:	4611      	mov	r1, r2
 8000470:	4618      	mov	r0, r3
 8000472:	f001 fe55 	bl	8002120 <strcat>
		for (int i=0; i<bufsize; i++)
 8000476:	f507 53c0 	add.w	r3, r7, #6144	@ 0x1800
 800047a:	f103 030c 	add.w	r3, r3, #12
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	3301      	adds	r3, #1
 8000482:	f507 52c0 	add.w	r2, r7, #6144	@ 0x1800
 8000486:	f102 020c 	add.w	r2, r2, #12
 800048a:	6013      	str	r3, [r2, #0]
 800048c:	f507 53c0 	add.w	r3, r7, #6144	@ 0x1800
 8000490:	f103 030c 	add.w	r3, r3, #12
 8000494:	681a      	ldr	r2, [r3, #0]
 8000496:	f507 53c0 	add.w	r3, r7, #6144	@ 0x1800
 800049a:	f103 0308 	add.w	r3, r3, #8
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	429a      	cmp	r2, r3
 80004a2:	dbb3      	blt.n	800040c <Server_Handle+0xd0>
		strcat (datatosend, "</table>");
 80004a4:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80004a8:	3b08      	subs	r3, #8
 80004aa:	4618      	mov	r0, r3
 80004ac:	f7ff fe58 	bl	8000160 <strlen>
 80004b0:	4603      	mov	r3, r0
 80004b2:	461a      	mov	r2, r3
 80004b4:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80004b8:	3b08      	subs	r3, #8
 80004ba:	4413      	add	r3, r2
 80004bc:	4922      	ldr	r1, [pc, #136]	@ (8000548 <Server_Handle+0x20c>)
 80004be:	461a      	mov	r2, r3
 80004c0:	460b      	mov	r3, r1
 80004c2:	cb03      	ldmia	r3!, {r0, r1}
 80004c4:	6010      	str	r0, [r2, #0]
 80004c6:	6051      	str	r1, [r2, #4]
 80004c8:	781b      	ldrb	r3, [r3, #0]
 80004ca:	7213      	strb	r3, [r2, #8]
		strcat(datatosend, page2_end);
 80004cc:	4b1f      	ldr	r3, [pc, #124]	@ (800054c <Server_Handle+0x210>)
 80004ce:	681a      	ldr	r2, [r3, #0]
 80004d0:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80004d4:	3b08      	subs	r3, #8
 80004d6:	4611      	mov	r1, r2
 80004d8:	4618      	mov	r0, r3
 80004da:	f001 fe21 	bl	8002120 <strcat>
		Server_Send(datatosend, Link_ID);
 80004de:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80004e2:	f5a3 6201 	sub.w	r2, r3, #2064	@ 0x810
 80004e6:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80004ea:	3b08      	subs	r3, #8
 80004ec:	6811      	ldr	r1, [r2, #0]
 80004ee:	4618      	mov	r0, r3
 80004f0:	f7ff fed6 	bl	80002a0 <Server_Send>
}
 80004f4:	e013      	b.n	800051e <Server_Handle+0x1e2>
		sprintf (datatosend, home);
 80004f6:	4b16      	ldr	r3, [pc, #88]	@ (8000550 <Server_Handle+0x214>)
 80004f8:	681a      	ldr	r2, [r3, #0]
 80004fa:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 80004fe:	3b08      	subs	r3, #8
 8000500:	4611      	mov	r1, r2
 8000502:	4618      	mov	r0, r3
 8000504:	f001 fde4 	bl	80020d0 <siprintf>
		Server_Send(datatosend, Link_ID);
 8000508:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800050c:	f5a3 6201 	sub.w	r2, r3, #2064	@ 0x810
 8000510:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8000514:	3b08      	subs	r3, #8
 8000516:	6811      	ldr	r1, [r2, #0]
 8000518:	4618      	mov	r0, r3
 800051a:	f7ff fec1 	bl	80002a0 <Server_Send>
}
 800051e:	bf00      	nop
 8000520:	f507 57c0 	add.w	r7, r7, #6144	@ 0x1800
 8000524:	3714      	adds	r7, #20
 8000526:	46bd      	mov	sp, r7
 8000528:	bd90      	pop	{r4, r7, pc}
 800052a:	bf00      	nop
 800052c:	080030c4 	.word	0x080030c4
 8000530:	20000004 	.word	0x20000004
 8000534:	080030cc 	.word	0x080030cc
 8000538:	20000008 	.word	0x20000008
 800053c:	20000010 	.word	0x20000010
 8000540:	2000008c 	.word	0x2000008c
 8000544:	080030d4 	.word	0x080030d4
 8000548:	080030f8 	.word	0x080030f8
 800054c:	2000000c 	.word	0x2000000c
 8000550:	20000000 	.word	0x20000000

08000554 <Server_Start>:

void Server_Start (void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b0a2      	sub	sp, #136	@ 0x88
 8000558:	af00      	add	r7, sp, #0
	char buftostoreheader[128] = {0};
 800055a:	2300      	movs	r3, #0
 800055c:	60bb      	str	r3, [r7, #8]
 800055e:	f107 030c 	add.w	r3, r7, #12
 8000562:	227c      	movs	r2, #124	@ 0x7c
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f001 fdd2 	bl	8002110 <memset>
	char Link_ID;
	while (!(Get_after("+IPD,", 1, &Link_ID)));
 800056c:	bf00      	nop
 800056e:	1dfb      	adds	r3, r7, #7
 8000570:	461a      	mov	r2, r3
 8000572:	2101      	movs	r1, #1
 8000574:	4844      	ldr	r0, [pc, #272]	@ (8000688 <Server_Start+0x134>)
 8000576:	f000 fafd 	bl	8000b74 <Get_after>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d0f6      	beq.n	800056e <Server_Start+0x1a>

	Link_ID -= 48;
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	3b30      	subs	r3, #48	@ 0x30
 8000584:	b2db      	uxtb	r3, r3
 8000586:	71fb      	strb	r3, [r7, #7]
	while (!(Copy_upto(" HTTP/1.1", buftostoreheader)));
 8000588:	bf00      	nop
 800058a:	f107 0308 	add.w	r3, r7, #8
 800058e:	4619      	mov	r1, r3
 8000590:	483e      	ldr	r0, [pc, #248]	@ (800068c <Server_Start+0x138>)
 8000592:	f000 fa7b 	bl	8000a8c <Copy_upto>
 8000596:	4603      	mov	r3, r0
 8000598:	2b00      	cmp	r3, #0
 800059a:	d0f6      	beq.n	800058a <Server_Start+0x36>
	if (Look_for("/page1", buftostoreheader) == 1)
 800059c:	f107 0308 	add.w	r3, r7, #8
 80005a0:	4619      	mov	r1, r3
 80005a2:	483b      	ldr	r0, [pc, #236]	@ (8000690 <Server_Start+0x13c>)
 80005a4:	f000 f8d0 	bl	8000748 <Look_for>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d13c      	bne.n	8000628 <Server_Start+0xd4>
	{
		GetDataFromBuffer("fname=", "&", buftostoreheader, user[usernumber].firstname);
 80005ae:	4b39      	ldr	r3, [pc, #228]	@ (8000694 <Server_Start+0x140>)
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	4613      	mov	r3, r2
 80005b4:	015b      	lsls	r3, r3, #5
 80005b6:	4413      	add	r3, r2
 80005b8:	4a37      	ldr	r2, [pc, #220]	@ (8000698 <Server_Start+0x144>)
 80005ba:	4413      	add	r3, r2
 80005bc:	f107 0208 	add.w	r2, r7, #8
 80005c0:	4936      	ldr	r1, [pc, #216]	@ (800069c <Server_Start+0x148>)
 80005c2:	4837      	ldr	r0, [pc, #220]	@ (80006a0 <Server_Start+0x14c>)
 80005c4:	f000 f995 	bl	80008f2 <GetDataFromBuffer>
		GetDataFromBuffer("lname=", "&", buftostoreheader, user[usernumber].lastname);
 80005c8:	4b32      	ldr	r3, [pc, #200]	@ (8000694 <Server_Start+0x140>)
 80005ca:	681a      	ldr	r2, [r3, #0]
 80005cc:	4613      	mov	r3, r2
 80005ce:	015b      	lsls	r3, r3, #5
 80005d0:	4413      	add	r3, r2
 80005d2:	3308      	adds	r3, #8
 80005d4:	4a30      	ldr	r2, [pc, #192]	@ (8000698 <Server_Start+0x144>)
 80005d6:	4413      	add	r3, r2
 80005d8:	3307      	adds	r3, #7
 80005da:	f107 0208 	add.w	r2, r7, #8
 80005de:	492f      	ldr	r1, [pc, #188]	@ (800069c <Server_Start+0x148>)
 80005e0:	4830      	ldr	r0, [pc, #192]	@ (80006a4 <Server_Start+0x150>)
 80005e2:	f000 f986 	bl	80008f2 <GetDataFromBuffer>
		GetDataFromBuffer("age=", " HTTP", buftostoreheader, user[usernumber].age);
 80005e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000694 <Server_Start+0x140>)
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	4613      	mov	r3, r2
 80005ec:	015b      	lsls	r3, r3, #5
 80005ee:	4413      	add	r3, r2
 80005f0:	3318      	adds	r3, #24
 80005f2:	4a29      	ldr	r2, [pc, #164]	@ (8000698 <Server_Start+0x144>)
 80005f4:	4413      	add	r3, r2
 80005f6:	3306      	adds	r3, #6
 80005f8:	f107 0208 	add.w	r2, r7, #8
 80005fc:	492a      	ldr	r1, [pc, #168]	@ (80006a8 <Server_Start+0x154>)
 80005fe:	482b      	ldr	r0, [pc, #172]	@ (80006ac <Server_Start+0x158>)
 8000600:	f000 f977 	bl	80008f2 <GetDataFromBuffer>
		usernumber++;
 8000604:	4b23      	ldr	r3, [pc, #140]	@ (8000694 <Server_Start+0x140>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	3301      	adds	r3, #1
 800060a:	4a22      	ldr	r2, [pc, #136]	@ (8000694 <Server_Start+0x140>)
 800060c:	6013      	str	r3, [r2, #0]
		if (usernumber >9) usernumber = 0;
 800060e:	4b21      	ldr	r3, [pc, #132]	@ (8000694 <Server_Start+0x140>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	2b09      	cmp	r3, #9
 8000614:	dd02      	ble.n	800061c <Server_Start+0xc8>
 8000616:	4b1f      	ldr	r3, [pc, #124]	@ (8000694 <Server_Start+0x140>)
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
		Server_Handle("/page1",Link_ID);
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	4619      	mov	r1, r3
 8000620:	481b      	ldr	r0, [pc, #108]	@ (8000690 <Server_Start+0x13c>)
 8000622:	f7ff fe8b 	bl	800033c <Server_Handle>

	else
	{
		Server_Handle("/ ", Link_ID);
	}
}
 8000626:	e02b      	b.n	8000680 <Server_Start+0x12c>
	else if (Look_for("/page2", buftostoreheader) == 1)
 8000628:	f107 0308 	add.w	r3, r7, #8
 800062c:	4619      	mov	r1, r3
 800062e:	4820      	ldr	r0, [pc, #128]	@ (80006b0 <Server_Start+0x15c>)
 8000630:	f000 f88a 	bl	8000748 <Look_for>
 8000634:	4603      	mov	r3, r0
 8000636:	2b01      	cmp	r3, #1
 8000638:	d105      	bne.n	8000646 <Server_Start+0xf2>
		Server_Handle("/page2",Link_ID);
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	4619      	mov	r1, r3
 800063e:	481c      	ldr	r0, [pc, #112]	@ (80006b0 <Server_Start+0x15c>)
 8000640:	f7ff fe7c 	bl	800033c <Server_Handle>
}
 8000644:	e01c      	b.n	8000680 <Server_Start+0x12c>
	else if (Look_for("/home", buftostoreheader) == 1)
 8000646:	f107 0308 	add.w	r3, r7, #8
 800064a:	4619      	mov	r1, r3
 800064c:	4819      	ldr	r0, [pc, #100]	@ (80006b4 <Server_Start+0x160>)
 800064e:	f000 f87b 	bl	8000748 <Look_for>
 8000652:	4603      	mov	r3, r0
 8000654:	2b01      	cmp	r3, #1
 8000656:	d105      	bne.n	8000664 <Server_Start+0x110>
		Server_Handle("/home",Link_ID);
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	4619      	mov	r1, r3
 800065c:	4815      	ldr	r0, [pc, #84]	@ (80006b4 <Server_Start+0x160>)
 800065e:	f7ff fe6d 	bl	800033c <Server_Handle>
}
 8000662:	e00d      	b.n	8000680 <Server_Start+0x12c>
	else if (Look_for("/favicon.ico", buftostoreheader) == 1);
 8000664:	f107 0308 	add.w	r3, r7, #8
 8000668:	4619      	mov	r1, r3
 800066a:	4813      	ldr	r0, [pc, #76]	@ (80006b8 <Server_Start+0x164>)
 800066c:	f000 f86c 	bl	8000748 <Look_for>
 8000670:	4603      	mov	r3, r0
 8000672:	2b01      	cmp	r3, #1
 8000674:	d004      	beq.n	8000680 <Server_Start+0x12c>
		Server_Handle("/ ", Link_ID);
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	4619      	mov	r1, r3
 800067a:	4810      	ldr	r0, [pc, #64]	@ (80006bc <Server_Start+0x168>)
 800067c:	f7ff fe5e 	bl	800033c <Server_Handle>
}
 8000680:	bf00      	nop
 8000682:	3788      	adds	r7, #136	@ 0x88
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	08003104 	.word	0x08003104
 800068c:	0800310c 	.word	0x0800310c
 8000690:	080030c4 	.word	0x080030c4
 8000694:	200001d8 	.word	0x200001d8
 8000698:	2000008c 	.word	0x2000008c
 800069c:	08003118 	.word	0x08003118
 80006a0:	0800311c 	.word	0x0800311c
 80006a4:	08003124 	.word	0x08003124
 80006a8:	0800312c 	.word	0x0800312c
 80006ac:	08003134 	.word	0x08003134
 80006b0:	080030cc 	.word	0x080030cc
 80006b4:	0800313c 	.word	0x0800313c
 80006b8:	08003144 	.word	0x08003144
 80006bc:	08003154 	.word	0x08003154

080006c0 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 80006c0:	b480      	push	{r7}
 80006c2:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 80006c4:	4b0c      	ldr	r3, [pc, #48]	@ (80006f8 <Ringbuf_init+0x38>)
 80006c6:	4a0d      	ldr	r2, [pc, #52]	@ (80006fc <Ringbuf_init+0x3c>)
 80006c8:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 80006ca:	4b0d      	ldr	r3, [pc, #52]	@ (8000700 <Ringbuf_init+0x40>)
 80006cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000704 <Ringbuf_init+0x44>)
 80006ce:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 80006d0:	4b0d      	ldr	r3, [pc, #52]	@ (8000708 <Ringbuf_init+0x48>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	695a      	ldr	r2, [r3, #20]
 80006d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <Ringbuf_init+0x48>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	f042 0201 	orr.w	r2, r2, #1
 80006de:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 80006e0:	4b09      	ldr	r3, [pc, #36]	@ (8000708 <Ringbuf_init+0x48>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	68da      	ldr	r2, [r3, #12]
 80006e6:	4b08      	ldr	r3, [pc, #32]	@ (8000708 <Ringbuf_init+0x48>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f042 0220 	orr.w	r2, r2, #32
 80006ee:	60da      	str	r2, [r3, #12]
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr
 80006f8:	2000026c 	.word	0x2000026c
 80006fc:	200001dc 	.word	0x200001dc
 8000700:	20000270 	.word	0x20000270
 8000704:	20000224 	.word	0x20000224
 8000708:	20000274 	.word	0x20000274

0800070c <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 800070c:	b480      	push	{r7}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	6039      	str	r1, [r7, #0]
 8000716:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800071c:	3301      	adds	r3, #1
 800071e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000722:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	429a      	cmp	r2, r3
 800072c:	d007      	beq.n	800073e <store_char+0x32>
    buffer->buffer[buffer->head] = c;
 800072e:	683b      	ldr	r3, [r7, #0]
 8000730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000732:	683a      	ldr	r2, [r7, #0]
 8000734:	79f9      	ldrb	r1, [r7, #7]
 8000736:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8000738:	68fa      	ldr	r2, [r7, #12]
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	641a      	str	r2, [r3, #64]	@ 0x40
  }
}
 800073e:	bf00      	nop
 8000740:	3714      	adds	r7, #20
 8000742:	46bd      	mov	sp, r7
 8000744:	bc80      	pop	{r7}
 8000746:	4770      	bx	lr

08000748 <Look_for>:

int Look_for (char *str, char *buffertolookinto)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	6039      	str	r1, [r7, #0]
	int stringlength = strlen (str);
 8000752:	6878      	ldr	r0, [r7, #4]
 8000754:	f7ff fd04 	bl	8000160 <strlen>
 8000758:	4603      	mov	r3, r0
 800075a:	60fb      	str	r3, [r7, #12]
	int bufferlength = strlen (buffertolookinto);
 800075c:	6838      	ldr	r0, [r7, #0]
 800075e:	f7ff fcff 	bl	8000160 <strlen>
 8000762:	4603      	mov	r3, r0
 8000764:	60bb      	str	r3, [r7, #8]
	int so_far = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	617b      	str	r3, [r7, #20]
	int indx = 0;
 800076a:	2300      	movs	r3, #0
 800076c:	613b      	str	r3, [r7, #16]
repeat:
	while (str[so_far] != buffertolookinto[indx]) indx++;
 800076e:	e002      	b.n	8000776 <Look_for+0x2e>
 8000770:	693b      	ldr	r3, [r7, #16]
 8000772:	3301      	adds	r3, #1
 8000774:	613b      	str	r3, [r7, #16]
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	687a      	ldr	r2, [r7, #4]
 800077a:	4413      	add	r3, r2
 800077c:	781a      	ldrb	r2, [r3, #0]
 800077e:	693b      	ldr	r3, [r7, #16]
 8000780:	6839      	ldr	r1, [r7, #0]
 8000782:	440b      	add	r3, r1
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	429a      	cmp	r2, r3
 8000788:	d1f2      	bne.n	8000770 <Look_for+0x28>
	if (str[so_far] == buffertolookinto[indx])
 800078a:	697b      	ldr	r3, [r7, #20]
 800078c:	687a      	ldr	r2, [r7, #4]
 800078e:	4413      	add	r3, r2
 8000790:	781a      	ldrb	r2, [r3, #0]
 8000792:	693b      	ldr	r3, [r7, #16]
 8000794:	6839      	ldr	r1, [r7, #0]
 8000796:	440b      	add	r3, r1
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	429a      	cmp	r2, r3
 800079c:	d111      	bne.n	80007c2 <Look_for+0x7a>
	{
		while (str[so_far] == buffertolookinto[indx])
 800079e:	e005      	b.n	80007ac <Look_for+0x64>
		{
			so_far++;
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	3301      	adds	r3, #1
 80007a4:	617b      	str	r3, [r7, #20]
			indx++;
 80007a6:	693b      	ldr	r3, [r7, #16]
 80007a8:	3301      	adds	r3, #1
 80007aa:	613b      	str	r3, [r7, #16]
		while (str[so_far] == buffertolookinto[indx])
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	687a      	ldr	r2, [r7, #4]
 80007b0:	4413      	add	r3, r2
 80007b2:	781a      	ldrb	r2, [r3, #0]
 80007b4:	693b      	ldr	r3, [r7, #16]
 80007b6:	6839      	ldr	r1, [r7, #0]
 80007b8:	440b      	add	r3, r1
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	429a      	cmp	r2, r3
 80007be:	d0ef      	beq.n	80007a0 <Look_for+0x58>
 80007c0:	e008      	b.n	80007d4 <Look_for+0x8c>
		}
	}
	else
	{
		so_far =0;
 80007c2:	2300      	movs	r3, #0
 80007c4:	617b      	str	r3, [r7, #20]
		if (indx >= bufferlength) return -1;
 80007c6:	693a      	ldr	r2, [r7, #16]
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	429a      	cmp	r2, r3
 80007cc:	dbcf      	blt.n	800076e <Look_for+0x26>
 80007ce:	f04f 33ff 	mov.w	r3, #4294967295
 80007d2:	e007      	b.n	80007e4 <Look_for+0x9c>
		goto repeat;
	}

	if (so_far == stringlength) return 1;
 80007d4:	697a      	ldr	r2, [r7, #20]
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	429a      	cmp	r2, r3
 80007da:	d101      	bne.n	80007e0 <Look_for+0x98>
 80007dc:	2301      	movs	r3, #1
 80007de:	e001      	b.n	80007e4 <Look_for+0x9c>
	else return -1;
 80007e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3718      	adds	r7, #24
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}

080007ec <Uart_read>:

int Uart_read(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 80007f2:	4b10      	ldr	r3, [pc, #64]	@ (8000834 <Uart_read+0x48>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000834 <Uart_read+0x48>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007fe:	429a      	cmp	r2, r3
 8000800:	d102      	bne.n	8000808 <Uart_read+0x1c>
  {
    return -1;
 8000802:	f04f 33ff 	mov.w	r3, #4294967295
 8000806:	e010      	b.n	800082a <Uart_read+0x3e>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8000808:	4b0a      	ldr	r3, [pc, #40]	@ (8000834 <Uart_read+0x48>)
 800080a:	681a      	ldr	r2, [r3, #0]
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <Uart_read+0x48>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000812:	5cd3      	ldrb	r3, [r2, r3]
 8000814:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8000816:	4b07      	ldr	r3, [pc, #28]	@ (8000834 <Uart_read+0x48>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800081c:	1c5a      	adds	r2, r3, #1
 800081e:	4b05      	ldr	r3, [pc, #20]	@ (8000834 <Uart_read+0x48>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000826:	645a      	str	r2, [r3, #68]	@ 0x44
    return c;
 8000828:	79fb      	ldrb	r3, [r7, #7]
  }
}
 800082a:	4618      	mov	r0, r3
 800082c:	370c      	adds	r7, #12
 800082e:	46bd      	mov	sp, r7
 8000830:	bc80      	pop	{r7}
 8000832:	4770      	bx	lr
 8000834:	2000026c 	.word	0x2000026c

08000838 <Uart_write>:

void Uart_write(int c)
{
 8000838:	b480      	push	{r7}
 800083a:	b085      	sub	sp, #20
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	if (c>=0)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2b00      	cmp	r3, #0
 8000844:	db21      	blt.n	800088a <Uart_write+0x52>
	{
		int i = (_tx_buffer->head + 1) % UART_BUFFER_SIZE;
 8000846:	4b13      	ldr	r3, [pc, #76]	@ (8000894 <Uart_write+0x5c>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800084c:	3301      	adds	r3, #1
 800084e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000852:	60fb      	str	r3, [r7, #12]

		// If the output buffer is full, there's nothing for it other than to
		// wait for the interrupt handler to empty it a bit
		// ???: return 0 here instead?
		while (i == _tx_buffer->tail);
 8000854:	bf00      	nop
 8000856:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <Uart_write+0x5c>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	429a      	cmp	r2, r3
 8000860:	d0f9      	beq.n	8000856 <Uart_write+0x1e>

		_tx_buffer->buffer[_tx_buffer->head] = (uint8_t)c;
 8000862:	4b0c      	ldr	r3, [pc, #48]	@ (8000894 <Uart_write+0x5c>)
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	4b0b      	ldr	r3, [pc, #44]	@ (8000894 <Uart_write+0x5c>)
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086c:	6879      	ldr	r1, [r7, #4]
 800086e:	b2c9      	uxtb	r1, r1
 8000870:	54d1      	strb	r1, [r2, r3]
		_tx_buffer->head = i;
 8000872:	4b08      	ldr	r3, [pc, #32]	@ (8000894 <Uart_write+0x5c>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	68fa      	ldr	r2, [r7, #12]
 8000878:	641a      	str	r2, [r3, #64]	@ 0x40

		__HAL_UART_ENABLE_IT(uart, UART_IT_TXE); // Enable UART transmission interrupt
 800087a:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <Uart_write+0x60>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	68da      	ldr	r2, [r3, #12]
 8000880:	4b05      	ldr	r3, [pc, #20]	@ (8000898 <Uart_write+0x60>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000888:	60da      	str	r2, [r3, #12]
	}
}
 800088a:	bf00      	nop
 800088c:	3714      	adds	r7, #20
 800088e:	46bd      	mov	sp, r7
 8000890:	bc80      	pop	{r7}
 8000892:	4770      	bx	lr
 8000894:	20000270 	.word	0x20000270
 8000898:	20000274 	.word	0x20000274

0800089c <IsDataAvailable>:

int IsDataAvailable(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 80008a0:	4b08      	ldr	r3, [pc, #32]	@ (80008c4 <IsDataAvailable+0x28>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008a6:	b29a      	uxth	r2, r3
 80008a8:	4b06      	ldr	r3, [pc, #24]	@ (80008c4 <IsDataAvailable+0x28>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ae:	b29b      	uxth	r3, r3
 80008b0:	1ad3      	subs	r3, r2, r3
 80008b2:	b29b      	uxth	r3, r3
 80008b4:	3340      	adds	r3, #64	@ 0x40
 80008b6:	b29b      	uxth	r3, r3
 80008b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80008bc:	4618      	mov	r0, r3
 80008be:	46bd      	mov	sp, r7
 80008c0:	bc80      	pop	{r7}
 80008c2:	4770      	bx	lr
 80008c4:	2000026c 	.word	0x2000026c

080008c8 <Uart_sendstring>:

void Uart_sendstring (const char *s)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b082      	sub	sp, #8
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
	while(*s) Uart_write(*s++);
 80008d0:	e006      	b.n	80008e0 <Uart_sendstring+0x18>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	1c5a      	adds	r2, r3, #1
 80008d6:	607a      	str	r2, [r7, #4]
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	4618      	mov	r0, r3
 80008dc:	f7ff ffac 	bl	8000838 <Uart_write>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d1f4      	bne.n	80008d2 <Uart_sendstring+0xa>
}
 80008e8:	bf00      	nop
 80008ea:	bf00      	nop
 80008ec:	3708      	adds	r7, #8
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}

080008f2 <GetDataFromBuffer>:

  while(*s) Uart_write(*s++);
}

void GetDataFromBuffer (char *startString, char *endString, char *buffertocopyfrom, char *buffertocopyinto)
{
 80008f2:	b580      	push	{r7, lr}
 80008f4:	b08c      	sub	sp, #48	@ 0x30
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	60f8      	str	r0, [r7, #12]
 80008fa:	60b9      	str	r1, [r7, #8]
 80008fc:	607a      	str	r2, [r7, #4]
 80008fe:	603b      	str	r3, [r7, #0]
	int startStringLength = strlen (startString);
 8000900:	68f8      	ldr	r0, [r7, #12]
 8000902:	f7ff fc2d 	bl	8000160 <strlen>
 8000906:	4603      	mov	r3, r0
 8000908:	623b      	str	r3, [r7, #32]
	int endStringLength   = strlen (endString);
 800090a:	68b8      	ldr	r0, [r7, #8]
 800090c:	f7ff fc28 	bl	8000160 <strlen>
 8000910:	4603      	mov	r3, r0
 8000912:	61fb      	str	r3, [r7, #28]
	int so_far = 0;
 8000914:	2300      	movs	r3, #0
 8000916:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int indx = 0;
 8000918:	2300      	movs	r3, #0
 800091a:	62bb      	str	r3, [r7, #40]	@ 0x28
	int startposition = 0;
 800091c:	2300      	movs	r3, #0
 800091e:	61bb      	str	r3, [r7, #24]
	int endposition = 0;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]

repeat1:
	while (startString[so_far] != buffertocopyfrom[indx]) indx++;
 8000924:	e002      	b.n	800092c <GetDataFromBuffer+0x3a>
 8000926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000928:	3301      	adds	r3, #1
 800092a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800092c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800092e:	68fa      	ldr	r2, [r7, #12]
 8000930:	4413      	add	r3, r2
 8000932:	781a      	ldrb	r2, [r3, #0]
 8000934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000936:	6879      	ldr	r1, [r7, #4]
 8000938:	440b      	add	r3, r1
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	429a      	cmp	r2, r3
 800093e:	d1f2      	bne.n	8000926 <GetDataFromBuffer+0x34>
	if (startString[so_far] == buffertocopyfrom[indx])
 8000940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000942:	68fa      	ldr	r2, [r7, #12]
 8000944:	4413      	add	r3, r2
 8000946:	781a      	ldrb	r2, [r3, #0]
 8000948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800094a:	6879      	ldr	r1, [r7, #4]
 800094c:	440b      	add	r3, r1
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	429a      	cmp	r2, r3
 8000952:	d110      	bne.n	8000976 <GetDataFromBuffer+0x84>
	{
		while (startString[so_far] == buffertocopyfrom[indx])
 8000954:	e005      	b.n	8000962 <GetDataFromBuffer+0x70>
		{
			so_far++;
 8000956:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000958:	3301      	adds	r3, #1
 800095a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			indx++;
 800095c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800095e:	3301      	adds	r3, #1
 8000960:	62bb      	str	r3, [r7, #40]	@ 0x28
		while (startString[so_far] == buffertocopyfrom[indx])
 8000962:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000964:	68fa      	ldr	r2, [r7, #12]
 8000966:	4413      	add	r3, r2
 8000968:	781a      	ldrb	r2, [r3, #0]
 800096a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800096c:	6879      	ldr	r1, [r7, #4]
 800096e:	440b      	add	r3, r1
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	429a      	cmp	r2, r3
 8000974:	d0ef      	beq.n	8000956 <GetDataFromBuffer+0x64>
		}
	}

	if (so_far == startStringLength) startposition = indx;
 8000976:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000978:	6a3b      	ldr	r3, [r7, #32]
 800097a:	429a      	cmp	r2, r3
 800097c:	d104      	bne.n	8000988 <GetDataFromBuffer+0x96>
 800097e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000980:	61bb      	str	r3, [r7, #24]
	{
		so_far =0;
		goto repeat1;
	}

	so_far = 0;
 8000982:	2300      	movs	r3, #0
 8000984:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000986:	e006      	b.n	8000996 <GetDataFromBuffer+0xa4>
		so_far =0;
 8000988:	2300      	movs	r3, #0
 800098a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		goto repeat1;
 800098c:	e7ca      	b.n	8000924 <GetDataFromBuffer+0x32>

repeat2:
	while (endString[so_far] != buffertocopyfrom[indx]) indx++;
 800098e:	e002      	b.n	8000996 <GetDataFromBuffer+0xa4>
 8000990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000992:	3301      	adds	r3, #1
 8000994:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000998:	68ba      	ldr	r2, [r7, #8]
 800099a:	4413      	add	r3, r2
 800099c:	781a      	ldrb	r2, [r3, #0]
 800099e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009a0:	6879      	ldr	r1, [r7, #4]
 80009a2:	440b      	add	r3, r1
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	429a      	cmp	r2, r3
 80009a8:	d1f2      	bne.n	8000990 <GetDataFromBuffer+0x9e>
	if (endString[so_far] == buffertocopyfrom[indx])
 80009aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009ac:	68ba      	ldr	r2, [r7, #8]
 80009ae:	4413      	add	r3, r2
 80009b0:	781a      	ldrb	r2, [r3, #0]
 80009b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009b4:	6879      	ldr	r1, [r7, #4]
 80009b6:	440b      	add	r3, r1
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d110      	bne.n	80009e0 <GetDataFromBuffer+0xee>
	{
		while (endString[so_far] == buffertocopyfrom[indx])
 80009be:	e005      	b.n	80009cc <GetDataFromBuffer+0xda>
		{
			so_far++;
 80009c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009c2:	3301      	adds	r3, #1
 80009c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			indx++;
 80009c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009c8:	3301      	adds	r3, #1
 80009ca:	62bb      	str	r3, [r7, #40]	@ 0x28
		while (endString[so_far] == buffertocopyfrom[indx])
 80009cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80009ce:	68ba      	ldr	r2, [r7, #8]
 80009d0:	4413      	add	r3, r2
 80009d2:	781a      	ldrb	r2, [r3, #0]
 80009d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80009d6:	6879      	ldr	r1, [r7, #4]
 80009d8:	440b      	add	r3, r1
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	429a      	cmp	r2, r3
 80009de:	d0ef      	beq.n	80009c0 <GetDataFromBuffer+0xce>
		}
	}

	if (so_far == endStringLength) endposition = indx-endStringLength;
 80009e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80009e2:	69fb      	ldr	r3, [r7, #28]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d10a      	bne.n	80009fe <GetDataFromBuffer+0x10c>
 80009e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	617b      	str	r3, [r7, #20]
	{
		so_far =0;
		goto repeat2;
	}

	so_far = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	indx=0;
 80009f4:	2300      	movs	r3, #0
 80009f6:	62bb      	str	r3, [r7, #40]	@ 0x28

	for (int i=startposition; i<endposition; i++)
 80009f8:	69bb      	ldr	r3, [r7, #24]
 80009fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80009fc:	e010      	b.n	8000a20 <GetDataFromBuffer+0x12e>
		so_far =0;
 80009fe:	2300      	movs	r3, #0
 8000a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
		goto repeat2;
 8000a02:	e7c4      	b.n	800098e <GetDataFromBuffer+0x9c>
	{
		buffertocopyinto[indx] = buffertocopyfrom[i];
 8000a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a06:	687a      	ldr	r2, [r7, #4]
 8000a08:	441a      	add	r2, r3
 8000a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a0c:	6839      	ldr	r1, [r7, #0]
 8000a0e:	440b      	add	r3, r1
 8000a10:	7812      	ldrb	r2, [r2, #0]
 8000a12:	701a      	strb	r2, [r3, #0]
		indx++;
 8000a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a16:	3301      	adds	r3, #1
 8000a18:	62bb      	str	r3, [r7, #40]	@ 0x28
	for (int i=startposition; i<endposition; i++)
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	429a      	cmp	r2, r3
 8000a26:	dbed      	blt.n	8000a04 <GetDataFromBuffer+0x112>
	}
}
 8000a28:	bf00      	nop
 8000a2a:	bf00      	nop
 8000a2c:	3730      	adds	r7, #48	@ 0x30
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <Uart_flush>:

void Uart_flush (void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	memset(_rx_buffer->buffer,'\0', UART_BUFFER_SIZE);
 8000a38:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <Uart_flush+0x20>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2240      	movs	r2, #64	@ 0x40
 8000a3e:	2100      	movs	r1, #0
 8000a40:	4618      	mov	r0, r3
 8000a42:	f001 fb65 	bl	8002110 <memset>
	_rx_buffer->head = 0;
 8000a46:	4b03      	ldr	r3, [pc, #12]	@ (8000a54 <Uart_flush+0x20>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000a4e:	bf00      	nop
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	2000026c 	.word	0x2000026c

08000a58 <Uart_peek>:

int Uart_peek()
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8000a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a88 <Uart_peek+0x30>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a62:	4b09      	ldr	r3, [pc, #36]	@ (8000a88 <Uart_peek+0x30>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d102      	bne.n	8000a72 <Uart_peek+0x1a>
  {
    return -1;
 8000a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a70:	e005      	b.n	8000a7e <Uart_peek+0x26>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8000a72:	4b05      	ldr	r3, [pc, #20]	@ (8000a88 <Uart_peek+0x30>)
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	4b04      	ldr	r3, [pc, #16]	@ (8000a88 <Uart_peek+0x30>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a7c:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	2000026c 	.word	0x2000026c

08000a8c <Copy_upto>:


int Copy_upto (char *string, char *buffertocopyinto)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8000a9a:	6878      	ldr	r0, [r7, #4]
 8000a9c:	f7ff fb60 	bl	8000160 <strlen>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	613b      	str	r3, [r7, #16]

again:
	while (!IsDataAvailable());
 8000aa8:	bf00      	nop
 8000aaa:	f7ff fef7 	bl	800089c <IsDataAvailable>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d0fa      	beq.n	8000aaa <Copy_upto+0x1e>
	while (Uart_peek() != string[so_far])
 8000ab4:	e01b      	b.n	8000aee <Copy_upto+0x62>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8000ab6:	4b2e      	ldr	r3, [pc, #184]	@ (8000b70 <Copy_upto+0xe4>)
 8000ab8:	6819      	ldr	r1, [r3, #0]
 8000aba:	4b2d      	ldr	r3, [pc, #180]	@ (8000b70 <Copy_upto+0xe4>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	6838      	ldr	r0, [r7, #0]
 8000ac4:	4403      	add	r3, r0
 8000ac6:	5c8a      	ldrb	r2, [r1, r2]
 8000ac8:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8000aca:	4b29      	ldr	r3, [pc, #164]	@ (8000b70 <Copy_upto+0xe4>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad0:	1c5a      	adds	r2, r3, #1
 8000ad2:	4b27      	ldr	r3, [pc, #156]	@ (8000b70 <Copy_upto+0xe4>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000ada:	645a      	str	r2, [r3, #68]	@ 0x44
			indx++;
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8000ae2:	bf00      	nop
 8000ae4:	f7ff feda 	bl	800089c <IsDataAvailable>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d0fa      	beq.n	8000ae4 <Copy_upto+0x58>
	while (Uart_peek() != string[so_far])
 8000aee:	f7ff ffb3 	bl	8000a58 <Uart_peek>
 8000af2:	4601      	mov	r1, r0
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	687a      	ldr	r2, [r7, #4]
 8000af8:	4413      	add	r3, r2
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	4299      	cmp	r1, r3
 8000afe:	d1da      	bne.n	8000ab6 <Copy_upto+0x2a>

		}
	while (Uart_peek() == string [so_far])
 8000b00:	e019      	b.n	8000b36 <Copy_upto+0xaa>
	{
		so_far++;
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	3301      	adds	r3, #1
 8000b06:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 8000b08:	f7ff fe70 	bl	80007ec <Uart_read>
 8000b0c:	4601      	mov	r1, r0
 8000b0e:	693b      	ldr	r3, [r7, #16]
 8000b10:	1c5a      	adds	r2, r3, #1
 8000b12:	613a      	str	r2, [r7, #16]
 8000b14:	461a      	mov	r2, r3
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	4413      	add	r3, r2
 8000b1a:	b2ca      	uxtb	r2, r1
 8000b1c:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 8000b1e:	697a      	ldr	r2, [r7, #20]
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	429a      	cmp	r2, r3
 8000b24:	d101      	bne.n	8000b2a <Copy_upto+0x9e>
 8000b26:	2301      	movs	r3, #1
 8000b28:	e01d      	b.n	8000b66 <Copy_upto+0xda>
		while (!IsDataAvailable());
 8000b2a:	bf00      	nop
 8000b2c:	f7ff feb6 	bl	800089c <IsDataAvailable>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d0fa      	beq.n	8000b2c <Copy_upto+0xa0>
	while (Uart_peek() == string [so_far])
 8000b36:	f7ff ff8f 	bl	8000a58 <Uart_peek>
 8000b3a:	4601      	mov	r1, r0
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	4413      	add	r3, r2
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	4299      	cmp	r1, r3
 8000b46:	d0dc      	beq.n	8000b02 <Copy_upto+0x76>
	}

	if (so_far != len)
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	d002      	beq.n	8000b56 <Copy_upto+0xca>
	{
		so_far = 0;
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]
		goto again;
 8000b54:	e7a8      	b.n	8000aa8 <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 8000b56:	697a      	ldr	r2, [r7, #20]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d101      	bne.n	8000b62 <Copy_upto+0xd6>
 8000b5e:	2301      	movs	r3, #1
 8000b60:	e001      	b.n	8000b66 <Copy_upto+0xda>
	else return -1;
 8000b62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3718      	adds	r7, #24
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	2000026c 	.word	0x2000026c

08000b74 <Get_after>:

int Get_after (char *string, uint8_t numberofchars, char *buffertosave)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	607a      	str	r2, [r7, #4]
 8000b80:	72fb      	strb	r3, [r7, #11]

	while (Wait_for(string) != 1);
 8000b82:	bf00      	nop
 8000b84:	68f8      	ldr	r0, [r7, #12]
 8000b86:	f000 f821 	bl	8000bcc <Wait_for>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d1f9      	bne.n	8000b84 <Get_after+0x10>
	for (int indx=0; indx<numberofchars; indx++)
 8000b90:	2300      	movs	r3, #0
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	e010      	b.n	8000bb8 <Get_after+0x44>
	{
		while (!(IsDataAvailable()));
 8000b96:	bf00      	nop
 8000b98:	f7ff fe80 	bl	800089c <IsDataAvailable>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d0fa      	beq.n	8000b98 <Get_after+0x24>
		buffertosave[indx] = Uart_read();
 8000ba2:	f7ff fe23 	bl	80007ec <Uart_read>
 8000ba6:	4601      	mov	r1, r0
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	687a      	ldr	r2, [r7, #4]
 8000bac:	4413      	add	r3, r2
 8000bae:	b2ca      	uxtb	r2, r1
 8000bb0:	701a      	strb	r2, [r3, #0]
	for (int indx=0; indx<numberofchars; indx++)
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	7afb      	ldrb	r3, [r7, #11]
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	dbea      	blt.n	8000b96 <Get_after+0x22>
	}
	return 1;
 8000bc0:	2301      	movs	r3, #1
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3718      	adds	r7, #24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
	...

08000bcc <Wait_for>:


int Wait_for (char *string)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	int so_far =0;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f7ff fac1 	bl	8000160 <strlen>
 8000bde:	4603      	mov	r3, r0
 8000be0:	60bb      	str	r3, [r7, #8]

again:
	while (!IsDataAvailable());
 8000be2:	bf00      	nop
 8000be4:	f7ff fe5a 	bl	800089c <IsDataAvailable>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d0fa      	beq.n	8000be4 <Wait_for+0x18>
	while (Uart_peek() != string[so_far]) _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8000bee:	e008      	b.n	8000c02 <Wait_for+0x36>
 8000bf0:	4b1f      	ldr	r3, [pc, #124]	@ (8000c70 <Wait_for+0xa4>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bf6:	1c5a      	adds	r2, r3, #1
 8000bf8:	4b1d      	ldr	r3, [pc, #116]	@ (8000c70 <Wait_for+0xa4>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000c00:	645a      	str	r2, [r3, #68]	@ 0x44
 8000c02:	f7ff ff29 	bl	8000a58 <Uart_peek>
 8000c06:	4601      	mov	r1, r0
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	4299      	cmp	r1, r3
 8000c12:	d1ed      	bne.n	8000bf0 <Wait_for+0x24>
	while (Uart_peek() == string [so_far])
 8000c14:	e010      	b.n	8000c38 <Wait_for+0x6c>
	{
		so_far++;
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	60fb      	str	r3, [r7, #12]
		Uart_read();
 8000c1c:	f7ff fde6 	bl	80007ec <Uart_read>
		if (so_far == len) return 1;
 8000c20:	68fa      	ldr	r2, [r7, #12]
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d101      	bne.n	8000c2c <Wait_for+0x60>
 8000c28:	2301      	movs	r3, #1
 8000c2a:	e01d      	b.n	8000c68 <Wait_for+0x9c>
		while (!IsDataAvailable());
 8000c2c:	bf00      	nop
 8000c2e:	f7ff fe35 	bl	800089c <IsDataAvailable>
 8000c32:	4603      	mov	r3, r0
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d0fa      	beq.n	8000c2e <Wait_for+0x62>
	while (Uart_peek() == string [so_far])
 8000c38:	f7ff ff0e 	bl	8000a58 <Uart_peek>
 8000c3c:	4601      	mov	r1, r0
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	687a      	ldr	r2, [r7, #4]
 8000c42:	4413      	add	r3, r2
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	4299      	cmp	r1, r3
 8000c48:	d0e5      	beq.n	8000c16 <Wait_for+0x4a>
	}

	if (so_far != len)
 8000c4a:	68fa      	ldr	r2, [r7, #12]
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d002      	beq.n	8000c58 <Wait_for+0x8c>
	{
		so_far = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60fb      	str	r3, [r7, #12]
		goto again;
 8000c56:	e7c4      	b.n	8000be2 <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 8000c58:	68fa      	ldr	r2, [r7, #12]
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d101      	bne.n	8000c64 <Wait_for+0x98>
 8000c60:	2301      	movs	r3, #1
 8000c62:	e001      	b.n	8000c68 <Wait_for+0x9c>
	else return -1;
 8000c64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3710      	adds	r7, #16
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	2000026c 	.word	0x2000026c

08000c74 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b086      	sub	sp, #24
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	68db      	ldr	r3, [r3, #12]
 8000c8a:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	f003 0320 	and.w	r3, r3, #32
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d013      	beq.n	8000cbe <Uart_isr+0x4a>
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	f003 0320 	and.w	r3, r3, #32
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d00e      	beq.n	8000cbe <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 8000cae:	4b1c      	ldr	r3, [pc, #112]	@ (8000d20 <Uart_isr+0xac>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	4611      	mov	r1, r2
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff fd28 	bl	800070c <store_char>
        return;
 8000cbc:	e02c      	b.n	8000d18 <Uart_isr+0xa4>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d027      	beq.n	8000d18 <Uart_isr+0xa4>
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d022      	beq.n	8000d18 <Uart_isr+0xa4>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 8000cd2:	4b14      	ldr	r3, [pc, #80]	@ (8000d24 <Uart_isr+0xb0>)
 8000cd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cd6:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <Uart_isr+0xb0>)
 8000cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d108      	bne.n	8000cf0 <Uart_isr+0x7c>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	68da      	ldr	r2, [r3, #12]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000cec:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 8000cee:	e012      	b.n	8000d16 <Uart_isr+0xa2>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8000cf0:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <Uart_isr+0xb0>)
 8000cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cf4:	4a0b      	ldr	r2, [pc, #44]	@ (8000d24 <Uart_isr+0xb0>)
 8000cf6:	5cd3      	ldrb	r3, [r2, r3]
 8000cf8:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8000d24 <Uart_isr+0xb0>)
 8000cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cfe:	3301      	adds	r3, #1
 8000d00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000d04:	4a07      	ldr	r2, [pc, #28]	@ (8000d24 <Uart_isr+0xb0>)
 8000d06:	6453      	str	r3, [r2, #68]	@ 0x44
    	      huart->Instance->SR;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	7bba      	ldrb	r2, [r7, #14]
 8000d14:	605a      	str	r2, [r3, #4]
    	return;
 8000d16:	bf00      	nop
    }
}
 8000d18:	3718      	adds	r7, #24
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	2000026c 	.word	0x2000026c
 8000d24:	20000224 	.word	0x20000224

08000d28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d2c:	f000 f9ca 	bl	80010c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d30:	f000 f812 	bl	8000d58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d34:	f000 f880 	bl	8000e38 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000d38:	f000 f854 	bl	8000de4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  ESP_Init("Minh Ne", "0123456789", "192.168.0.102");
 8000d3c:	4a03      	ldr	r2, [pc, #12]	@ (8000d4c <main+0x24>)
 8000d3e:	4904      	ldr	r1, [pc, #16]	@ (8000d50 <main+0x28>)
 8000d40:	4804      	ldr	r0, [pc, #16]	@ (8000d54 <main+0x2c>)
 8000d42:	f7ff fa2f 	bl	80001a4 <ESP_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Server_Start();
 8000d46:	f7ff fc05 	bl	8000554 <Server_Start>
 8000d4a:	e7fc      	b.n	8000d46 <main+0x1e>
 8000d4c:	08003158 	.word	0x08003158
 8000d50:	08003168 	.word	0x08003168
 8000d54:	08003174 	.word	0x08003174

08000d58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b090      	sub	sp, #64	@ 0x40
 8000d5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d5e:	f107 0318 	add.w	r3, r7, #24
 8000d62:	2228      	movs	r2, #40	@ 0x28
 8000d64:	2100      	movs	r1, #0
 8000d66:	4618      	mov	r0, r3
 8000d68:	f001 f9d2 	bl	8002110 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
 8000d78:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d7e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d84:	2300      	movs	r3, #0
 8000d86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d96:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d9c:	f107 0318 	add.w	r3, r7, #24
 8000da0:	4618      	mov	r0, r3
 8000da2:	f000 fca7 	bl	80016f4 <HAL_RCC_OscConfig>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000dac:	f000 f866 	bl	8000e7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000db0:	230f      	movs	r3, #15
 8000db2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db4:	2302      	movs	r3, #2
 8000db6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db8:	2300      	movs	r3, #0
 8000dba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dc6:	1d3b      	adds	r3, r7, #4
 8000dc8:	2102      	movs	r1, #2
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f000 ff14 	bl	8001bf8 <HAL_RCC_ClockConfig>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000dd6:	f000 f851 	bl	8000e7c <Error_Handler>
  }
}
 8000dda:	bf00      	nop
 8000ddc:	3740      	adds	r7, #64	@ 0x40
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000de8:	4b11      	ldr	r3, [pc, #68]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000dea:	4a12      	ldr	r2, [pc, #72]	@ (8000e34 <MX_USART1_UART_Init+0x50>)
 8000dec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dee:	4b10      	ldr	r3, [pc, #64]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000df0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000df4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000df6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e02:	4b0b      	ldr	r3, [pc, #44]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e08:	4b09      	ldr	r3, [pc, #36]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e0a:	220c      	movs	r2, #12
 8000e0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0e:	4b08      	ldr	r3, [pc, #32]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e14:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e1a:	4805      	ldr	r0, [pc, #20]	@ (8000e30 <MX_USART1_UART_Init+0x4c>)
 8000e1c:	f001 f87a 	bl	8001f14 <HAL_UART_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e26:	f000 f829 	bl	8000e7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e2a:	bf00      	nop
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	20000274 	.word	0x20000274
 8000e34:	40013800 	.word	0x40013800

08000e38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e78 <MX_GPIO_Init+0x40>)
 8000e40:	699b      	ldr	r3, [r3, #24]
 8000e42:	4a0d      	ldr	r2, [pc, #52]	@ (8000e78 <MX_GPIO_Init+0x40>)
 8000e44:	f043 0320 	orr.w	r3, r3, #32
 8000e48:	6193      	str	r3, [r2, #24]
 8000e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e78 <MX_GPIO_Init+0x40>)
 8000e4c:	699b      	ldr	r3, [r3, #24]
 8000e4e:	f003 0320 	and.w	r3, r3, #32
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e56:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <MX_GPIO_Init+0x40>)
 8000e58:	699b      	ldr	r3, [r3, #24]
 8000e5a:	4a07      	ldr	r2, [pc, #28]	@ (8000e78 <MX_GPIO_Init+0x40>)
 8000e5c:	f043 0304 	orr.w	r3, r3, #4
 8000e60:	6193      	str	r3, [r2, #24]
 8000e62:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <MX_GPIO_Init+0x40>)
 8000e64:	699b      	ldr	r3, [r3, #24]
 8000e66:	f003 0304 	and.w	r3, r3, #4
 8000e6a:	603b      	str	r3, [r7, #0]
 8000e6c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e6e:	bf00      	nop
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bc80      	pop	{r7}
 8000e76:	4770      	bx	lr
 8000e78:	40021000 	.word	0x40021000

08000e7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e80:	b672      	cpsid	i
}
 8000e82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e84:	bf00      	nop
 8000e86:	e7fd      	b.n	8000e84 <Error_Handler+0x8>

08000e88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ee4 <HAL_MspInit+0x5c>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	4a14      	ldr	r2, [pc, #80]	@ (8000ee4 <HAL_MspInit+0x5c>)
 8000e94:	f043 0301 	orr.w	r3, r3, #1
 8000e98:	6193      	str	r3, [r2, #24]
 8000e9a:	4b12      	ldr	r3, [pc, #72]	@ (8000ee4 <HAL_MspInit+0x5c>)
 8000e9c:	699b      	ldr	r3, [r3, #24]
 8000e9e:	f003 0301 	and.w	r3, r3, #1
 8000ea2:	60bb      	str	r3, [r7, #8]
 8000ea4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee4 <HAL_MspInit+0x5c>)
 8000ea8:	69db      	ldr	r3, [r3, #28]
 8000eaa:	4a0e      	ldr	r2, [pc, #56]	@ (8000ee4 <HAL_MspInit+0x5c>)
 8000eac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eb0:	61d3      	str	r3, [r2, #28]
 8000eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee4 <HAL_MspInit+0x5c>)
 8000eb4:	69db      	ldr	r3, [r3, #28]
 8000eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eba:	607b      	str	r3, [r7, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee8 <HAL_MspInit+0x60>)
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000eca:	60fb      	str	r3, [r7, #12]
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ed2:	60fb      	str	r3, [r7, #12]
 8000ed4:	4a04      	ldr	r2, [pc, #16]	@ (8000ee8 <HAL_MspInit+0x60>)
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eda:	bf00      	nop
 8000edc:	3714      	adds	r7, #20
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	40010000 	.word	0x40010000

08000eec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b088      	sub	sp, #32
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef4:	f107 0310 	add.w	r3, r7, #16
 8000ef8:	2200      	movs	r2, #0
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	605a      	str	r2, [r3, #4]
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a20      	ldr	r2, [pc, #128]	@ (8000f88 <HAL_UART_MspInit+0x9c>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d139      	bne.n	8000f80 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f8c <HAL_UART_MspInit+0xa0>)
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	4a1e      	ldr	r2, [pc, #120]	@ (8000f8c <HAL_UART_MspInit+0xa0>)
 8000f12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f16:	6193      	str	r3, [r2, #24]
 8000f18:	4b1c      	ldr	r3, [pc, #112]	@ (8000f8c <HAL_UART_MspInit+0xa0>)
 8000f1a:	699b      	ldr	r3, [r3, #24]
 8000f1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f20:	60fb      	str	r3, [r7, #12]
 8000f22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f24:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <HAL_UART_MspInit+0xa0>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4a18      	ldr	r2, [pc, #96]	@ (8000f8c <HAL_UART_MspInit+0xa0>)
 8000f2a:	f043 0304 	orr.w	r3, r3, #4
 8000f2e:	6193      	str	r3, [r2, #24]
 8000f30:	4b16      	ldr	r3, [pc, #88]	@ (8000f8c <HAL_UART_MspInit+0xa0>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0304 	and.w	r3, r3, #4
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f3c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f40:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f42:	2302      	movs	r3, #2
 8000f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f46:	2303      	movs	r3, #3
 8000f48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f4a:	f107 0310 	add.w	r3, r7, #16
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480f      	ldr	r0, [pc, #60]	@ (8000f90 <HAL_UART_MspInit+0xa4>)
 8000f52:	f000 fa4b 	bl	80013ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	f107 0310 	add.w	r3, r7, #16
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4809      	ldr	r0, [pc, #36]	@ (8000f90 <HAL_UART_MspInit+0xa4>)
 8000f6c:	f000 fa3e 	bl	80013ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2100      	movs	r1, #0
 8000f74:	2025      	movs	r0, #37	@ 0x25
 8000f76:	f000 fa02 	bl	800137e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f7a:	2025      	movs	r0, #37	@ 0x25
 8000f7c:	f000 fa1b 	bl	80013b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f80:	bf00      	nop
 8000f82:	3720      	adds	r7, #32
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40013800 	.word	0x40013800
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	40010800 	.word	0x40010800

08000f94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <NMI_Handler+0x4>

08000f9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <HardFault_Handler+0x4>

08000fa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <MemManage_Handler+0x4>

08000fac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fb0:	bf00      	nop
 8000fb2:	e7fd      	b.n	8000fb0 <BusFault_Handler+0x4>

08000fb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fb8:	bf00      	nop
 8000fba:	e7fd      	b.n	8000fb8 <UsageFault_Handler+0x4>

08000fbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr

08000fc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fcc:	bf00      	nop
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bc80      	pop	{r7}
 8000fd2:	4770      	bx	lr

08000fd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr

08000fe0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fe4:	f000 f8b4 	bl	8001150 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}

08000fec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 8000ff0:	4802      	ldr	r0, [pc, #8]	@ (8000ffc <USART1_IRQHandler+0x10>)
 8000ff2:	f7ff fe3f 	bl	8000c74 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
//  HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000274 	.word	0x20000274

08001000 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001008:	4a14      	ldr	r2, [pc, #80]	@ (800105c <_sbrk+0x5c>)
 800100a:	4b15      	ldr	r3, [pc, #84]	@ (8001060 <_sbrk+0x60>)
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001014:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <_sbrk+0x64>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d102      	bne.n	8001022 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <_sbrk+0x64>)
 800101e:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <_sbrk+0x68>)
 8001020:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001022:	4b10      	ldr	r3, [pc, #64]	@ (8001064 <_sbrk+0x64>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	4413      	add	r3, r2
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	429a      	cmp	r2, r3
 800102e:	d207      	bcs.n	8001040 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001030:	f001 f886 	bl	8002140 <__errno>
 8001034:	4603      	mov	r3, r0
 8001036:	220c      	movs	r2, #12
 8001038:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
 800103e:	e009      	b.n	8001054 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001040:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <_sbrk+0x64>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001046:	4b07      	ldr	r3, [pc, #28]	@ (8001064 <_sbrk+0x64>)
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4413      	add	r3, r2
 800104e:	4a05      	ldr	r2, [pc, #20]	@ (8001064 <_sbrk+0x64>)
 8001050:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001052:	68fb      	ldr	r3, [r7, #12]
}
 8001054:	4618      	mov	r0, r3
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	20005000 	.word	0x20005000
 8001060:	00000400 	.word	0x00000400
 8001064:	200002bc 	.word	0x200002bc
 8001068:	20000410 	.word	0x20000410

0800106c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001078:	f7ff fff8 	bl	800106c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800107c:	480b      	ldr	r0, [pc, #44]	@ (80010ac <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800107e:	490c      	ldr	r1, [pc, #48]	@ (80010b0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001080:	4a0c      	ldr	r2, [pc, #48]	@ (80010b4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001084:	e002      	b.n	800108c <LoopCopyDataInit>

08001086 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001086:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001088:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800108a:	3304      	adds	r3, #4

0800108c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800108c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800108e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001090:	d3f9      	bcc.n	8001086 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001092:	4a09      	ldr	r2, [pc, #36]	@ (80010b8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001094:	4c09      	ldr	r4, [pc, #36]	@ (80010bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001096:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001098:	e001      	b.n	800109e <LoopFillZerobss>

0800109a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800109a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800109c:	3204      	adds	r2, #4

0800109e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800109e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a0:	d3fb      	bcc.n	800109a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010a2:	f001 f853 	bl	800214c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010a6:	f7ff fe3f 	bl	8000d28 <main>
  bx lr
 80010aa:	4770      	bx	lr
  ldr r0, =_sdata
 80010ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80010b4:	080031ec 	.word	0x080031ec
  ldr r2, =_sbss
 80010b8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80010bc:	2000040c 	.word	0x2000040c

080010c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c0:	e7fe      	b.n	80010c0 <ADC1_2_IRQHandler>
	...

080010c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010c8:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <HAL_Init+0x28>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a07      	ldr	r2, [pc, #28]	@ (80010ec <HAL_Init+0x28>)
 80010ce:	f043 0310 	orr.w	r3, r3, #16
 80010d2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d4:	2003      	movs	r0, #3
 80010d6:	f000 f947 	bl	8001368 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010da:	200f      	movs	r0, #15
 80010dc:	f000 f808 	bl	80010f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e0:	f7ff fed2 	bl	8000e88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40022000 	.word	0x40022000

080010f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010f8:	4b12      	ldr	r3, [pc, #72]	@ (8001144 <HAL_InitTick+0x54>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b12      	ldr	r3, [pc, #72]	@ (8001148 <HAL_InitTick+0x58>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001106:	fbb3 f3f1 	udiv	r3, r3, r1
 800110a:	fbb2 f3f3 	udiv	r3, r2, r3
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f95f 	bl	80013d2 <HAL_SYSTICK_Config>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e00e      	b.n	800113c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b0f      	cmp	r3, #15
 8001122:	d80a      	bhi.n	800113a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001124:	2200      	movs	r2, #0
 8001126:	6879      	ldr	r1, [r7, #4]
 8001128:	f04f 30ff 	mov.w	r0, #4294967295
 800112c:	f000 f927 	bl	800137e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001130:	4a06      	ldr	r2, [pc, #24]	@ (800114c <HAL_InitTick+0x5c>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001136:	2300      	movs	r3, #0
 8001138:	e000      	b.n	800113c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
}
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000014 	.word	0x20000014
 8001148:	2000001c 	.word	0x2000001c
 800114c:	20000018 	.word	0x20000018

08001150 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001154:	4b05      	ldr	r3, [pc, #20]	@ (800116c <HAL_IncTick+0x1c>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	461a      	mov	r2, r3
 800115a:	4b05      	ldr	r3, [pc, #20]	@ (8001170 <HAL_IncTick+0x20>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4413      	add	r3, r2
 8001160:	4a03      	ldr	r2, [pc, #12]	@ (8001170 <HAL_IncTick+0x20>)
 8001162:	6013      	str	r3, [r2, #0]
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	bc80      	pop	{r7}
 800116a:	4770      	bx	lr
 800116c:	2000001c 	.word	0x2000001c
 8001170:	200002c0 	.word	0x200002c0

08001174 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return uwTick;
 8001178:	4b02      	ldr	r3, [pc, #8]	@ (8001184 <HAL_GetTick+0x10>)
 800117a:	681b      	ldr	r3, [r3, #0]
}
 800117c:	4618      	mov	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	200002c0 	.word	0x200002c0

08001188 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001190:	f7ff fff0 	bl	8001174 <HAL_GetTick>
 8001194:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a0:	d005      	beq.n	80011ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011a2:	4b0a      	ldr	r3, [pc, #40]	@ (80011cc <HAL_Delay+0x44>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	461a      	mov	r2, r3
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	4413      	add	r3, r2
 80011ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011ae:	bf00      	nop
 80011b0:	f7ff ffe0 	bl	8001174 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	429a      	cmp	r2, r3
 80011be:	d8f7      	bhi.n	80011b0 <HAL_Delay+0x28>
  {
  }
}
 80011c0:	bf00      	nop
 80011c2:	bf00      	nop
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	2000001c 	.word	0x2000001c

080011d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f003 0307 	and.w	r3, r3, #7
 80011de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <__NVIC_SetPriorityGrouping+0x44>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011e6:	68ba      	ldr	r2, [r7, #8]
 80011e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011ec:	4013      	ands	r3, r2
 80011ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001200:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001202:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <__NVIC_SetPriorityGrouping+0x44>)
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	60d3      	str	r3, [r2, #12]
}
 8001208:	bf00      	nop
 800120a:	3714      	adds	r7, #20
 800120c:	46bd      	mov	sp, r7
 800120e:	bc80      	pop	{r7}
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800121c:	4b04      	ldr	r3, [pc, #16]	@ (8001230 <__NVIC_GetPriorityGrouping+0x18>)
 800121e:	68db      	ldr	r3, [r3, #12]
 8001220:	0a1b      	lsrs	r3, r3, #8
 8001222:	f003 0307 	and.w	r3, r3, #7
}
 8001226:	4618      	mov	r0, r3
 8001228:	46bd      	mov	sp, r7
 800122a:	bc80      	pop	{r7}
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800123e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001242:	2b00      	cmp	r3, #0
 8001244:	db0b      	blt.n	800125e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	f003 021f 	and.w	r2, r3, #31
 800124c:	4906      	ldr	r1, [pc, #24]	@ (8001268 <__NVIC_EnableIRQ+0x34>)
 800124e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001252:	095b      	lsrs	r3, r3, #5
 8001254:	2001      	movs	r0, #1
 8001256:	fa00 f202 	lsl.w	r2, r0, r2
 800125a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	bc80      	pop	{r7}
 8001266:	4770      	bx	lr
 8001268:	e000e100 	.word	0xe000e100

0800126c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	6039      	str	r1, [r7, #0]
 8001276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127c:	2b00      	cmp	r3, #0
 800127e:	db0a      	blt.n	8001296 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	b2da      	uxtb	r2, r3
 8001284:	490c      	ldr	r1, [pc, #48]	@ (80012b8 <__NVIC_SetPriority+0x4c>)
 8001286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800128a:	0112      	lsls	r2, r2, #4
 800128c:	b2d2      	uxtb	r2, r2
 800128e:	440b      	add	r3, r1
 8001290:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001294:	e00a      	b.n	80012ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	b2da      	uxtb	r2, r3
 800129a:	4908      	ldr	r1, [pc, #32]	@ (80012bc <__NVIC_SetPriority+0x50>)
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	3b04      	subs	r3, #4
 80012a4:	0112      	lsls	r2, r2, #4
 80012a6:	b2d2      	uxtb	r2, r2
 80012a8:	440b      	add	r3, r1
 80012aa:	761a      	strb	r2, [r3, #24]
}
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bc80      	pop	{r7}
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	e000e100 	.word	0xe000e100
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b089      	sub	sp, #36	@ 0x24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	f003 0307 	and.w	r3, r3, #7
 80012d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	f1c3 0307 	rsb	r3, r3, #7
 80012da:	2b04      	cmp	r3, #4
 80012dc:	bf28      	it	cs
 80012de:	2304      	movcs	r3, #4
 80012e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	3304      	adds	r3, #4
 80012e6:	2b06      	cmp	r3, #6
 80012e8:	d902      	bls.n	80012f0 <NVIC_EncodePriority+0x30>
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	3b03      	subs	r3, #3
 80012ee:	e000      	b.n	80012f2 <NVIC_EncodePriority+0x32>
 80012f0:	2300      	movs	r3, #0
 80012f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012f4:	f04f 32ff 	mov.w	r2, #4294967295
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	fa02 f303 	lsl.w	r3, r2, r3
 80012fe:	43da      	mvns	r2, r3
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	401a      	ands	r2, r3
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001308:	f04f 31ff 	mov.w	r1, #4294967295
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	fa01 f303 	lsl.w	r3, r1, r3
 8001312:	43d9      	mvns	r1, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001318:	4313      	orrs	r3, r2
         );
}
 800131a:	4618      	mov	r0, r3
 800131c:	3724      	adds	r7, #36	@ 0x24
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr

08001324 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3b01      	subs	r3, #1
 8001330:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001334:	d301      	bcc.n	800133a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001336:	2301      	movs	r3, #1
 8001338:	e00f      	b.n	800135a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800133a:	4a0a      	ldr	r2, [pc, #40]	@ (8001364 <SysTick_Config+0x40>)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	3b01      	subs	r3, #1
 8001340:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001342:	210f      	movs	r1, #15
 8001344:	f04f 30ff 	mov.w	r0, #4294967295
 8001348:	f7ff ff90 	bl	800126c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800134c:	4b05      	ldr	r3, [pc, #20]	@ (8001364 <SysTick_Config+0x40>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001352:	4b04      	ldr	r3, [pc, #16]	@ (8001364 <SysTick_Config+0x40>)
 8001354:	2207      	movs	r2, #7
 8001356:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	e000e010 	.word	0xe000e010

08001368 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f7ff ff2d 	bl	80011d0 <__NVIC_SetPriorityGrouping>
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800137e:	b580      	push	{r7, lr}
 8001380:	b086      	sub	sp, #24
 8001382:	af00      	add	r7, sp, #0
 8001384:	4603      	mov	r3, r0
 8001386:	60b9      	str	r1, [r7, #8]
 8001388:	607a      	str	r2, [r7, #4]
 800138a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001390:	f7ff ff42 	bl	8001218 <__NVIC_GetPriorityGrouping>
 8001394:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001396:	687a      	ldr	r2, [r7, #4]
 8001398:	68b9      	ldr	r1, [r7, #8]
 800139a:	6978      	ldr	r0, [r7, #20]
 800139c:	f7ff ff90 	bl	80012c0 <NVIC_EncodePriority>
 80013a0:	4602      	mov	r2, r0
 80013a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013a6:	4611      	mov	r1, r2
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff5f 	bl	800126c <__NVIC_SetPriority>
}
 80013ae:	bf00      	nop
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	4603      	mov	r3, r0
 80013be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff35 	bl	8001234 <__NVIC_EnableIRQ>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff ffa2 	bl	8001324 <SysTick_Config>
 80013e0:	4603      	mov	r3, r0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
	...

080013ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b08b      	sub	sp, #44	@ 0x2c
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013f6:	2300      	movs	r3, #0
 80013f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013fa:	2300      	movs	r3, #0
 80013fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013fe:	e169      	b.n	80016d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001400:	2201      	movs	r2, #1
 8001402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	69fa      	ldr	r2, [r7, #28]
 8001410:	4013      	ands	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	429a      	cmp	r2, r3
 800141a:	f040 8158 	bne.w	80016ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	4a9a      	ldr	r2, [pc, #616]	@ (800168c <HAL_GPIO_Init+0x2a0>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d05e      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 8001428:	4a98      	ldr	r2, [pc, #608]	@ (800168c <HAL_GPIO_Init+0x2a0>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d875      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 800142e:	4a98      	ldr	r2, [pc, #608]	@ (8001690 <HAL_GPIO_Init+0x2a4>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d058      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 8001434:	4a96      	ldr	r2, [pc, #600]	@ (8001690 <HAL_GPIO_Init+0x2a4>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d86f      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 800143a:	4a96      	ldr	r2, [pc, #600]	@ (8001694 <HAL_GPIO_Init+0x2a8>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d052      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 8001440:	4a94      	ldr	r2, [pc, #592]	@ (8001694 <HAL_GPIO_Init+0x2a8>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d869      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 8001446:	4a94      	ldr	r2, [pc, #592]	@ (8001698 <HAL_GPIO_Init+0x2ac>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d04c      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 800144c:	4a92      	ldr	r2, [pc, #584]	@ (8001698 <HAL_GPIO_Init+0x2ac>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d863      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 8001452:	4a92      	ldr	r2, [pc, #584]	@ (800169c <HAL_GPIO_Init+0x2b0>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d046      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 8001458:	4a90      	ldr	r2, [pc, #576]	@ (800169c <HAL_GPIO_Init+0x2b0>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d85d      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 800145e:	2b12      	cmp	r3, #18
 8001460:	d82a      	bhi.n	80014b8 <HAL_GPIO_Init+0xcc>
 8001462:	2b12      	cmp	r3, #18
 8001464:	d859      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 8001466:	a201      	add	r2, pc, #4	@ (adr r2, 800146c <HAL_GPIO_Init+0x80>)
 8001468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800146c:	080014e7 	.word	0x080014e7
 8001470:	080014c1 	.word	0x080014c1
 8001474:	080014d3 	.word	0x080014d3
 8001478:	08001515 	.word	0x08001515
 800147c:	0800151b 	.word	0x0800151b
 8001480:	0800151b 	.word	0x0800151b
 8001484:	0800151b 	.word	0x0800151b
 8001488:	0800151b 	.word	0x0800151b
 800148c:	0800151b 	.word	0x0800151b
 8001490:	0800151b 	.word	0x0800151b
 8001494:	0800151b 	.word	0x0800151b
 8001498:	0800151b 	.word	0x0800151b
 800149c:	0800151b 	.word	0x0800151b
 80014a0:	0800151b 	.word	0x0800151b
 80014a4:	0800151b 	.word	0x0800151b
 80014a8:	0800151b 	.word	0x0800151b
 80014ac:	0800151b 	.word	0x0800151b
 80014b0:	080014c9 	.word	0x080014c9
 80014b4:	080014dd 	.word	0x080014dd
 80014b8:	4a79      	ldr	r2, [pc, #484]	@ (80016a0 <HAL_GPIO_Init+0x2b4>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d013      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014be:	e02c      	b.n	800151a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	623b      	str	r3, [r7, #32]
          break;
 80014c6:	e029      	b.n	800151c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	3304      	adds	r3, #4
 80014ce:	623b      	str	r3, [r7, #32]
          break;
 80014d0:	e024      	b.n	800151c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	3308      	adds	r3, #8
 80014d8:	623b      	str	r3, [r7, #32]
          break;
 80014da:	e01f      	b.n	800151c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	330c      	adds	r3, #12
 80014e2:	623b      	str	r3, [r7, #32]
          break;
 80014e4:	e01a      	b.n	800151c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d102      	bne.n	80014f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014ee:	2304      	movs	r3, #4
 80014f0:	623b      	str	r3, [r7, #32]
          break;
 80014f2:	e013      	b.n	800151c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d105      	bne.n	8001508 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014fc:	2308      	movs	r3, #8
 80014fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	69fa      	ldr	r2, [r7, #28]
 8001504:	611a      	str	r2, [r3, #16]
          break;
 8001506:	e009      	b.n	800151c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001508:	2308      	movs	r3, #8
 800150a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	69fa      	ldr	r2, [r7, #28]
 8001510:	615a      	str	r2, [r3, #20]
          break;
 8001512:	e003      	b.n	800151c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
          break;
 8001518:	e000      	b.n	800151c <HAL_GPIO_Init+0x130>
          break;
 800151a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	2bff      	cmp	r3, #255	@ 0xff
 8001520:	d801      	bhi.n	8001526 <HAL_GPIO_Init+0x13a>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	e001      	b.n	800152a <HAL_GPIO_Init+0x13e>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3304      	adds	r3, #4
 800152a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	2bff      	cmp	r3, #255	@ 0xff
 8001530:	d802      	bhi.n	8001538 <HAL_GPIO_Init+0x14c>
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	e002      	b.n	800153e <HAL_GPIO_Init+0x152>
 8001538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800153a:	3b08      	subs	r3, #8
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	210f      	movs	r1, #15
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	fa01 f303 	lsl.w	r3, r1, r3
 800154c:	43db      	mvns	r3, r3
 800154e:	401a      	ands	r2, r3
 8001550:	6a39      	ldr	r1, [r7, #32]
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	fa01 f303 	lsl.w	r3, r1, r3
 8001558:	431a      	orrs	r2, r3
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001566:	2b00      	cmp	r3, #0
 8001568:	f000 80b1 	beq.w	80016ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800156c:	4b4d      	ldr	r3, [pc, #308]	@ (80016a4 <HAL_GPIO_Init+0x2b8>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	4a4c      	ldr	r2, [pc, #304]	@ (80016a4 <HAL_GPIO_Init+0x2b8>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6193      	str	r3, [r2, #24]
 8001578:	4b4a      	ldr	r3, [pc, #296]	@ (80016a4 <HAL_GPIO_Init+0x2b8>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	f003 0301 	and.w	r3, r3, #1
 8001580:	60bb      	str	r3, [r7, #8]
 8001582:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001584:	4a48      	ldr	r2, [pc, #288]	@ (80016a8 <HAL_GPIO_Init+0x2bc>)
 8001586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001588:	089b      	lsrs	r3, r3, #2
 800158a:	3302      	adds	r3, #2
 800158c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001590:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001594:	f003 0303 	and.w	r3, r3, #3
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	220f      	movs	r2, #15
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	43db      	mvns	r3, r3
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	4013      	ands	r3, r2
 80015a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a40      	ldr	r2, [pc, #256]	@ (80016ac <HAL_GPIO_Init+0x2c0>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d013      	beq.n	80015d8 <HAL_GPIO_Init+0x1ec>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	4a3f      	ldr	r2, [pc, #252]	@ (80016b0 <HAL_GPIO_Init+0x2c4>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d00d      	beq.n	80015d4 <HAL_GPIO_Init+0x1e8>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a3e      	ldr	r2, [pc, #248]	@ (80016b4 <HAL_GPIO_Init+0x2c8>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d007      	beq.n	80015d0 <HAL_GPIO_Init+0x1e4>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4a3d      	ldr	r2, [pc, #244]	@ (80016b8 <HAL_GPIO_Init+0x2cc>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d101      	bne.n	80015cc <HAL_GPIO_Init+0x1e0>
 80015c8:	2303      	movs	r3, #3
 80015ca:	e006      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015cc:	2304      	movs	r3, #4
 80015ce:	e004      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015d0:	2302      	movs	r3, #2
 80015d2:	e002      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015d4:	2301      	movs	r3, #1
 80015d6:	e000      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015d8:	2300      	movs	r3, #0
 80015da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015dc:	f002 0203 	and.w	r2, r2, #3
 80015e0:	0092      	lsls	r2, r2, #2
 80015e2:	4093      	lsls	r3, r2
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015ea:	492f      	ldr	r1, [pc, #188]	@ (80016a8 <HAL_GPIO_Init+0x2bc>)
 80015ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ee:	089b      	lsrs	r3, r3, #2
 80015f0:	3302      	adds	r3, #2
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d006      	beq.n	8001612 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001604:	4b2d      	ldr	r3, [pc, #180]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 8001606:	689a      	ldr	r2, [r3, #8]
 8001608:	492c      	ldr	r1, [pc, #176]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	4313      	orrs	r3, r2
 800160e:	608b      	str	r3, [r1, #8]
 8001610:	e006      	b.n	8001620 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001612:	4b2a      	ldr	r3, [pc, #168]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 8001614:	689a      	ldr	r2, [r3, #8]
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	43db      	mvns	r3, r3
 800161a:	4928      	ldr	r1, [pc, #160]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 800161c:	4013      	ands	r3, r2
 800161e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d006      	beq.n	800163a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800162c:	4b23      	ldr	r3, [pc, #140]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 800162e:	68da      	ldr	r2, [r3, #12]
 8001630:	4922      	ldr	r1, [pc, #136]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	4313      	orrs	r3, r2
 8001636:	60cb      	str	r3, [r1, #12]
 8001638:	e006      	b.n	8001648 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800163a:	4b20      	ldr	r3, [pc, #128]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 800163c:	68da      	ldr	r2, [r3, #12]
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	43db      	mvns	r3, r3
 8001642:	491e      	ldr	r1, [pc, #120]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 8001644:	4013      	ands	r3, r2
 8001646:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d006      	beq.n	8001662 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001654:	4b19      	ldr	r3, [pc, #100]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	4918      	ldr	r1, [pc, #96]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	4313      	orrs	r3, r2
 800165e:	604b      	str	r3, [r1, #4]
 8001660:	e006      	b.n	8001670 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001662:	4b16      	ldr	r3, [pc, #88]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 8001664:	685a      	ldr	r2, [r3, #4]
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	43db      	mvns	r3, r3
 800166a:	4914      	ldr	r1, [pc, #80]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 800166c:	4013      	ands	r3, r2
 800166e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d021      	beq.n	80016c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800167c:	4b0f      	ldr	r3, [pc, #60]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	490e      	ldr	r1, [pc, #56]	@ (80016bc <HAL_GPIO_Init+0x2d0>)
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	4313      	orrs	r3, r2
 8001686:	600b      	str	r3, [r1, #0]
 8001688:	e021      	b.n	80016ce <HAL_GPIO_Init+0x2e2>
 800168a:	bf00      	nop
 800168c:	10320000 	.word	0x10320000
 8001690:	10310000 	.word	0x10310000
 8001694:	10220000 	.word	0x10220000
 8001698:	10210000 	.word	0x10210000
 800169c:	10120000 	.word	0x10120000
 80016a0:	10110000 	.word	0x10110000
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40010000 	.word	0x40010000
 80016ac:	40010800 	.word	0x40010800
 80016b0:	40010c00 	.word	0x40010c00
 80016b4:	40011000 	.word	0x40011000
 80016b8:	40011400 	.word	0x40011400
 80016bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016c0:	4b0b      	ldr	r3, [pc, #44]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	43db      	mvns	r3, r3
 80016c8:	4909      	ldr	r1, [pc, #36]	@ (80016f0 <HAL_GPIO_Init+0x304>)
 80016ca:	4013      	ands	r3, r2
 80016cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d0:	3301      	adds	r3, #1
 80016d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016da:	fa22 f303 	lsr.w	r3, r2, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f47f ae8e 	bne.w	8001400 <HAL_GPIO_Init+0x14>
  }
}
 80016e4:	bf00      	nop
 80016e6:	bf00      	nop
 80016e8:	372c      	adds	r7, #44	@ 0x2c
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	40010400 	.word	0x40010400

080016f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e272      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	2b00      	cmp	r3, #0
 8001710:	f000 8087 	beq.w	8001822 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001714:	4b92      	ldr	r3, [pc, #584]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f003 030c 	and.w	r3, r3, #12
 800171c:	2b04      	cmp	r3, #4
 800171e:	d00c      	beq.n	800173a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001720:	4b8f      	ldr	r3, [pc, #572]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f003 030c 	and.w	r3, r3, #12
 8001728:	2b08      	cmp	r3, #8
 800172a:	d112      	bne.n	8001752 <HAL_RCC_OscConfig+0x5e>
 800172c:	4b8c      	ldr	r3, [pc, #560]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001734:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001738:	d10b      	bne.n	8001752 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800173a:	4b89      	ldr	r3, [pc, #548]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d06c      	beq.n	8001820 <HAL_RCC_OscConfig+0x12c>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d168      	bne.n	8001820 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e24c      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800175a:	d106      	bne.n	800176a <HAL_RCC_OscConfig+0x76>
 800175c:	4b80      	ldr	r3, [pc, #512]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a7f      	ldr	r2, [pc, #508]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001762:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001766:	6013      	str	r3, [r2, #0]
 8001768:	e02e      	b.n	80017c8 <HAL_RCC_OscConfig+0xd4>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d10c      	bne.n	800178c <HAL_RCC_OscConfig+0x98>
 8001772:	4b7b      	ldr	r3, [pc, #492]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a7a      	ldr	r2, [pc, #488]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001778:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800177c:	6013      	str	r3, [r2, #0]
 800177e:	4b78      	ldr	r3, [pc, #480]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a77      	ldr	r2, [pc, #476]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001784:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001788:	6013      	str	r3, [r2, #0]
 800178a:	e01d      	b.n	80017c8 <HAL_RCC_OscConfig+0xd4>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001794:	d10c      	bne.n	80017b0 <HAL_RCC_OscConfig+0xbc>
 8001796:	4b72      	ldr	r3, [pc, #456]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a71      	ldr	r2, [pc, #452]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 800179c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017a0:	6013      	str	r3, [r2, #0]
 80017a2:	4b6f      	ldr	r3, [pc, #444]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a6e      	ldr	r2, [pc, #440]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80017a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ac:	6013      	str	r3, [r2, #0]
 80017ae:	e00b      	b.n	80017c8 <HAL_RCC_OscConfig+0xd4>
 80017b0:	4b6b      	ldr	r3, [pc, #428]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a6a      	ldr	r2, [pc, #424]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80017b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017ba:	6013      	str	r3, [r2, #0]
 80017bc:	4b68      	ldr	r3, [pc, #416]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a67      	ldr	r2, [pc, #412]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80017c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017c6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d013      	beq.n	80017f8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d0:	f7ff fcd0 	bl	8001174 <HAL_GetTick>
 80017d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017d6:	e008      	b.n	80017ea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017d8:	f7ff fccc 	bl	8001174 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	2b64      	cmp	r3, #100	@ 0x64
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e200      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ea:	4b5d      	ldr	r3, [pc, #372]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d0f0      	beq.n	80017d8 <HAL_RCC_OscConfig+0xe4>
 80017f6:	e014      	b.n	8001822 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f8:	f7ff fcbc 	bl	8001174 <HAL_GetTick>
 80017fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017fe:	e008      	b.n	8001812 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001800:	f7ff fcb8 	bl	8001174 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b64      	cmp	r3, #100	@ 0x64
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e1ec      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001812:	4b53      	ldr	r3, [pc, #332]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1f0      	bne.n	8001800 <HAL_RCC_OscConfig+0x10c>
 800181e:	e000      	b.n	8001822 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d063      	beq.n	80018f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800182e:	4b4c      	ldr	r3, [pc, #304]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f003 030c 	and.w	r3, r3, #12
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00b      	beq.n	8001852 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800183a:	4b49      	ldr	r3, [pc, #292]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f003 030c 	and.w	r3, r3, #12
 8001842:	2b08      	cmp	r3, #8
 8001844:	d11c      	bne.n	8001880 <HAL_RCC_OscConfig+0x18c>
 8001846:	4b46      	ldr	r3, [pc, #280]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d116      	bne.n	8001880 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001852:	4b43      	ldr	r3, [pc, #268]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d005      	beq.n	800186a <HAL_RCC_OscConfig+0x176>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	691b      	ldr	r3, [r3, #16]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d001      	beq.n	800186a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e1c0      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800186a:	4b3d      	ldr	r3, [pc, #244]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	695b      	ldr	r3, [r3, #20]
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	4939      	ldr	r1, [pc, #228]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 800187a:	4313      	orrs	r3, r2
 800187c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800187e:	e03a      	b.n	80018f6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	691b      	ldr	r3, [r3, #16]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d020      	beq.n	80018ca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001888:	4b36      	ldr	r3, [pc, #216]	@ (8001964 <HAL_RCC_OscConfig+0x270>)
 800188a:	2201      	movs	r2, #1
 800188c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188e:	f7ff fc71 	bl	8001174 <HAL_GetTick>
 8001892:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001894:	e008      	b.n	80018a8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001896:	f7ff fc6d 	bl	8001174 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e1a1      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018a8:	4b2d      	ldr	r3, [pc, #180]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0f0      	beq.n	8001896 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	695b      	ldr	r3, [r3, #20]
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	4927      	ldr	r1, [pc, #156]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80018c4:	4313      	orrs	r3, r2
 80018c6:	600b      	str	r3, [r1, #0]
 80018c8:	e015      	b.n	80018f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ca:	4b26      	ldr	r3, [pc, #152]	@ (8001964 <HAL_RCC_OscConfig+0x270>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d0:	f7ff fc50 	bl	8001174 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018d8:	f7ff fc4c 	bl	8001174 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e180      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f0      	bne.n	80018d8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0308 	and.w	r3, r3, #8
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d03a      	beq.n	8001978 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d019      	beq.n	800193e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800190a:	4b17      	ldr	r3, [pc, #92]	@ (8001968 <HAL_RCC_OscConfig+0x274>)
 800190c:	2201      	movs	r2, #1
 800190e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001910:	f7ff fc30 	bl	8001174 <HAL_GetTick>
 8001914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001916:	e008      	b.n	800192a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001918:	f7ff fc2c 	bl	8001174 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e160      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800192a:	4b0d      	ldr	r3, [pc, #52]	@ (8001960 <HAL_RCC_OscConfig+0x26c>)
 800192c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d0f0      	beq.n	8001918 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001936:	2001      	movs	r0, #1
 8001938:	f000 face 	bl	8001ed8 <RCC_Delay>
 800193c:	e01c      	b.n	8001978 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800193e:	4b0a      	ldr	r3, [pc, #40]	@ (8001968 <HAL_RCC_OscConfig+0x274>)
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001944:	f7ff fc16 	bl	8001174 <HAL_GetTick>
 8001948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800194a:	e00f      	b.n	800196c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800194c:	f7ff fc12 	bl	8001174 <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d908      	bls.n	800196c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e146      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000
 8001964:	42420000 	.word	0x42420000
 8001968:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800196c:	4b92      	ldr	r3, [pc, #584]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 800196e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d1e9      	bne.n	800194c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	2b00      	cmp	r3, #0
 8001982:	f000 80a6 	beq.w	8001ad2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001986:	2300      	movs	r3, #0
 8001988:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800198a:	4b8b      	ldr	r3, [pc, #556]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 800198c:	69db      	ldr	r3, [r3, #28]
 800198e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d10d      	bne.n	80019b2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001996:	4b88      	ldr	r3, [pc, #544]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001998:	69db      	ldr	r3, [r3, #28]
 800199a:	4a87      	ldr	r2, [pc, #540]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 800199c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a0:	61d3      	str	r3, [r2, #28]
 80019a2:	4b85      	ldr	r3, [pc, #532]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019aa:	60bb      	str	r3, [r7, #8]
 80019ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019ae:	2301      	movs	r3, #1
 80019b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019b2:	4b82      	ldr	r3, [pc, #520]	@ (8001bbc <HAL_RCC_OscConfig+0x4c8>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d118      	bne.n	80019f0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019be:	4b7f      	ldr	r3, [pc, #508]	@ (8001bbc <HAL_RCC_OscConfig+0x4c8>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a7e      	ldr	r2, [pc, #504]	@ (8001bbc <HAL_RCC_OscConfig+0x4c8>)
 80019c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ca:	f7ff fbd3 	bl	8001174 <HAL_GetTick>
 80019ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019d2:	f7ff fbcf 	bl	8001174 <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b64      	cmp	r3, #100	@ 0x64
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e103      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e4:	4b75      	ldr	r3, [pc, #468]	@ (8001bbc <HAL_RCC_OscConfig+0x4c8>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0f0      	beq.n	80019d2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d106      	bne.n	8001a06 <HAL_RCC_OscConfig+0x312>
 80019f8:	4b6f      	ldr	r3, [pc, #444]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 80019fa:	6a1b      	ldr	r3, [r3, #32]
 80019fc:	4a6e      	ldr	r2, [pc, #440]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 80019fe:	f043 0301 	orr.w	r3, r3, #1
 8001a02:	6213      	str	r3, [r2, #32]
 8001a04:	e02d      	b.n	8001a62 <HAL_RCC_OscConfig+0x36e>
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10c      	bne.n	8001a28 <HAL_RCC_OscConfig+0x334>
 8001a0e:	4b6a      	ldr	r3, [pc, #424]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	4a69      	ldr	r2, [pc, #420]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a14:	f023 0301 	bic.w	r3, r3, #1
 8001a18:	6213      	str	r3, [r2, #32]
 8001a1a:	4b67      	ldr	r3, [pc, #412]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a1c:	6a1b      	ldr	r3, [r3, #32]
 8001a1e:	4a66      	ldr	r2, [pc, #408]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a20:	f023 0304 	bic.w	r3, r3, #4
 8001a24:	6213      	str	r3, [r2, #32]
 8001a26:	e01c      	b.n	8001a62 <HAL_RCC_OscConfig+0x36e>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	2b05      	cmp	r3, #5
 8001a2e:	d10c      	bne.n	8001a4a <HAL_RCC_OscConfig+0x356>
 8001a30:	4b61      	ldr	r3, [pc, #388]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	4a60      	ldr	r2, [pc, #384]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a36:	f043 0304 	orr.w	r3, r3, #4
 8001a3a:	6213      	str	r3, [r2, #32]
 8001a3c:	4b5e      	ldr	r3, [pc, #376]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a3e:	6a1b      	ldr	r3, [r3, #32]
 8001a40:	4a5d      	ldr	r2, [pc, #372]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a42:	f043 0301 	orr.w	r3, r3, #1
 8001a46:	6213      	str	r3, [r2, #32]
 8001a48:	e00b      	b.n	8001a62 <HAL_RCC_OscConfig+0x36e>
 8001a4a:	4b5b      	ldr	r3, [pc, #364]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a4c:	6a1b      	ldr	r3, [r3, #32]
 8001a4e:	4a5a      	ldr	r2, [pc, #360]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a50:	f023 0301 	bic.w	r3, r3, #1
 8001a54:	6213      	str	r3, [r2, #32]
 8001a56:	4b58      	ldr	r3, [pc, #352]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a58:	6a1b      	ldr	r3, [r3, #32]
 8001a5a:	4a57      	ldr	r2, [pc, #348]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a5c:	f023 0304 	bic.w	r3, r3, #4
 8001a60:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d015      	beq.n	8001a96 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a6a:	f7ff fb83 	bl	8001174 <HAL_GetTick>
 8001a6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a70:	e00a      	b.n	8001a88 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a72:	f7ff fb7f 	bl	8001174 <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	693b      	ldr	r3, [r7, #16]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e0b1      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a88:	4b4b      	ldr	r3, [pc, #300]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001a8a:	6a1b      	ldr	r3, [r3, #32]
 8001a8c:	f003 0302 	and.w	r3, r3, #2
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d0ee      	beq.n	8001a72 <HAL_RCC_OscConfig+0x37e>
 8001a94:	e014      	b.n	8001ac0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a96:	f7ff fb6d 	bl	8001174 <HAL_GetTick>
 8001a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a9c:	e00a      	b.n	8001ab4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a9e:	f7ff fb69 	bl	8001174 <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e09b      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ab4:	4b40      	ldr	r3, [pc, #256]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d1ee      	bne.n	8001a9e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ac0:	7dfb      	ldrb	r3, [r7, #23]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d105      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ac6:	4b3c      	ldr	r3, [pc, #240]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001ac8:	69db      	ldr	r3, [r3, #28]
 8001aca:	4a3b      	ldr	r2, [pc, #236]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001acc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ad0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	69db      	ldr	r3, [r3, #28]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f000 8087 	beq.w	8001bea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001adc:	4b36      	ldr	r3, [pc, #216]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f003 030c 	and.w	r3, r3, #12
 8001ae4:	2b08      	cmp	r3, #8
 8001ae6:	d061      	beq.n	8001bac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	69db      	ldr	r3, [r3, #28]
 8001aec:	2b02      	cmp	r3, #2
 8001aee:	d146      	bne.n	8001b7e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001af0:	4b33      	ldr	r3, [pc, #204]	@ (8001bc0 <HAL_RCC_OscConfig+0x4cc>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af6:	f7ff fb3d 	bl	8001174 <HAL_GetTick>
 8001afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001afc:	e008      	b.n	8001b10 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001afe:	f7ff fb39 	bl	8001174 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e06d      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b10:	4b29      	ldr	r3, [pc, #164]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1f0      	bne.n	8001afe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b24:	d108      	bne.n	8001b38 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b26:	4b24      	ldr	r3, [pc, #144]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	4921      	ldr	r1, [pc, #132]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001b34:	4313      	orrs	r3, r2
 8001b36:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b38:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6a19      	ldr	r1, [r3, #32]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b48:	430b      	orrs	r3, r1
 8001b4a:	491b      	ldr	r1, [pc, #108]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b50:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc0 <HAL_RCC_OscConfig+0x4cc>)
 8001b52:	2201      	movs	r2, #1
 8001b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b56:	f7ff fb0d 	bl	8001174 <HAL_GetTick>
 8001b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b5c:	e008      	b.n	8001b70 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b5e:	f7ff fb09 	bl	8001174 <HAL_GetTick>
 8001b62:	4602      	mov	r2, r0
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	2b02      	cmp	r3, #2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e03d      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b70:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d0f0      	beq.n	8001b5e <HAL_RCC_OscConfig+0x46a>
 8001b7c:	e035      	b.n	8001bea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b7e:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <HAL_RCC_OscConfig+0x4cc>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b84:	f7ff faf6 	bl	8001174 <HAL_GetTick>
 8001b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b8c:	f7ff faf2 	bl	8001174 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e026      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b9e:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <HAL_RCC_OscConfig+0x4c4>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d1f0      	bne.n	8001b8c <HAL_RCC_OscConfig+0x498>
 8001baa:	e01e      	b.n	8001bea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	69db      	ldr	r3, [r3, #28]
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d107      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e019      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	40007000 	.word	0x40007000
 8001bc0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <HAL_RCC_OscConfig+0x500>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a1b      	ldr	r3, [r3, #32]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d106      	bne.n	8001be6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d001      	beq.n	8001bea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3718      	adds	r7, #24
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40021000 	.word	0x40021000

08001bf8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d101      	bne.n	8001c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e0d0      	b.n	8001dae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c0c:	4b6a      	ldr	r3, [pc, #424]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d910      	bls.n	8001c3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c1a:	4b67      	ldr	r3, [pc, #412]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f023 0207 	bic.w	r2, r3, #7
 8001c22:	4965      	ldr	r1, [pc, #404]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c2a:	4b63      	ldr	r3, [pc, #396]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d001      	beq.n	8001c3c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e0b8      	b.n	8001dae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0302 	and.w	r3, r3, #2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d020      	beq.n	8001c8a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0304 	and.w	r3, r3, #4
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d005      	beq.n	8001c60 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c54:	4b59      	ldr	r3, [pc, #356]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	4a58      	ldr	r2, [pc, #352]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001c5a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c5e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0308 	and.w	r3, r3, #8
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d005      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c6c:	4b53      	ldr	r3, [pc, #332]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	4a52      	ldr	r2, [pc, #328]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001c72:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001c76:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c78:	4b50      	ldr	r3, [pc, #320]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	494d      	ldr	r1, [pc, #308]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d040      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d107      	bne.n	8001cae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c9e:	4b47      	ldr	r3, [pc, #284]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d115      	bne.n	8001cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e07f      	b.n	8001dae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d107      	bne.n	8001cc6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cb6:	4b41      	ldr	r3, [pc, #260]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d109      	bne.n	8001cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e073      	b.n	8001dae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc6:	4b3d      	ldr	r3, [pc, #244]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e06b      	b.n	8001dae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cd6:	4b39      	ldr	r3, [pc, #228]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f023 0203 	bic.w	r2, r3, #3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	4936      	ldr	r1, [pc, #216]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ce8:	f7ff fa44 	bl	8001174 <HAL_GetTick>
 8001cec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cee:	e00a      	b.n	8001d06 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cf0:	f7ff fa40 	bl	8001174 <HAL_GetTick>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e053      	b.n	8001dae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d06:	4b2d      	ldr	r3, [pc, #180]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f003 020c 	and.w	r2, r3, #12
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d1eb      	bne.n	8001cf0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d18:	4b27      	ldr	r3, [pc, #156]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0307 	and.w	r3, r3, #7
 8001d20:	683a      	ldr	r2, [r7, #0]
 8001d22:	429a      	cmp	r2, r3
 8001d24:	d210      	bcs.n	8001d48 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d26:	4b24      	ldr	r3, [pc, #144]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f023 0207 	bic.w	r2, r3, #7
 8001d2e:	4922      	ldr	r1, [pc, #136]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	4313      	orrs	r3, r2
 8001d34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d36:	4b20      	ldr	r3, [pc, #128]	@ (8001db8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d001      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e032      	b.n	8001dae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d008      	beq.n	8001d66 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d54:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	4916      	ldr	r1, [pc, #88]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001d62:	4313      	orrs	r3, r2
 8001d64:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0308 	and.w	r3, r3, #8
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d009      	beq.n	8001d86 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d72:	4b12      	ldr	r3, [pc, #72]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	691b      	ldr	r3, [r3, #16]
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	490e      	ldr	r1, [pc, #56]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d86:	f000 f821 	bl	8001dcc <HAL_RCC_GetSysClockFreq>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001dbc <HAL_RCC_ClockConfig+0x1c4>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	091b      	lsrs	r3, r3, #4
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	490a      	ldr	r1, [pc, #40]	@ (8001dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8001d98:	5ccb      	ldrb	r3, [r1, r3]
 8001d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d9e:	4a09      	ldr	r2, [pc, #36]	@ (8001dc4 <HAL_RCC_ClockConfig+0x1cc>)
 8001da0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001da2:	4b09      	ldr	r3, [pc, #36]	@ (8001dc8 <HAL_RCC_ClockConfig+0x1d0>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff f9a2 	bl	80010f0 <HAL_InitTick>

  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40022000 	.word	0x40022000
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	0800317c 	.word	0x0800317c
 8001dc4:	20000014 	.word	0x20000014
 8001dc8:	20000018 	.word	0x20000018

08001dcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b087      	sub	sp, #28
 8001dd0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
 8001dda:	2300      	movs	r3, #0
 8001ddc:	617b      	str	r3, [r7, #20]
 8001dde:	2300      	movs	r3, #0
 8001de0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001de2:	2300      	movs	r3, #0
 8001de4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001de6:	4b1e      	ldr	r3, [pc, #120]	@ (8001e60 <HAL_RCC_GetSysClockFreq+0x94>)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f003 030c 	and.w	r3, r3, #12
 8001df2:	2b04      	cmp	r3, #4
 8001df4:	d002      	beq.n	8001dfc <HAL_RCC_GetSysClockFreq+0x30>
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d003      	beq.n	8001e02 <HAL_RCC_GetSysClockFreq+0x36>
 8001dfa:	e027      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dfc:	4b19      	ldr	r3, [pc, #100]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x98>)
 8001dfe:	613b      	str	r3, [r7, #16]
      break;
 8001e00:	e027      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	0c9b      	lsrs	r3, r3, #18
 8001e06:	f003 030f 	and.w	r3, r3, #15
 8001e0a:	4a17      	ldr	r2, [pc, #92]	@ (8001e68 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e0c:	5cd3      	ldrb	r3, [r2, r3]
 8001e0e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d010      	beq.n	8001e3c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e1a:	4b11      	ldr	r3, [pc, #68]	@ (8001e60 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	0c5b      	lsrs	r3, r3, #17
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	4a11      	ldr	r2, [pc, #68]	@ (8001e6c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e26:	5cd3      	ldrb	r3, [r2, r3]
 8001e28:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e2e:	fb03 f202 	mul.w	r2, r3, r2
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e38:	617b      	str	r3, [r7, #20]
 8001e3a:	e004      	b.n	8001e46 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e70 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e40:	fb02 f303 	mul.w	r3, r2, r3
 8001e44:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	613b      	str	r3, [r7, #16]
      break;
 8001e4a:	e002      	b.n	8001e52 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e4c:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e4e:	613b      	str	r3, [r7, #16]
      break;
 8001e50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e52:	693b      	ldr	r3, [r7, #16]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	371c      	adds	r7, #28
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	40021000 	.word	0x40021000
 8001e64:	007a1200 	.word	0x007a1200
 8001e68:	08003194 	.word	0x08003194
 8001e6c:	080031a4 	.word	0x080031a4
 8001e70:	003d0900 	.word	0x003d0900

08001e74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e78:	4b02      	ldr	r3, [pc, #8]	@ (8001e84 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	20000014 	.word	0x20000014

08001e88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e8c:	f7ff fff2 	bl	8001e74 <HAL_RCC_GetHCLKFreq>
 8001e90:	4602      	mov	r2, r0
 8001e92:	4b05      	ldr	r3, [pc, #20]	@ (8001ea8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	0a1b      	lsrs	r3, r3, #8
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	4903      	ldr	r1, [pc, #12]	@ (8001eac <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e9e:	5ccb      	ldrb	r3, [r1, r3]
 8001ea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	bd80      	pop	{r7, pc}
 8001ea8:	40021000 	.word	0x40021000
 8001eac:	0800318c 	.word	0x0800318c

08001eb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001eb4:	f7ff ffde 	bl	8001e74 <HAL_RCC_GetHCLKFreq>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	4b05      	ldr	r3, [pc, #20]	@ (8001ed0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	0adb      	lsrs	r3, r3, #11
 8001ec0:	f003 0307 	and.w	r3, r3, #7
 8001ec4:	4903      	ldr	r1, [pc, #12]	@ (8001ed4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ec6:	5ccb      	ldrb	r3, [r1, r3]
 8001ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	0800318c 	.word	0x0800318c

08001ed8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8001f0c <RCC_Delay+0x34>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <RCC_Delay+0x38>)
 8001ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eea:	0a5b      	lsrs	r3, r3, #9
 8001eec:	687a      	ldr	r2, [r7, #4]
 8001eee:	fb02 f303 	mul.w	r3, r2, r3
 8001ef2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ef4:	bf00      	nop
  }
  while (Delay --);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	1e5a      	subs	r2, r3, #1
 8001efa:	60fa      	str	r2, [r7, #12]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d1f9      	bne.n	8001ef4 <RCC_Delay+0x1c>
}
 8001f00:	bf00      	nop
 8001f02:	bf00      	nop
 8001f04:	3714      	adds	r7, #20
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	20000014 	.word	0x20000014
 8001f10:	10624dd3 	.word	0x10624dd3

08001f14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e042      	b.n	8001fac <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d106      	bne.n	8001f40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f7fe ffd6 	bl	8000eec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2224      	movs	r2, #36	@ 0x24
 8001f44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68da      	ldr	r2, [r3, #12]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001f56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	f000 f82b 	bl	8001fb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	691a      	ldr	r2, [r3, #16]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001f6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	695a      	ldr	r2, [r3, #20]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001f7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	68da      	ldr	r2, [r3, #12]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2220      	movs	r2, #32
 8001f98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001faa:	2300      	movs	r3, #0
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	68da      	ldr	r2, [r3, #12]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	431a      	orrs	r2, r3
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001fee:	f023 030c 	bic.w	r3, r3, #12
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	6812      	ldr	r2, [r2, #0]
 8001ff6:	68b9      	ldr	r1, [r7, #8]
 8001ff8:	430b      	orrs	r3, r1
 8001ffa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	695b      	ldr	r3, [r3, #20]
 8002002:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	699a      	ldr	r2, [r3, #24]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	430a      	orrs	r2, r1
 8002010:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a2c      	ldr	r2, [pc, #176]	@ (80020c8 <UART_SetConfig+0x114>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d103      	bne.n	8002024 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800201c:	f7ff ff48 	bl	8001eb0 <HAL_RCC_GetPCLK2Freq>
 8002020:	60f8      	str	r0, [r7, #12]
 8002022:	e002      	b.n	800202a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002024:	f7ff ff30 	bl	8001e88 <HAL_RCC_GetPCLK1Freq>
 8002028:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	4613      	mov	r3, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	4413      	add	r3, r2
 8002032:	009a      	lsls	r2, r3, #2
 8002034:	441a      	add	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002040:	4a22      	ldr	r2, [pc, #136]	@ (80020cc <UART_SetConfig+0x118>)
 8002042:	fba2 2303 	umull	r2, r3, r2, r3
 8002046:	095b      	lsrs	r3, r3, #5
 8002048:	0119      	lsls	r1, r3, #4
 800204a:	68fa      	ldr	r2, [r7, #12]
 800204c:	4613      	mov	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	4413      	add	r3, r2
 8002052:	009a      	lsls	r2, r3, #2
 8002054:	441a      	add	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002060:	4b1a      	ldr	r3, [pc, #104]	@ (80020cc <UART_SetConfig+0x118>)
 8002062:	fba3 0302 	umull	r0, r3, r3, r2
 8002066:	095b      	lsrs	r3, r3, #5
 8002068:	2064      	movs	r0, #100	@ 0x64
 800206a:	fb00 f303 	mul.w	r3, r0, r3
 800206e:	1ad3      	subs	r3, r2, r3
 8002070:	011b      	lsls	r3, r3, #4
 8002072:	3332      	adds	r3, #50	@ 0x32
 8002074:	4a15      	ldr	r2, [pc, #84]	@ (80020cc <UART_SetConfig+0x118>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	095b      	lsrs	r3, r3, #5
 800207c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002080:	4419      	add	r1, r3
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	4613      	mov	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	009a      	lsls	r2, r3, #2
 800208c:	441a      	add	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	fbb2 f2f3 	udiv	r2, r2, r3
 8002098:	4b0c      	ldr	r3, [pc, #48]	@ (80020cc <UART_SetConfig+0x118>)
 800209a:	fba3 0302 	umull	r0, r3, r3, r2
 800209e:	095b      	lsrs	r3, r3, #5
 80020a0:	2064      	movs	r0, #100	@ 0x64
 80020a2:	fb00 f303 	mul.w	r3, r0, r3
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	011b      	lsls	r3, r3, #4
 80020aa:	3332      	adds	r3, #50	@ 0x32
 80020ac:	4a07      	ldr	r2, [pc, #28]	@ (80020cc <UART_SetConfig+0x118>)
 80020ae:	fba2 2303 	umull	r2, r3, r2, r3
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	f003 020f 	and.w	r2, r3, #15
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	440a      	add	r2, r1
 80020be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80020c0:	bf00      	nop
 80020c2:	3710      	adds	r7, #16
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40013800 	.word	0x40013800
 80020cc:	51eb851f 	.word	0x51eb851f

080020d0 <siprintf>:
 80020d0:	b40e      	push	{r1, r2, r3}
 80020d2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80020d6:	b500      	push	{lr}
 80020d8:	b09c      	sub	sp, #112	@ 0x70
 80020da:	ab1d      	add	r3, sp, #116	@ 0x74
 80020dc:	9002      	str	r0, [sp, #8]
 80020de:	9006      	str	r0, [sp, #24]
 80020e0:	9107      	str	r1, [sp, #28]
 80020e2:	9104      	str	r1, [sp, #16]
 80020e4:	4808      	ldr	r0, [pc, #32]	@ (8002108 <siprintf+0x38>)
 80020e6:	4909      	ldr	r1, [pc, #36]	@ (800210c <siprintf+0x3c>)
 80020e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80020ec:	9105      	str	r1, [sp, #20]
 80020ee:	6800      	ldr	r0, [r0, #0]
 80020f0:	a902      	add	r1, sp, #8
 80020f2:	9301      	str	r3, [sp, #4]
 80020f4:	f000 f9a2 	bl	800243c <_svfiprintf_r>
 80020f8:	2200      	movs	r2, #0
 80020fa:	9b02      	ldr	r3, [sp, #8]
 80020fc:	701a      	strb	r2, [r3, #0]
 80020fe:	b01c      	add	sp, #112	@ 0x70
 8002100:	f85d eb04 	ldr.w	lr, [sp], #4
 8002104:	b003      	add	sp, #12
 8002106:	4770      	bx	lr
 8002108:	20000020 	.word	0x20000020
 800210c:	ffff0208 	.word	0xffff0208

08002110 <memset>:
 8002110:	4603      	mov	r3, r0
 8002112:	4402      	add	r2, r0
 8002114:	4293      	cmp	r3, r2
 8002116:	d100      	bne.n	800211a <memset+0xa>
 8002118:	4770      	bx	lr
 800211a:	f803 1b01 	strb.w	r1, [r3], #1
 800211e:	e7f9      	b.n	8002114 <memset+0x4>

08002120 <strcat>:
 8002120:	4602      	mov	r2, r0
 8002122:	b510      	push	{r4, lr}
 8002124:	7814      	ldrb	r4, [r2, #0]
 8002126:	4613      	mov	r3, r2
 8002128:	3201      	adds	r2, #1
 800212a:	2c00      	cmp	r4, #0
 800212c:	d1fa      	bne.n	8002124 <strcat+0x4>
 800212e:	3b01      	subs	r3, #1
 8002130:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002134:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002138:	2a00      	cmp	r2, #0
 800213a:	d1f9      	bne.n	8002130 <strcat+0x10>
 800213c:	bd10      	pop	{r4, pc}
	...

08002140 <__errno>:
 8002140:	4b01      	ldr	r3, [pc, #4]	@ (8002148 <__errno+0x8>)
 8002142:	6818      	ldr	r0, [r3, #0]
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	20000020 	.word	0x20000020

0800214c <__libc_init_array>:
 800214c:	b570      	push	{r4, r5, r6, lr}
 800214e:	2600      	movs	r6, #0
 8002150:	4d0c      	ldr	r5, [pc, #48]	@ (8002184 <__libc_init_array+0x38>)
 8002152:	4c0d      	ldr	r4, [pc, #52]	@ (8002188 <__libc_init_array+0x3c>)
 8002154:	1b64      	subs	r4, r4, r5
 8002156:	10a4      	asrs	r4, r4, #2
 8002158:	42a6      	cmp	r6, r4
 800215a:	d109      	bne.n	8002170 <__libc_init_array+0x24>
 800215c:	f000 fc78 	bl	8002a50 <_init>
 8002160:	2600      	movs	r6, #0
 8002162:	4d0a      	ldr	r5, [pc, #40]	@ (800218c <__libc_init_array+0x40>)
 8002164:	4c0a      	ldr	r4, [pc, #40]	@ (8002190 <__libc_init_array+0x44>)
 8002166:	1b64      	subs	r4, r4, r5
 8002168:	10a4      	asrs	r4, r4, #2
 800216a:	42a6      	cmp	r6, r4
 800216c:	d105      	bne.n	800217a <__libc_init_array+0x2e>
 800216e:	bd70      	pop	{r4, r5, r6, pc}
 8002170:	f855 3b04 	ldr.w	r3, [r5], #4
 8002174:	4798      	blx	r3
 8002176:	3601      	adds	r6, #1
 8002178:	e7ee      	b.n	8002158 <__libc_init_array+0xc>
 800217a:	f855 3b04 	ldr.w	r3, [r5], #4
 800217e:	4798      	blx	r3
 8002180:	3601      	adds	r6, #1
 8002182:	e7f2      	b.n	800216a <__libc_init_array+0x1e>
 8002184:	080031e4 	.word	0x080031e4
 8002188:	080031e4 	.word	0x080031e4
 800218c:	080031e4 	.word	0x080031e4
 8002190:	080031e8 	.word	0x080031e8

08002194 <__retarget_lock_acquire_recursive>:
 8002194:	4770      	bx	lr

08002196 <__retarget_lock_release_recursive>:
 8002196:	4770      	bx	lr

08002198 <_free_r>:
 8002198:	b538      	push	{r3, r4, r5, lr}
 800219a:	4605      	mov	r5, r0
 800219c:	2900      	cmp	r1, #0
 800219e:	d040      	beq.n	8002222 <_free_r+0x8a>
 80021a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80021a4:	1f0c      	subs	r4, r1, #4
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	bfb8      	it	lt
 80021aa:	18e4      	addlt	r4, r4, r3
 80021ac:	f000 f8de 	bl	800236c <__malloc_lock>
 80021b0:	4a1c      	ldr	r2, [pc, #112]	@ (8002224 <_free_r+0x8c>)
 80021b2:	6813      	ldr	r3, [r2, #0]
 80021b4:	b933      	cbnz	r3, 80021c4 <_free_r+0x2c>
 80021b6:	6063      	str	r3, [r4, #4]
 80021b8:	6014      	str	r4, [r2, #0]
 80021ba:	4628      	mov	r0, r5
 80021bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80021c0:	f000 b8da 	b.w	8002378 <__malloc_unlock>
 80021c4:	42a3      	cmp	r3, r4
 80021c6:	d908      	bls.n	80021da <_free_r+0x42>
 80021c8:	6820      	ldr	r0, [r4, #0]
 80021ca:	1821      	adds	r1, r4, r0
 80021cc:	428b      	cmp	r3, r1
 80021ce:	bf01      	itttt	eq
 80021d0:	6819      	ldreq	r1, [r3, #0]
 80021d2:	685b      	ldreq	r3, [r3, #4]
 80021d4:	1809      	addeq	r1, r1, r0
 80021d6:	6021      	streq	r1, [r4, #0]
 80021d8:	e7ed      	b.n	80021b6 <_free_r+0x1e>
 80021da:	461a      	mov	r2, r3
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	b10b      	cbz	r3, 80021e4 <_free_r+0x4c>
 80021e0:	42a3      	cmp	r3, r4
 80021e2:	d9fa      	bls.n	80021da <_free_r+0x42>
 80021e4:	6811      	ldr	r1, [r2, #0]
 80021e6:	1850      	adds	r0, r2, r1
 80021e8:	42a0      	cmp	r0, r4
 80021ea:	d10b      	bne.n	8002204 <_free_r+0x6c>
 80021ec:	6820      	ldr	r0, [r4, #0]
 80021ee:	4401      	add	r1, r0
 80021f0:	1850      	adds	r0, r2, r1
 80021f2:	4283      	cmp	r3, r0
 80021f4:	6011      	str	r1, [r2, #0]
 80021f6:	d1e0      	bne.n	80021ba <_free_r+0x22>
 80021f8:	6818      	ldr	r0, [r3, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	4408      	add	r0, r1
 80021fe:	6010      	str	r0, [r2, #0]
 8002200:	6053      	str	r3, [r2, #4]
 8002202:	e7da      	b.n	80021ba <_free_r+0x22>
 8002204:	d902      	bls.n	800220c <_free_r+0x74>
 8002206:	230c      	movs	r3, #12
 8002208:	602b      	str	r3, [r5, #0]
 800220a:	e7d6      	b.n	80021ba <_free_r+0x22>
 800220c:	6820      	ldr	r0, [r4, #0]
 800220e:	1821      	adds	r1, r4, r0
 8002210:	428b      	cmp	r3, r1
 8002212:	bf01      	itttt	eq
 8002214:	6819      	ldreq	r1, [r3, #0]
 8002216:	685b      	ldreq	r3, [r3, #4]
 8002218:	1809      	addeq	r1, r1, r0
 800221a:	6021      	streq	r1, [r4, #0]
 800221c:	6063      	str	r3, [r4, #4]
 800221e:	6054      	str	r4, [r2, #4]
 8002220:	e7cb      	b.n	80021ba <_free_r+0x22>
 8002222:	bd38      	pop	{r3, r4, r5, pc}
 8002224:	20000408 	.word	0x20000408

08002228 <sbrk_aligned>:
 8002228:	b570      	push	{r4, r5, r6, lr}
 800222a:	4e0f      	ldr	r6, [pc, #60]	@ (8002268 <sbrk_aligned+0x40>)
 800222c:	460c      	mov	r4, r1
 800222e:	6831      	ldr	r1, [r6, #0]
 8002230:	4605      	mov	r5, r0
 8002232:	b911      	cbnz	r1, 800223a <sbrk_aligned+0x12>
 8002234:	f000 fbaa 	bl	800298c <_sbrk_r>
 8002238:	6030      	str	r0, [r6, #0]
 800223a:	4621      	mov	r1, r4
 800223c:	4628      	mov	r0, r5
 800223e:	f000 fba5 	bl	800298c <_sbrk_r>
 8002242:	1c43      	adds	r3, r0, #1
 8002244:	d103      	bne.n	800224e <sbrk_aligned+0x26>
 8002246:	f04f 34ff 	mov.w	r4, #4294967295
 800224a:	4620      	mov	r0, r4
 800224c:	bd70      	pop	{r4, r5, r6, pc}
 800224e:	1cc4      	adds	r4, r0, #3
 8002250:	f024 0403 	bic.w	r4, r4, #3
 8002254:	42a0      	cmp	r0, r4
 8002256:	d0f8      	beq.n	800224a <sbrk_aligned+0x22>
 8002258:	1a21      	subs	r1, r4, r0
 800225a:	4628      	mov	r0, r5
 800225c:	f000 fb96 	bl	800298c <_sbrk_r>
 8002260:	3001      	adds	r0, #1
 8002262:	d1f2      	bne.n	800224a <sbrk_aligned+0x22>
 8002264:	e7ef      	b.n	8002246 <sbrk_aligned+0x1e>
 8002266:	bf00      	nop
 8002268:	20000404 	.word	0x20000404

0800226c <_malloc_r>:
 800226c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002270:	1ccd      	adds	r5, r1, #3
 8002272:	f025 0503 	bic.w	r5, r5, #3
 8002276:	3508      	adds	r5, #8
 8002278:	2d0c      	cmp	r5, #12
 800227a:	bf38      	it	cc
 800227c:	250c      	movcc	r5, #12
 800227e:	2d00      	cmp	r5, #0
 8002280:	4606      	mov	r6, r0
 8002282:	db01      	blt.n	8002288 <_malloc_r+0x1c>
 8002284:	42a9      	cmp	r1, r5
 8002286:	d904      	bls.n	8002292 <_malloc_r+0x26>
 8002288:	230c      	movs	r3, #12
 800228a:	6033      	str	r3, [r6, #0]
 800228c:	2000      	movs	r0, #0
 800228e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002292:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002368 <_malloc_r+0xfc>
 8002296:	f000 f869 	bl	800236c <__malloc_lock>
 800229a:	f8d8 3000 	ldr.w	r3, [r8]
 800229e:	461c      	mov	r4, r3
 80022a0:	bb44      	cbnz	r4, 80022f4 <_malloc_r+0x88>
 80022a2:	4629      	mov	r1, r5
 80022a4:	4630      	mov	r0, r6
 80022a6:	f7ff ffbf 	bl	8002228 <sbrk_aligned>
 80022aa:	1c43      	adds	r3, r0, #1
 80022ac:	4604      	mov	r4, r0
 80022ae:	d158      	bne.n	8002362 <_malloc_r+0xf6>
 80022b0:	f8d8 4000 	ldr.w	r4, [r8]
 80022b4:	4627      	mov	r7, r4
 80022b6:	2f00      	cmp	r7, #0
 80022b8:	d143      	bne.n	8002342 <_malloc_r+0xd6>
 80022ba:	2c00      	cmp	r4, #0
 80022bc:	d04b      	beq.n	8002356 <_malloc_r+0xea>
 80022be:	6823      	ldr	r3, [r4, #0]
 80022c0:	4639      	mov	r1, r7
 80022c2:	4630      	mov	r0, r6
 80022c4:	eb04 0903 	add.w	r9, r4, r3
 80022c8:	f000 fb60 	bl	800298c <_sbrk_r>
 80022cc:	4581      	cmp	r9, r0
 80022ce:	d142      	bne.n	8002356 <_malloc_r+0xea>
 80022d0:	6821      	ldr	r1, [r4, #0]
 80022d2:	4630      	mov	r0, r6
 80022d4:	1a6d      	subs	r5, r5, r1
 80022d6:	4629      	mov	r1, r5
 80022d8:	f7ff ffa6 	bl	8002228 <sbrk_aligned>
 80022dc:	3001      	adds	r0, #1
 80022de:	d03a      	beq.n	8002356 <_malloc_r+0xea>
 80022e0:	6823      	ldr	r3, [r4, #0]
 80022e2:	442b      	add	r3, r5
 80022e4:	6023      	str	r3, [r4, #0]
 80022e6:	f8d8 3000 	ldr.w	r3, [r8]
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	bb62      	cbnz	r2, 8002348 <_malloc_r+0xdc>
 80022ee:	f8c8 7000 	str.w	r7, [r8]
 80022f2:	e00f      	b.n	8002314 <_malloc_r+0xa8>
 80022f4:	6822      	ldr	r2, [r4, #0]
 80022f6:	1b52      	subs	r2, r2, r5
 80022f8:	d420      	bmi.n	800233c <_malloc_r+0xd0>
 80022fa:	2a0b      	cmp	r2, #11
 80022fc:	d917      	bls.n	800232e <_malloc_r+0xc2>
 80022fe:	1961      	adds	r1, r4, r5
 8002300:	42a3      	cmp	r3, r4
 8002302:	6025      	str	r5, [r4, #0]
 8002304:	bf18      	it	ne
 8002306:	6059      	strne	r1, [r3, #4]
 8002308:	6863      	ldr	r3, [r4, #4]
 800230a:	bf08      	it	eq
 800230c:	f8c8 1000 	streq.w	r1, [r8]
 8002310:	5162      	str	r2, [r4, r5]
 8002312:	604b      	str	r3, [r1, #4]
 8002314:	4630      	mov	r0, r6
 8002316:	f000 f82f 	bl	8002378 <__malloc_unlock>
 800231a:	f104 000b 	add.w	r0, r4, #11
 800231e:	1d23      	adds	r3, r4, #4
 8002320:	f020 0007 	bic.w	r0, r0, #7
 8002324:	1ac2      	subs	r2, r0, r3
 8002326:	bf1c      	itt	ne
 8002328:	1a1b      	subne	r3, r3, r0
 800232a:	50a3      	strne	r3, [r4, r2]
 800232c:	e7af      	b.n	800228e <_malloc_r+0x22>
 800232e:	6862      	ldr	r2, [r4, #4]
 8002330:	42a3      	cmp	r3, r4
 8002332:	bf0c      	ite	eq
 8002334:	f8c8 2000 	streq.w	r2, [r8]
 8002338:	605a      	strne	r2, [r3, #4]
 800233a:	e7eb      	b.n	8002314 <_malloc_r+0xa8>
 800233c:	4623      	mov	r3, r4
 800233e:	6864      	ldr	r4, [r4, #4]
 8002340:	e7ae      	b.n	80022a0 <_malloc_r+0x34>
 8002342:	463c      	mov	r4, r7
 8002344:	687f      	ldr	r7, [r7, #4]
 8002346:	e7b6      	b.n	80022b6 <_malloc_r+0x4a>
 8002348:	461a      	mov	r2, r3
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	42a3      	cmp	r3, r4
 800234e:	d1fb      	bne.n	8002348 <_malloc_r+0xdc>
 8002350:	2300      	movs	r3, #0
 8002352:	6053      	str	r3, [r2, #4]
 8002354:	e7de      	b.n	8002314 <_malloc_r+0xa8>
 8002356:	230c      	movs	r3, #12
 8002358:	4630      	mov	r0, r6
 800235a:	6033      	str	r3, [r6, #0]
 800235c:	f000 f80c 	bl	8002378 <__malloc_unlock>
 8002360:	e794      	b.n	800228c <_malloc_r+0x20>
 8002362:	6005      	str	r5, [r0, #0]
 8002364:	e7d6      	b.n	8002314 <_malloc_r+0xa8>
 8002366:	bf00      	nop
 8002368:	20000408 	.word	0x20000408

0800236c <__malloc_lock>:
 800236c:	4801      	ldr	r0, [pc, #4]	@ (8002374 <__malloc_lock+0x8>)
 800236e:	f7ff bf11 	b.w	8002194 <__retarget_lock_acquire_recursive>
 8002372:	bf00      	nop
 8002374:	20000400 	.word	0x20000400

08002378 <__malloc_unlock>:
 8002378:	4801      	ldr	r0, [pc, #4]	@ (8002380 <__malloc_unlock+0x8>)
 800237a:	f7ff bf0c 	b.w	8002196 <__retarget_lock_release_recursive>
 800237e:	bf00      	nop
 8002380:	20000400 	.word	0x20000400

08002384 <__ssputs_r>:
 8002384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002388:	461f      	mov	r7, r3
 800238a:	688e      	ldr	r6, [r1, #8]
 800238c:	4682      	mov	sl, r0
 800238e:	42be      	cmp	r6, r7
 8002390:	460c      	mov	r4, r1
 8002392:	4690      	mov	r8, r2
 8002394:	680b      	ldr	r3, [r1, #0]
 8002396:	d82d      	bhi.n	80023f4 <__ssputs_r+0x70>
 8002398:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800239c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80023a0:	d026      	beq.n	80023f0 <__ssputs_r+0x6c>
 80023a2:	6965      	ldr	r5, [r4, #20]
 80023a4:	6909      	ldr	r1, [r1, #16]
 80023a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80023aa:	eba3 0901 	sub.w	r9, r3, r1
 80023ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80023b2:	1c7b      	adds	r3, r7, #1
 80023b4:	444b      	add	r3, r9
 80023b6:	106d      	asrs	r5, r5, #1
 80023b8:	429d      	cmp	r5, r3
 80023ba:	bf38      	it	cc
 80023bc:	461d      	movcc	r5, r3
 80023be:	0553      	lsls	r3, r2, #21
 80023c0:	d527      	bpl.n	8002412 <__ssputs_r+0x8e>
 80023c2:	4629      	mov	r1, r5
 80023c4:	f7ff ff52 	bl	800226c <_malloc_r>
 80023c8:	4606      	mov	r6, r0
 80023ca:	b360      	cbz	r0, 8002426 <__ssputs_r+0xa2>
 80023cc:	464a      	mov	r2, r9
 80023ce:	6921      	ldr	r1, [r4, #16]
 80023d0:	f000 fafa 	bl	80029c8 <memcpy>
 80023d4:	89a3      	ldrh	r3, [r4, #12]
 80023d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80023da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023de:	81a3      	strh	r3, [r4, #12]
 80023e0:	6126      	str	r6, [r4, #16]
 80023e2:	444e      	add	r6, r9
 80023e4:	6026      	str	r6, [r4, #0]
 80023e6:	463e      	mov	r6, r7
 80023e8:	6165      	str	r5, [r4, #20]
 80023ea:	eba5 0509 	sub.w	r5, r5, r9
 80023ee:	60a5      	str	r5, [r4, #8]
 80023f0:	42be      	cmp	r6, r7
 80023f2:	d900      	bls.n	80023f6 <__ssputs_r+0x72>
 80023f4:	463e      	mov	r6, r7
 80023f6:	4632      	mov	r2, r6
 80023f8:	4641      	mov	r1, r8
 80023fa:	6820      	ldr	r0, [r4, #0]
 80023fc:	f000 faac 	bl	8002958 <memmove>
 8002400:	2000      	movs	r0, #0
 8002402:	68a3      	ldr	r3, [r4, #8]
 8002404:	1b9b      	subs	r3, r3, r6
 8002406:	60a3      	str	r3, [r4, #8]
 8002408:	6823      	ldr	r3, [r4, #0]
 800240a:	4433      	add	r3, r6
 800240c:	6023      	str	r3, [r4, #0]
 800240e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002412:	462a      	mov	r2, r5
 8002414:	f000 fae6 	bl	80029e4 <_realloc_r>
 8002418:	4606      	mov	r6, r0
 800241a:	2800      	cmp	r0, #0
 800241c:	d1e0      	bne.n	80023e0 <__ssputs_r+0x5c>
 800241e:	4650      	mov	r0, sl
 8002420:	6921      	ldr	r1, [r4, #16]
 8002422:	f7ff feb9 	bl	8002198 <_free_r>
 8002426:	230c      	movs	r3, #12
 8002428:	f8ca 3000 	str.w	r3, [sl]
 800242c:	89a3      	ldrh	r3, [r4, #12]
 800242e:	f04f 30ff 	mov.w	r0, #4294967295
 8002432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002436:	81a3      	strh	r3, [r4, #12]
 8002438:	e7e9      	b.n	800240e <__ssputs_r+0x8a>
	...

0800243c <_svfiprintf_r>:
 800243c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002440:	4698      	mov	r8, r3
 8002442:	898b      	ldrh	r3, [r1, #12]
 8002444:	4607      	mov	r7, r0
 8002446:	061b      	lsls	r3, r3, #24
 8002448:	460d      	mov	r5, r1
 800244a:	4614      	mov	r4, r2
 800244c:	b09d      	sub	sp, #116	@ 0x74
 800244e:	d510      	bpl.n	8002472 <_svfiprintf_r+0x36>
 8002450:	690b      	ldr	r3, [r1, #16]
 8002452:	b973      	cbnz	r3, 8002472 <_svfiprintf_r+0x36>
 8002454:	2140      	movs	r1, #64	@ 0x40
 8002456:	f7ff ff09 	bl	800226c <_malloc_r>
 800245a:	6028      	str	r0, [r5, #0]
 800245c:	6128      	str	r0, [r5, #16]
 800245e:	b930      	cbnz	r0, 800246e <_svfiprintf_r+0x32>
 8002460:	230c      	movs	r3, #12
 8002462:	603b      	str	r3, [r7, #0]
 8002464:	f04f 30ff 	mov.w	r0, #4294967295
 8002468:	b01d      	add	sp, #116	@ 0x74
 800246a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800246e:	2340      	movs	r3, #64	@ 0x40
 8002470:	616b      	str	r3, [r5, #20]
 8002472:	2300      	movs	r3, #0
 8002474:	9309      	str	r3, [sp, #36]	@ 0x24
 8002476:	2320      	movs	r3, #32
 8002478:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800247c:	2330      	movs	r3, #48	@ 0x30
 800247e:	f04f 0901 	mov.w	r9, #1
 8002482:	f8cd 800c 	str.w	r8, [sp, #12]
 8002486:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002620 <_svfiprintf_r+0x1e4>
 800248a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800248e:	4623      	mov	r3, r4
 8002490:	469a      	mov	sl, r3
 8002492:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002496:	b10a      	cbz	r2, 800249c <_svfiprintf_r+0x60>
 8002498:	2a25      	cmp	r2, #37	@ 0x25
 800249a:	d1f9      	bne.n	8002490 <_svfiprintf_r+0x54>
 800249c:	ebba 0b04 	subs.w	fp, sl, r4
 80024a0:	d00b      	beq.n	80024ba <_svfiprintf_r+0x7e>
 80024a2:	465b      	mov	r3, fp
 80024a4:	4622      	mov	r2, r4
 80024a6:	4629      	mov	r1, r5
 80024a8:	4638      	mov	r0, r7
 80024aa:	f7ff ff6b 	bl	8002384 <__ssputs_r>
 80024ae:	3001      	adds	r0, #1
 80024b0:	f000 80a7 	beq.w	8002602 <_svfiprintf_r+0x1c6>
 80024b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80024b6:	445a      	add	r2, fp
 80024b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80024ba:	f89a 3000 	ldrb.w	r3, [sl]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f000 809f 	beq.w	8002602 <_svfiprintf_r+0x1c6>
 80024c4:	2300      	movs	r3, #0
 80024c6:	f04f 32ff 	mov.w	r2, #4294967295
 80024ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80024ce:	f10a 0a01 	add.w	sl, sl, #1
 80024d2:	9304      	str	r3, [sp, #16]
 80024d4:	9307      	str	r3, [sp, #28]
 80024d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80024da:	931a      	str	r3, [sp, #104]	@ 0x68
 80024dc:	4654      	mov	r4, sl
 80024de:	2205      	movs	r2, #5
 80024e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80024e4:	484e      	ldr	r0, [pc, #312]	@ (8002620 <_svfiprintf_r+0x1e4>)
 80024e6:	f000 fa61 	bl	80029ac <memchr>
 80024ea:	9a04      	ldr	r2, [sp, #16]
 80024ec:	b9d8      	cbnz	r0, 8002526 <_svfiprintf_r+0xea>
 80024ee:	06d0      	lsls	r0, r2, #27
 80024f0:	bf44      	itt	mi
 80024f2:	2320      	movmi	r3, #32
 80024f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80024f8:	0711      	lsls	r1, r2, #28
 80024fa:	bf44      	itt	mi
 80024fc:	232b      	movmi	r3, #43	@ 0x2b
 80024fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002502:	f89a 3000 	ldrb.w	r3, [sl]
 8002506:	2b2a      	cmp	r3, #42	@ 0x2a
 8002508:	d015      	beq.n	8002536 <_svfiprintf_r+0xfa>
 800250a:	4654      	mov	r4, sl
 800250c:	2000      	movs	r0, #0
 800250e:	f04f 0c0a 	mov.w	ip, #10
 8002512:	9a07      	ldr	r2, [sp, #28]
 8002514:	4621      	mov	r1, r4
 8002516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800251a:	3b30      	subs	r3, #48	@ 0x30
 800251c:	2b09      	cmp	r3, #9
 800251e:	d94b      	bls.n	80025b8 <_svfiprintf_r+0x17c>
 8002520:	b1b0      	cbz	r0, 8002550 <_svfiprintf_r+0x114>
 8002522:	9207      	str	r2, [sp, #28]
 8002524:	e014      	b.n	8002550 <_svfiprintf_r+0x114>
 8002526:	eba0 0308 	sub.w	r3, r0, r8
 800252a:	fa09 f303 	lsl.w	r3, r9, r3
 800252e:	4313      	orrs	r3, r2
 8002530:	46a2      	mov	sl, r4
 8002532:	9304      	str	r3, [sp, #16]
 8002534:	e7d2      	b.n	80024dc <_svfiprintf_r+0xa0>
 8002536:	9b03      	ldr	r3, [sp, #12]
 8002538:	1d19      	adds	r1, r3, #4
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	9103      	str	r1, [sp, #12]
 800253e:	2b00      	cmp	r3, #0
 8002540:	bfbb      	ittet	lt
 8002542:	425b      	neglt	r3, r3
 8002544:	f042 0202 	orrlt.w	r2, r2, #2
 8002548:	9307      	strge	r3, [sp, #28]
 800254a:	9307      	strlt	r3, [sp, #28]
 800254c:	bfb8      	it	lt
 800254e:	9204      	strlt	r2, [sp, #16]
 8002550:	7823      	ldrb	r3, [r4, #0]
 8002552:	2b2e      	cmp	r3, #46	@ 0x2e
 8002554:	d10a      	bne.n	800256c <_svfiprintf_r+0x130>
 8002556:	7863      	ldrb	r3, [r4, #1]
 8002558:	2b2a      	cmp	r3, #42	@ 0x2a
 800255a:	d132      	bne.n	80025c2 <_svfiprintf_r+0x186>
 800255c:	9b03      	ldr	r3, [sp, #12]
 800255e:	3402      	adds	r4, #2
 8002560:	1d1a      	adds	r2, r3, #4
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	9203      	str	r2, [sp, #12]
 8002566:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800256a:	9305      	str	r3, [sp, #20]
 800256c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002624 <_svfiprintf_r+0x1e8>
 8002570:	2203      	movs	r2, #3
 8002572:	4650      	mov	r0, sl
 8002574:	7821      	ldrb	r1, [r4, #0]
 8002576:	f000 fa19 	bl	80029ac <memchr>
 800257a:	b138      	cbz	r0, 800258c <_svfiprintf_r+0x150>
 800257c:	2240      	movs	r2, #64	@ 0x40
 800257e:	9b04      	ldr	r3, [sp, #16]
 8002580:	eba0 000a 	sub.w	r0, r0, sl
 8002584:	4082      	lsls	r2, r0
 8002586:	4313      	orrs	r3, r2
 8002588:	3401      	adds	r4, #1
 800258a:	9304      	str	r3, [sp, #16]
 800258c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002590:	2206      	movs	r2, #6
 8002592:	4825      	ldr	r0, [pc, #148]	@ (8002628 <_svfiprintf_r+0x1ec>)
 8002594:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002598:	f000 fa08 	bl	80029ac <memchr>
 800259c:	2800      	cmp	r0, #0
 800259e:	d036      	beq.n	800260e <_svfiprintf_r+0x1d2>
 80025a0:	4b22      	ldr	r3, [pc, #136]	@ (800262c <_svfiprintf_r+0x1f0>)
 80025a2:	bb1b      	cbnz	r3, 80025ec <_svfiprintf_r+0x1b0>
 80025a4:	9b03      	ldr	r3, [sp, #12]
 80025a6:	3307      	adds	r3, #7
 80025a8:	f023 0307 	bic.w	r3, r3, #7
 80025ac:	3308      	adds	r3, #8
 80025ae:	9303      	str	r3, [sp, #12]
 80025b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80025b2:	4433      	add	r3, r6
 80025b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80025b6:	e76a      	b.n	800248e <_svfiprintf_r+0x52>
 80025b8:	460c      	mov	r4, r1
 80025ba:	2001      	movs	r0, #1
 80025bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80025c0:	e7a8      	b.n	8002514 <_svfiprintf_r+0xd8>
 80025c2:	2300      	movs	r3, #0
 80025c4:	f04f 0c0a 	mov.w	ip, #10
 80025c8:	4619      	mov	r1, r3
 80025ca:	3401      	adds	r4, #1
 80025cc:	9305      	str	r3, [sp, #20]
 80025ce:	4620      	mov	r0, r4
 80025d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80025d4:	3a30      	subs	r2, #48	@ 0x30
 80025d6:	2a09      	cmp	r2, #9
 80025d8:	d903      	bls.n	80025e2 <_svfiprintf_r+0x1a6>
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0c6      	beq.n	800256c <_svfiprintf_r+0x130>
 80025de:	9105      	str	r1, [sp, #20]
 80025e0:	e7c4      	b.n	800256c <_svfiprintf_r+0x130>
 80025e2:	4604      	mov	r4, r0
 80025e4:	2301      	movs	r3, #1
 80025e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80025ea:	e7f0      	b.n	80025ce <_svfiprintf_r+0x192>
 80025ec:	ab03      	add	r3, sp, #12
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	462a      	mov	r2, r5
 80025f2:	4638      	mov	r0, r7
 80025f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002630 <_svfiprintf_r+0x1f4>)
 80025f6:	a904      	add	r1, sp, #16
 80025f8:	f3af 8000 	nop.w
 80025fc:	1c42      	adds	r2, r0, #1
 80025fe:	4606      	mov	r6, r0
 8002600:	d1d6      	bne.n	80025b0 <_svfiprintf_r+0x174>
 8002602:	89ab      	ldrh	r3, [r5, #12]
 8002604:	065b      	lsls	r3, r3, #25
 8002606:	f53f af2d 	bmi.w	8002464 <_svfiprintf_r+0x28>
 800260a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800260c:	e72c      	b.n	8002468 <_svfiprintf_r+0x2c>
 800260e:	ab03      	add	r3, sp, #12
 8002610:	9300      	str	r3, [sp, #0]
 8002612:	462a      	mov	r2, r5
 8002614:	4638      	mov	r0, r7
 8002616:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <_svfiprintf_r+0x1f4>)
 8002618:	a904      	add	r1, sp, #16
 800261a:	f000 f87d 	bl	8002718 <_printf_i>
 800261e:	e7ed      	b.n	80025fc <_svfiprintf_r+0x1c0>
 8002620:	080031a6 	.word	0x080031a6
 8002624:	080031ac 	.word	0x080031ac
 8002628:	080031b0 	.word	0x080031b0
 800262c:	00000000 	.word	0x00000000
 8002630:	08002385 	.word	0x08002385

08002634 <_printf_common>:
 8002634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002638:	4616      	mov	r6, r2
 800263a:	4698      	mov	r8, r3
 800263c:	688a      	ldr	r2, [r1, #8]
 800263e:	690b      	ldr	r3, [r1, #16]
 8002640:	4607      	mov	r7, r0
 8002642:	4293      	cmp	r3, r2
 8002644:	bfb8      	it	lt
 8002646:	4613      	movlt	r3, r2
 8002648:	6033      	str	r3, [r6, #0]
 800264a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800264e:	460c      	mov	r4, r1
 8002650:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002654:	b10a      	cbz	r2, 800265a <_printf_common+0x26>
 8002656:	3301      	adds	r3, #1
 8002658:	6033      	str	r3, [r6, #0]
 800265a:	6823      	ldr	r3, [r4, #0]
 800265c:	0699      	lsls	r1, r3, #26
 800265e:	bf42      	ittt	mi
 8002660:	6833      	ldrmi	r3, [r6, #0]
 8002662:	3302      	addmi	r3, #2
 8002664:	6033      	strmi	r3, [r6, #0]
 8002666:	6825      	ldr	r5, [r4, #0]
 8002668:	f015 0506 	ands.w	r5, r5, #6
 800266c:	d106      	bne.n	800267c <_printf_common+0x48>
 800266e:	f104 0a19 	add.w	sl, r4, #25
 8002672:	68e3      	ldr	r3, [r4, #12]
 8002674:	6832      	ldr	r2, [r6, #0]
 8002676:	1a9b      	subs	r3, r3, r2
 8002678:	42ab      	cmp	r3, r5
 800267a:	dc2b      	bgt.n	80026d4 <_printf_common+0xa0>
 800267c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002680:	6822      	ldr	r2, [r4, #0]
 8002682:	3b00      	subs	r3, #0
 8002684:	bf18      	it	ne
 8002686:	2301      	movne	r3, #1
 8002688:	0692      	lsls	r2, r2, #26
 800268a:	d430      	bmi.n	80026ee <_printf_common+0xba>
 800268c:	4641      	mov	r1, r8
 800268e:	4638      	mov	r0, r7
 8002690:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002694:	47c8      	blx	r9
 8002696:	3001      	adds	r0, #1
 8002698:	d023      	beq.n	80026e2 <_printf_common+0xae>
 800269a:	6823      	ldr	r3, [r4, #0]
 800269c:	6922      	ldr	r2, [r4, #16]
 800269e:	f003 0306 	and.w	r3, r3, #6
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	bf14      	ite	ne
 80026a6:	2500      	movne	r5, #0
 80026a8:	6833      	ldreq	r3, [r6, #0]
 80026aa:	f04f 0600 	mov.w	r6, #0
 80026ae:	bf08      	it	eq
 80026b0:	68e5      	ldreq	r5, [r4, #12]
 80026b2:	f104 041a 	add.w	r4, r4, #26
 80026b6:	bf08      	it	eq
 80026b8:	1aed      	subeq	r5, r5, r3
 80026ba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80026be:	bf08      	it	eq
 80026c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80026c4:	4293      	cmp	r3, r2
 80026c6:	bfc4      	itt	gt
 80026c8:	1a9b      	subgt	r3, r3, r2
 80026ca:	18ed      	addgt	r5, r5, r3
 80026cc:	42b5      	cmp	r5, r6
 80026ce:	d11a      	bne.n	8002706 <_printf_common+0xd2>
 80026d0:	2000      	movs	r0, #0
 80026d2:	e008      	b.n	80026e6 <_printf_common+0xb2>
 80026d4:	2301      	movs	r3, #1
 80026d6:	4652      	mov	r2, sl
 80026d8:	4641      	mov	r1, r8
 80026da:	4638      	mov	r0, r7
 80026dc:	47c8      	blx	r9
 80026de:	3001      	adds	r0, #1
 80026e0:	d103      	bne.n	80026ea <_printf_common+0xb6>
 80026e2:	f04f 30ff 	mov.w	r0, #4294967295
 80026e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026ea:	3501      	adds	r5, #1
 80026ec:	e7c1      	b.n	8002672 <_printf_common+0x3e>
 80026ee:	2030      	movs	r0, #48	@ 0x30
 80026f0:	18e1      	adds	r1, r4, r3
 80026f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80026f6:	1c5a      	adds	r2, r3, #1
 80026f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80026fc:	4422      	add	r2, r4
 80026fe:	3302      	adds	r3, #2
 8002700:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002704:	e7c2      	b.n	800268c <_printf_common+0x58>
 8002706:	2301      	movs	r3, #1
 8002708:	4622      	mov	r2, r4
 800270a:	4641      	mov	r1, r8
 800270c:	4638      	mov	r0, r7
 800270e:	47c8      	blx	r9
 8002710:	3001      	adds	r0, #1
 8002712:	d0e6      	beq.n	80026e2 <_printf_common+0xae>
 8002714:	3601      	adds	r6, #1
 8002716:	e7d9      	b.n	80026cc <_printf_common+0x98>

08002718 <_printf_i>:
 8002718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800271c:	7e0f      	ldrb	r7, [r1, #24]
 800271e:	4691      	mov	r9, r2
 8002720:	2f78      	cmp	r7, #120	@ 0x78
 8002722:	4680      	mov	r8, r0
 8002724:	460c      	mov	r4, r1
 8002726:	469a      	mov	sl, r3
 8002728:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800272a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800272e:	d807      	bhi.n	8002740 <_printf_i+0x28>
 8002730:	2f62      	cmp	r7, #98	@ 0x62
 8002732:	d80a      	bhi.n	800274a <_printf_i+0x32>
 8002734:	2f00      	cmp	r7, #0
 8002736:	f000 80d3 	beq.w	80028e0 <_printf_i+0x1c8>
 800273a:	2f58      	cmp	r7, #88	@ 0x58
 800273c:	f000 80ba 	beq.w	80028b4 <_printf_i+0x19c>
 8002740:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002744:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002748:	e03a      	b.n	80027c0 <_printf_i+0xa8>
 800274a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800274e:	2b15      	cmp	r3, #21
 8002750:	d8f6      	bhi.n	8002740 <_printf_i+0x28>
 8002752:	a101      	add	r1, pc, #4	@ (adr r1, 8002758 <_printf_i+0x40>)
 8002754:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002758:	080027b1 	.word	0x080027b1
 800275c:	080027c5 	.word	0x080027c5
 8002760:	08002741 	.word	0x08002741
 8002764:	08002741 	.word	0x08002741
 8002768:	08002741 	.word	0x08002741
 800276c:	08002741 	.word	0x08002741
 8002770:	080027c5 	.word	0x080027c5
 8002774:	08002741 	.word	0x08002741
 8002778:	08002741 	.word	0x08002741
 800277c:	08002741 	.word	0x08002741
 8002780:	08002741 	.word	0x08002741
 8002784:	080028c7 	.word	0x080028c7
 8002788:	080027ef 	.word	0x080027ef
 800278c:	08002881 	.word	0x08002881
 8002790:	08002741 	.word	0x08002741
 8002794:	08002741 	.word	0x08002741
 8002798:	080028e9 	.word	0x080028e9
 800279c:	08002741 	.word	0x08002741
 80027a0:	080027ef 	.word	0x080027ef
 80027a4:	08002741 	.word	0x08002741
 80027a8:	08002741 	.word	0x08002741
 80027ac:	08002889 	.word	0x08002889
 80027b0:	6833      	ldr	r3, [r6, #0]
 80027b2:	1d1a      	adds	r2, r3, #4
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6032      	str	r2, [r6, #0]
 80027b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80027bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80027c0:	2301      	movs	r3, #1
 80027c2:	e09e      	b.n	8002902 <_printf_i+0x1ea>
 80027c4:	6833      	ldr	r3, [r6, #0]
 80027c6:	6820      	ldr	r0, [r4, #0]
 80027c8:	1d19      	adds	r1, r3, #4
 80027ca:	6031      	str	r1, [r6, #0]
 80027cc:	0606      	lsls	r6, r0, #24
 80027ce:	d501      	bpl.n	80027d4 <_printf_i+0xbc>
 80027d0:	681d      	ldr	r5, [r3, #0]
 80027d2:	e003      	b.n	80027dc <_printf_i+0xc4>
 80027d4:	0645      	lsls	r5, r0, #25
 80027d6:	d5fb      	bpl.n	80027d0 <_printf_i+0xb8>
 80027d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80027dc:	2d00      	cmp	r5, #0
 80027de:	da03      	bge.n	80027e8 <_printf_i+0xd0>
 80027e0:	232d      	movs	r3, #45	@ 0x2d
 80027e2:	426d      	negs	r5, r5
 80027e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80027e8:	230a      	movs	r3, #10
 80027ea:	4859      	ldr	r0, [pc, #356]	@ (8002950 <_printf_i+0x238>)
 80027ec:	e011      	b.n	8002812 <_printf_i+0xfa>
 80027ee:	6821      	ldr	r1, [r4, #0]
 80027f0:	6833      	ldr	r3, [r6, #0]
 80027f2:	0608      	lsls	r0, r1, #24
 80027f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80027f8:	d402      	bmi.n	8002800 <_printf_i+0xe8>
 80027fa:	0649      	lsls	r1, r1, #25
 80027fc:	bf48      	it	mi
 80027fe:	b2ad      	uxthmi	r5, r5
 8002800:	2f6f      	cmp	r7, #111	@ 0x6f
 8002802:	6033      	str	r3, [r6, #0]
 8002804:	bf14      	ite	ne
 8002806:	230a      	movne	r3, #10
 8002808:	2308      	moveq	r3, #8
 800280a:	4851      	ldr	r0, [pc, #324]	@ (8002950 <_printf_i+0x238>)
 800280c:	2100      	movs	r1, #0
 800280e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002812:	6866      	ldr	r6, [r4, #4]
 8002814:	2e00      	cmp	r6, #0
 8002816:	bfa8      	it	ge
 8002818:	6821      	ldrge	r1, [r4, #0]
 800281a:	60a6      	str	r6, [r4, #8]
 800281c:	bfa4      	itt	ge
 800281e:	f021 0104 	bicge.w	r1, r1, #4
 8002822:	6021      	strge	r1, [r4, #0]
 8002824:	b90d      	cbnz	r5, 800282a <_printf_i+0x112>
 8002826:	2e00      	cmp	r6, #0
 8002828:	d04b      	beq.n	80028c2 <_printf_i+0x1aa>
 800282a:	4616      	mov	r6, r2
 800282c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002830:	fb03 5711 	mls	r7, r3, r1, r5
 8002834:	5dc7      	ldrb	r7, [r0, r7]
 8002836:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800283a:	462f      	mov	r7, r5
 800283c:	42bb      	cmp	r3, r7
 800283e:	460d      	mov	r5, r1
 8002840:	d9f4      	bls.n	800282c <_printf_i+0x114>
 8002842:	2b08      	cmp	r3, #8
 8002844:	d10b      	bne.n	800285e <_printf_i+0x146>
 8002846:	6823      	ldr	r3, [r4, #0]
 8002848:	07df      	lsls	r7, r3, #31
 800284a:	d508      	bpl.n	800285e <_printf_i+0x146>
 800284c:	6923      	ldr	r3, [r4, #16]
 800284e:	6861      	ldr	r1, [r4, #4]
 8002850:	4299      	cmp	r1, r3
 8002852:	bfde      	ittt	le
 8002854:	2330      	movle	r3, #48	@ 0x30
 8002856:	f806 3c01 	strble.w	r3, [r6, #-1]
 800285a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800285e:	1b92      	subs	r2, r2, r6
 8002860:	6122      	str	r2, [r4, #16]
 8002862:	464b      	mov	r3, r9
 8002864:	4621      	mov	r1, r4
 8002866:	4640      	mov	r0, r8
 8002868:	f8cd a000 	str.w	sl, [sp]
 800286c:	aa03      	add	r2, sp, #12
 800286e:	f7ff fee1 	bl	8002634 <_printf_common>
 8002872:	3001      	adds	r0, #1
 8002874:	d14a      	bne.n	800290c <_printf_i+0x1f4>
 8002876:	f04f 30ff 	mov.w	r0, #4294967295
 800287a:	b004      	add	sp, #16
 800287c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002880:	6823      	ldr	r3, [r4, #0]
 8002882:	f043 0320 	orr.w	r3, r3, #32
 8002886:	6023      	str	r3, [r4, #0]
 8002888:	2778      	movs	r7, #120	@ 0x78
 800288a:	4832      	ldr	r0, [pc, #200]	@ (8002954 <_printf_i+0x23c>)
 800288c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002890:	6823      	ldr	r3, [r4, #0]
 8002892:	6831      	ldr	r1, [r6, #0]
 8002894:	061f      	lsls	r7, r3, #24
 8002896:	f851 5b04 	ldr.w	r5, [r1], #4
 800289a:	d402      	bmi.n	80028a2 <_printf_i+0x18a>
 800289c:	065f      	lsls	r7, r3, #25
 800289e:	bf48      	it	mi
 80028a0:	b2ad      	uxthmi	r5, r5
 80028a2:	6031      	str	r1, [r6, #0]
 80028a4:	07d9      	lsls	r1, r3, #31
 80028a6:	bf44      	itt	mi
 80028a8:	f043 0320 	orrmi.w	r3, r3, #32
 80028ac:	6023      	strmi	r3, [r4, #0]
 80028ae:	b11d      	cbz	r5, 80028b8 <_printf_i+0x1a0>
 80028b0:	2310      	movs	r3, #16
 80028b2:	e7ab      	b.n	800280c <_printf_i+0xf4>
 80028b4:	4826      	ldr	r0, [pc, #152]	@ (8002950 <_printf_i+0x238>)
 80028b6:	e7e9      	b.n	800288c <_printf_i+0x174>
 80028b8:	6823      	ldr	r3, [r4, #0]
 80028ba:	f023 0320 	bic.w	r3, r3, #32
 80028be:	6023      	str	r3, [r4, #0]
 80028c0:	e7f6      	b.n	80028b0 <_printf_i+0x198>
 80028c2:	4616      	mov	r6, r2
 80028c4:	e7bd      	b.n	8002842 <_printf_i+0x12a>
 80028c6:	6833      	ldr	r3, [r6, #0]
 80028c8:	6825      	ldr	r5, [r4, #0]
 80028ca:	1d18      	adds	r0, r3, #4
 80028cc:	6961      	ldr	r1, [r4, #20]
 80028ce:	6030      	str	r0, [r6, #0]
 80028d0:	062e      	lsls	r6, r5, #24
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	d501      	bpl.n	80028da <_printf_i+0x1c2>
 80028d6:	6019      	str	r1, [r3, #0]
 80028d8:	e002      	b.n	80028e0 <_printf_i+0x1c8>
 80028da:	0668      	lsls	r0, r5, #25
 80028dc:	d5fb      	bpl.n	80028d6 <_printf_i+0x1be>
 80028de:	8019      	strh	r1, [r3, #0]
 80028e0:	2300      	movs	r3, #0
 80028e2:	4616      	mov	r6, r2
 80028e4:	6123      	str	r3, [r4, #16]
 80028e6:	e7bc      	b.n	8002862 <_printf_i+0x14a>
 80028e8:	6833      	ldr	r3, [r6, #0]
 80028ea:	2100      	movs	r1, #0
 80028ec:	1d1a      	adds	r2, r3, #4
 80028ee:	6032      	str	r2, [r6, #0]
 80028f0:	681e      	ldr	r6, [r3, #0]
 80028f2:	6862      	ldr	r2, [r4, #4]
 80028f4:	4630      	mov	r0, r6
 80028f6:	f000 f859 	bl	80029ac <memchr>
 80028fa:	b108      	cbz	r0, 8002900 <_printf_i+0x1e8>
 80028fc:	1b80      	subs	r0, r0, r6
 80028fe:	6060      	str	r0, [r4, #4]
 8002900:	6863      	ldr	r3, [r4, #4]
 8002902:	6123      	str	r3, [r4, #16]
 8002904:	2300      	movs	r3, #0
 8002906:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800290a:	e7aa      	b.n	8002862 <_printf_i+0x14a>
 800290c:	4632      	mov	r2, r6
 800290e:	4649      	mov	r1, r9
 8002910:	4640      	mov	r0, r8
 8002912:	6923      	ldr	r3, [r4, #16]
 8002914:	47d0      	blx	sl
 8002916:	3001      	adds	r0, #1
 8002918:	d0ad      	beq.n	8002876 <_printf_i+0x15e>
 800291a:	6823      	ldr	r3, [r4, #0]
 800291c:	079b      	lsls	r3, r3, #30
 800291e:	d413      	bmi.n	8002948 <_printf_i+0x230>
 8002920:	68e0      	ldr	r0, [r4, #12]
 8002922:	9b03      	ldr	r3, [sp, #12]
 8002924:	4298      	cmp	r0, r3
 8002926:	bfb8      	it	lt
 8002928:	4618      	movlt	r0, r3
 800292a:	e7a6      	b.n	800287a <_printf_i+0x162>
 800292c:	2301      	movs	r3, #1
 800292e:	4632      	mov	r2, r6
 8002930:	4649      	mov	r1, r9
 8002932:	4640      	mov	r0, r8
 8002934:	47d0      	blx	sl
 8002936:	3001      	adds	r0, #1
 8002938:	d09d      	beq.n	8002876 <_printf_i+0x15e>
 800293a:	3501      	adds	r5, #1
 800293c:	68e3      	ldr	r3, [r4, #12]
 800293e:	9903      	ldr	r1, [sp, #12]
 8002940:	1a5b      	subs	r3, r3, r1
 8002942:	42ab      	cmp	r3, r5
 8002944:	dcf2      	bgt.n	800292c <_printf_i+0x214>
 8002946:	e7eb      	b.n	8002920 <_printf_i+0x208>
 8002948:	2500      	movs	r5, #0
 800294a:	f104 0619 	add.w	r6, r4, #25
 800294e:	e7f5      	b.n	800293c <_printf_i+0x224>
 8002950:	080031b7 	.word	0x080031b7
 8002954:	080031c8 	.word	0x080031c8

08002958 <memmove>:
 8002958:	4288      	cmp	r0, r1
 800295a:	b510      	push	{r4, lr}
 800295c:	eb01 0402 	add.w	r4, r1, r2
 8002960:	d902      	bls.n	8002968 <memmove+0x10>
 8002962:	4284      	cmp	r4, r0
 8002964:	4623      	mov	r3, r4
 8002966:	d807      	bhi.n	8002978 <memmove+0x20>
 8002968:	1e43      	subs	r3, r0, #1
 800296a:	42a1      	cmp	r1, r4
 800296c:	d008      	beq.n	8002980 <memmove+0x28>
 800296e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002972:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002976:	e7f8      	b.n	800296a <memmove+0x12>
 8002978:	4601      	mov	r1, r0
 800297a:	4402      	add	r2, r0
 800297c:	428a      	cmp	r2, r1
 800297e:	d100      	bne.n	8002982 <memmove+0x2a>
 8002980:	bd10      	pop	{r4, pc}
 8002982:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002986:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800298a:	e7f7      	b.n	800297c <memmove+0x24>

0800298c <_sbrk_r>:
 800298c:	b538      	push	{r3, r4, r5, lr}
 800298e:	2300      	movs	r3, #0
 8002990:	4d05      	ldr	r5, [pc, #20]	@ (80029a8 <_sbrk_r+0x1c>)
 8002992:	4604      	mov	r4, r0
 8002994:	4608      	mov	r0, r1
 8002996:	602b      	str	r3, [r5, #0]
 8002998:	f7fe fb32 	bl	8001000 <_sbrk>
 800299c:	1c43      	adds	r3, r0, #1
 800299e:	d102      	bne.n	80029a6 <_sbrk_r+0x1a>
 80029a0:	682b      	ldr	r3, [r5, #0]
 80029a2:	b103      	cbz	r3, 80029a6 <_sbrk_r+0x1a>
 80029a4:	6023      	str	r3, [r4, #0]
 80029a6:	bd38      	pop	{r3, r4, r5, pc}
 80029a8:	200003fc 	.word	0x200003fc

080029ac <memchr>:
 80029ac:	4603      	mov	r3, r0
 80029ae:	b510      	push	{r4, lr}
 80029b0:	b2c9      	uxtb	r1, r1
 80029b2:	4402      	add	r2, r0
 80029b4:	4293      	cmp	r3, r2
 80029b6:	4618      	mov	r0, r3
 80029b8:	d101      	bne.n	80029be <memchr+0x12>
 80029ba:	2000      	movs	r0, #0
 80029bc:	e003      	b.n	80029c6 <memchr+0x1a>
 80029be:	7804      	ldrb	r4, [r0, #0]
 80029c0:	3301      	adds	r3, #1
 80029c2:	428c      	cmp	r4, r1
 80029c4:	d1f6      	bne.n	80029b4 <memchr+0x8>
 80029c6:	bd10      	pop	{r4, pc}

080029c8 <memcpy>:
 80029c8:	440a      	add	r2, r1
 80029ca:	4291      	cmp	r1, r2
 80029cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80029d0:	d100      	bne.n	80029d4 <memcpy+0xc>
 80029d2:	4770      	bx	lr
 80029d4:	b510      	push	{r4, lr}
 80029d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80029da:	4291      	cmp	r1, r2
 80029dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80029e0:	d1f9      	bne.n	80029d6 <memcpy+0xe>
 80029e2:	bd10      	pop	{r4, pc}

080029e4 <_realloc_r>:
 80029e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029e8:	4680      	mov	r8, r0
 80029ea:	4615      	mov	r5, r2
 80029ec:	460c      	mov	r4, r1
 80029ee:	b921      	cbnz	r1, 80029fa <_realloc_r+0x16>
 80029f0:	4611      	mov	r1, r2
 80029f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80029f6:	f7ff bc39 	b.w	800226c <_malloc_r>
 80029fa:	b92a      	cbnz	r2, 8002a08 <_realloc_r+0x24>
 80029fc:	f7ff fbcc 	bl	8002198 <_free_r>
 8002a00:	2400      	movs	r4, #0
 8002a02:	4620      	mov	r0, r4
 8002a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002a08:	f000 f81a 	bl	8002a40 <_malloc_usable_size_r>
 8002a0c:	4285      	cmp	r5, r0
 8002a0e:	4606      	mov	r6, r0
 8002a10:	d802      	bhi.n	8002a18 <_realloc_r+0x34>
 8002a12:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002a16:	d8f4      	bhi.n	8002a02 <_realloc_r+0x1e>
 8002a18:	4629      	mov	r1, r5
 8002a1a:	4640      	mov	r0, r8
 8002a1c:	f7ff fc26 	bl	800226c <_malloc_r>
 8002a20:	4607      	mov	r7, r0
 8002a22:	2800      	cmp	r0, #0
 8002a24:	d0ec      	beq.n	8002a00 <_realloc_r+0x1c>
 8002a26:	42b5      	cmp	r5, r6
 8002a28:	462a      	mov	r2, r5
 8002a2a:	4621      	mov	r1, r4
 8002a2c:	bf28      	it	cs
 8002a2e:	4632      	movcs	r2, r6
 8002a30:	f7ff ffca 	bl	80029c8 <memcpy>
 8002a34:	4621      	mov	r1, r4
 8002a36:	4640      	mov	r0, r8
 8002a38:	f7ff fbae 	bl	8002198 <_free_r>
 8002a3c:	463c      	mov	r4, r7
 8002a3e:	e7e0      	b.n	8002a02 <_realloc_r+0x1e>

08002a40 <_malloc_usable_size_r>:
 8002a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a44:	1f18      	subs	r0, r3, #4
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	bfbc      	itt	lt
 8002a4a:	580b      	ldrlt	r3, [r1, r0]
 8002a4c:	18c0      	addlt	r0, r0, r3
 8002a4e:	4770      	bx	lr

08002a50 <_init>:
 8002a50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a52:	bf00      	nop
 8002a54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a56:	bc08      	pop	{r3}
 8002a58:	469e      	mov	lr, r3
 8002a5a:	4770      	bx	lr

08002a5c <_fini>:
 8002a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5e:	bf00      	nop
 8002a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a62:	bc08      	pop	{r3}
 8002a64:	469e      	mov	lr, r3
 8002a66:	4770      	bx	lr
