



































#ifndef __HW_STACK_DIE_CTRL_H__
#define __HW_STACK_DIE_CTRL_H__






#define STACK_DIE_CTRL_O_STK_UP_RESET \
                                0x00000000  
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_SR_MASTER_PRIORITY \
                                0x00000004  
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK2 \
                                0x00000008  
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK2 \
                                0x0000000C  
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK2 \
                                0x00000010  
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK3 \
                                0x00000014  
                                            
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK3 \
                                0x00000018  
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK3 \
                                0x0000001C  
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_RDSM_CFG_CPU \
                                0x00000020  
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_RDSM_CFG_EE \
                                0x00000024  
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_BASE_UP_IRQ_LOG \
                                0x00000028  
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_STK_UP_IRQ_LOG \
                                0x0000002C  
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_STK_CLK_EN \
                                0x00000030  
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_SPIN_LOCK_MODE \
                                0x00000034  
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_BUS_FAULT_ADDR \
                                0x00000038  
                                            

#define STACK_DIE_CTRL_O_BUS_FAULT_CLR \
                                0x0000003C  
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_RESET_CAUSE \
                                0x00000040  
                                            

#define STACK_DIE_CTRL_O_WDOG_TIMER_EVENT \
                                0x00000044  
                                            
                                            

#define STACK_DIE_CTRL_O_DMA_REQ \
                                0x00000048  
                                            

#define STACK_DIE_CTRL_O_SRAM_JUMP_OFFSET_ADDR \
                                0x0000004C  
                                            
                                            

#define STACK_DIE_CTRL_O_SW_REG1 \
                                0x00000050  
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_SW_REG2 \
                                0x00000054  
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_FMC_SLEEP_CTL \
                                0x00000058  
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_O_MISC_CTL \
                                0x0000005C  

#define STACK_DIE_CTRL_O_SW_DFT_CTL \
                                0x000000FC  

#define STACK_DIE_CTRL_O_PADN_CTL_0 \
                                0x00000100  
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            
                                            










#define STACK_DIE_CTRL_STK_UP_RESET_UP_RESET \
                                0x00000001  
                                            







#define STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_M \
                                0x00000003  
                                            
                                            
                                            

#define STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_S 0






#define STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_STK_UP_ACCSS \
                                0x00000002  
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_BASE_UP_ACCSS \
                                0x00000001  
                                            
                                            
                                            
                                            







#define STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK2_ACCSS_REQ \
                                0x00000001  
                                            
                                            
                                            
                                            
                                            
                                            
                                            







#define STACK_DIE_CTRL_STK_UP_ACC_REQ_BK2_ACCSS_REQ \
                                0x00000001  
                                            
                                            
                                            
                                            
                                            







#define STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_STK_UP_ACCSS \
                                0x00000002  
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_BASE_UP_ACCSS \
                                0x00000001  
                                            
                                            
                                            
                                            







#define STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK3_ACCSS_REQ \
                                0x00000001  
                                            
                                            
                                            







#define STACK_DIE_CTRL_STK_UP_ACC_REQ_BK3_ACCSS_REQ \
                                0x00000001  
                                            
                                            







#define STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_M \
                                0x000000C0  
                                            
                                            
                                            

#define STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_S 6
#define STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_SENSE \
                                0x00000020  
                                            
                                            
                                            

#define STACK_DIE_CTRL_RDSM_CFG_CPU_PIPELINE_FLDATA \
                                0x00000010  
                                            
                                            
                                            

#define STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_M \
                                0x0000000F  

#define STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_S 0






#define STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_M \
                                0x000000C0  
                                            
                                            
                                            

#define STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_S 6
#define STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_SENSE \
                                0x00000020  
                                            
                                            
                                            

#define STACK_DIE_CTRL_RDSM_CFG_EE_PIPELINE_FLDATA \
                                0x00000010  
                                            
                                            
                                            

#define STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_M \
                                0x0000000F  

#define STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_S 0






#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_REL \
                                0x00000010  
                                            

#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_RELEASE \
                                0x00000008  
                                            

#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_GRANT \
                                0x00000004  
                                            

#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_GRANT \
                                0x00000002  
                                            

#define STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_INVAL_ACCSS \
                                0x00000001  
                                            
                                            
                                            







#define STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_REL \
                                0x00000008  
                                            
                                            

#define STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_REL \
                                0x00000004  
                                            
                                            

#define STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_GRANT \
                                0x00000002  
                                            

#define STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_GRANT \
                                0x00000001  
                                            







#define STACK_DIE_CTRL_STK_CLK_EN_SR_CLK \
                                0x00000004  

#define STACK_DIE_CTRL_STK_CLK_EN_DFT_CTRL_CLK \
                                0x00000002  
                                            

#define STACK_DIE_CTRL_STK_CLK_EN_STK_UP_CLK \
                                0x00000001  







#define STACK_DIE_CTRL_SPIN_LOCK_MODE_MODE \
                                0x00000001  
                                            







#define STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_M \
                                0xFFFFFFFF  

#define STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_S 0






#define STACK_DIE_CTRL_BUS_FAULT_CLR_CLEAR \
                                0x00000001  
                                            
                                            







#define STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_M \
                                0xFFFFFFFF

#define STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_S 0






#define STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_M \
                                0xFFFFFFFF

#define STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_S 0






#define STACK_DIE_CTRL_DMA_REQ_DMAREQ1 \
                                0x00000002  
                                            

#define STACK_DIE_CTRL_DMA_REQ_DMAREQ0 \
                                0x00000001  
                                            







#define STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_M \
                                0xFFFFFFFF

#define STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_S 0






#define STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_M \
                                0xFFFFFFFF

#define STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_S 0






#define STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_M \
                                0xFFFFFFFF

#define STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_S 0






#define STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_ACK \
                                0x00000002  
                                            

#define STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_REQ \
                                0x00000001  
                                            







#define STACK_DIE_CTRL_MISC_CTL_WDOG_RESET \
                                0x00000080  
                                            

#define STACK_DIE_CTRL_MISC_CTL_FW_IRQ2 \
                                0x00000020  
                                            

#define STACK_DIE_CTRL_MISC_CTL_FW_IRQ1 \
                                0x00000010  
                                            

#define STACK_DIE_CTRL_MISC_CTL_FW_IRQ0 \
                                0x00000008  
                                            

#define STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK3 \
                                0x00000004  
                                            
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK2 \
                                0x00000002  
                                            
                                            
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK1 \
                                0x00000001  
                                            
                                            
                                            
                                            
                                            
                                            
                                            







#define STACK_DIE_CTRL_SW_DFT_CTL_FL_CTRL_OWNS \
                                0x20000000  
                                            
                                            
                                            

#define STACK_DIE_CTRL_SW_DFT_CTL_SWIF_CPU_READ \
                                0x10000000  
                                            
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_SW_DFT_CTL_CPU_DONE \
                                0x00800000  
                                            

#define STACK_DIE_CTRL_SW_DFT_CTL_CPU_FAIL \
                                0x00400000  
                                            

#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK4_OWNS \
                                0x00001000  
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK3_OWNS \
                                0x00000800  
                                            
                                            
                                            

#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK2_OWNS \
                                0x00000400  
                                            
                                            
                                            

#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK1_OWNS \
                                0x00000200  
                                            
                                            
                                            

#define STACK_DIE_CTRL_SW_DFT_CTL_FLBK0_OWNS \
                                0x00000100  
                                            
                                            
                                            







#define STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DOUT \
                                0x00000008  
                                            
                                            
                                            

#define STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DIN \
                                0x00000004  
                                            
                                            
                                            
                                            

#define STACK_DIE_CTRL_PADN_CTL_0_OEN2X \
                                0x00000002  
                                            
                                            
                                            

#define STACK_DIE_CTRL_PADN_CTL_0_OEN1X \
                                0x00000001  
                                            
                                            
                                            




#endif 
