<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element count_c
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
   }
   element count_c.s1
   {
      datum baseAddress
      {
         value = "266272";
         type = "String";
      }
   }
   element inp1a
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element inp1a.s1
   {
      datum baseAddress
      {
         value = "266832";
         type = "String";
      }
   }
   element inp1b
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element inp1b.s1
   {
      datum baseAddress
      {
         value = "266816";
         type = "String";
      }
   }
   element inp2a
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element inp2a.s1
   {
      datum baseAddress
      {
         value = "266800";
         type = "String";
      }
   }
   element inp2b
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element inp2b.s1
   {
      datum baseAddress
      {
         value = "266784";
         type = "String";
      }
   }
   element inp3a
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element inp3a.s1
   {
      datum baseAddress
      {
         value = "266768";
         type = "String";
      }
   }
   element inp3b
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element inp3b.s1
   {
      datum baseAddress
      {
         value = "266752";
         type = "String";
      }
   }
   element inp4a
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element inp4a.s1
   {
      datum baseAddress
      {
         value = "266736";
         type = "String";
      }
   }
   element inp4b
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element inp4b.s1
   {
      datum baseAddress
      {
         value = "266720";
         type = "String";
      }
   }
   element inp5a
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element inp5a.s1
   {
      datum baseAddress
      {
         value = "266704";
         type = "String";
      }
   }
   element inp5b
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element inp5b.s1
   {
      datum baseAddress
      {
         value = "266688";
         type = "String";
      }
   }
   element inp6a
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element inp6a.s1
   {
      datum baseAddress
      {
         value = "266672";
         type = "String";
      }
   }
   element inp6b
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element inp6b.s1
   {
      datum baseAddress
      {
         value = "266656";
         type = "String";
      }
   }
   element inp7a
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element inp7a.s1
   {
      datum baseAddress
      {
         value = "266640";
         type = "String";
      }
   }
   element inp7b
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element inp7b.s1
   {
      datum baseAddress
      {
         value = "266624";
         type = "String";
      }
   }
   element inp8a
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element inp8a.s1
   {
      datum baseAddress
      {
         value = "266608";
         type = "String";
      }
   }
   element inp8b
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element inp8b.s1
   {
      datum baseAddress
      {
         value = "266592";
         type = "String";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element jtag_uart_0.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "266848";
         type = "String";
      }
   }
   element nios2_gen2_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element nios2_gen2_0.debug_mem_slave
   {
      datum baseAddress
      {
         value = "264192";
         type = "String";
      }
   }
   element onchip_memory2_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element onchip_memory2_0.s1
   {
      datum baseAddress
      {
         value = "131072";
         type = "String";
      }
   }
   element outp1a
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element outp1a.s1
   {
      datum baseAddress
      {
         value = "266576";
         type = "String";
      }
   }
   element outp1b
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
   }
   element outp1b.s1
   {
      datum baseAddress
      {
         value = "266560";
         type = "String";
      }
   }
   element outp2a
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
   }
   element outp2a.s1
   {
      datum baseAddress
      {
         value = "266544";
         type = "String";
      }
   }
   element outp2b
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element outp2b.s1
   {
      datum baseAddress
      {
         value = "266528";
         type = "String";
      }
   }
   element outp3a
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element outp3a.s1
   {
      datum baseAddress
      {
         value = "266512";
         type = "String";
      }
   }
   element outp3b
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
   }
   element outp3b.s1
   {
      datum baseAddress
      {
         value = "266496";
         type = "String";
      }
   }
   element outp4a
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element outp4a.s1
   {
      datum baseAddress
      {
         value = "266480";
         type = "String";
      }
   }
   element outp4b
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
   }
   element outp4b.s1
   {
      datum baseAddress
      {
         value = "266464";
         type = "String";
      }
   }
   element outp5a
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element outp5a.s1
   {
      datum baseAddress
      {
         value = "266448";
         type = "String";
      }
   }
   element outp5b
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
   }
   element outp5b.s1
   {
      datum baseAddress
      {
         value = "266432";
         type = "String";
      }
   }
   element outp6a
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
   }
   element outp6a.s1
   {
      datum baseAddress
      {
         value = "266416";
         type = "String";
      }
   }
   element outp6b
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element outp6b.s1
   {
      datum baseAddress
      {
         value = "266400";
         type = "String";
      }
   }
   element outp7a
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
   element outp7a.s1
   {
      datum baseAddress
      {
         value = "266384";
         type = "String";
      }
   }
   element outp7b
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element outp7b.s1
   {
      datum baseAddress
      {
         value = "266368";
         type = "String";
      }
   }
   element outp8a
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
   }
   element outp8a.s1
   {
      datum baseAddress
      {
         value = "266352";
         type = "String";
      }
   }
   element outp8b
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
   }
   element outp8b.s1
   {
      datum baseAddress
      {
         value = "266336";
         type = "String";
      }
   }
   element start_go
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
   }
   element start_go.s1
   {
      datum baseAddress
      {
         value = "266320";
         type = "String";
      }
   }
   element stop
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
   }
   element stop.s1
   {
      datum baseAddress
      {
         value = "266288";
         type = "String";
      }
   }
   element uart_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element uart_0.s1
   {
      datum baseAddress
      {
         value = "266240";
         type = "String";
      }
   }
   element write_ctrl
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
   }
   element write_ctrl.s1
   {
      datum baseAddress
      {
         value = "266304";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE22F17C6" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="wavelet_2d.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="count_for_c"
   internal="count_c.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp1a"
   internal="inp1a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp1b"
   internal="inp1b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp2a"
   internal="inp2a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp2b"
   internal="inp2b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp3a"
   internal="inp3a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp3b"
   internal="inp3b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp4a"
   internal="inp4a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp4b"
   internal="inp4b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp5a"
   internal="inp5a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp5b"
   internal="inp5b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp6a"
   internal="inp6a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp6b"
   internal="inp6b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp7a"
   internal="inp7a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp7b"
   internal="inp7b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp8a"
   internal="inp8a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="inp8b"
   internal="inp8b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp1a"
   internal="outp1a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp1b"
   internal="outp1b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp2a"
   internal="outp2a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp2b"
   internal="outp2b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp3a"
   internal="outp3a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp3b"
   internal="outp3b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp4a"
   internal="outp4a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp4b"
   internal="outp4b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp5a"
   internal="outp5a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp5b"
   internal="outp5b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp6a"
   internal="outp6a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp6b"
   internal="outp6b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp7a"
   internal="outp7a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp7b"
   internal="outp7b.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp8a"
   internal="outp8a.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="outp8b"
   internal="outp8b.external_connection"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="start_go"
   internal="start_go.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="stop"
   internal="stop.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="uart"
   internal="uart_0.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="write_ctrl"
   internal="write_ctrl.external_connection"
   type="conduit"
   dir="end" />
 <module name="clk_0" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="count_c" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp1a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp1b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp2a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp2b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp3a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp3b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp4a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp4b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp5a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp5b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp6a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp6b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp7a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp7b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp8a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="inp8b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module
   name="jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   enabled="1">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
 </module>
 <module
   name="nios2_gen2_0"
   kind="altera_nios2_gen2"
   version="18.1"
   enabled="1">
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="dataAddrWidth" value="19" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='onchip_memory2_0.s1' start='0x20000' end='0x24E20' type='altera_avalon_onchip_memory2.s1' /><slave name='nios2_gen2_0.debug_mem_slave' start='0x40800' end='0x41000' type='altera_nios2_gen2.debug_mem_slave' /><slave name='uart_0.s1' start='0x41000' end='0x41020' type='altera_avalon_uart.s1' /><slave name='count_c.s1' start='0x41020' end='0x41030' type='altera_avalon_pio.s1' /><slave name='stop.s1' start='0x41030' end='0x41040' type='altera_avalon_pio.s1' /><slave name='write_ctrl.s1' start='0x41040' end='0x41050' type='altera_avalon_pio.s1' /><slave name='start_go.s1' start='0x41050' end='0x41060' type='altera_avalon_pio.s1' /><slave name='outp8b.s1' start='0x41060' end='0x41070' type='altera_avalon_pio.s1' /><slave name='outp8a.s1' start='0x41070' end='0x41080' type='altera_avalon_pio.s1' /><slave name='outp7b.s1' start='0x41080' end='0x41090' type='altera_avalon_pio.s1' /><slave name='outp7a.s1' start='0x41090' end='0x410A0' type='altera_avalon_pio.s1' /><slave name='outp6b.s1' start='0x410A0' end='0x410B0' type='altera_avalon_pio.s1' /><slave name='outp6a.s1' start='0x410B0' end='0x410C0' type='altera_avalon_pio.s1' /><slave name='outp5b.s1' start='0x410C0' end='0x410D0' type='altera_avalon_pio.s1' /><slave name='outp5a.s1' start='0x410D0' end='0x410E0' type='altera_avalon_pio.s1' /><slave name='outp4b.s1' start='0x410E0' end='0x410F0' type='altera_avalon_pio.s1' /><slave name='outp4a.s1' start='0x410F0' end='0x41100' type='altera_avalon_pio.s1' /><slave name='outp3b.s1' start='0x41100' end='0x41110' type='altera_avalon_pio.s1' /><slave name='outp3a.s1' start='0x41110' end='0x41120' type='altera_avalon_pio.s1' /><slave name='outp2b.s1' start='0x41120' end='0x41130' type='altera_avalon_pio.s1' /><slave name='outp2a.s1' start='0x41130' end='0x41140' type='altera_avalon_pio.s1' /><slave name='outp1b.s1' start='0x41140' end='0x41150' type='altera_avalon_pio.s1' /><slave name='outp1a.s1' start='0x41150' end='0x41160' type='altera_avalon_pio.s1' /><slave name='inp8b.s1' start='0x41160' end='0x41170' type='altera_avalon_pio.s1' /><slave name='inp8a.s1' start='0x41170' end='0x41180' type='altera_avalon_pio.s1' /><slave name='inp7b.s1' start='0x41180' end='0x41190' type='altera_avalon_pio.s1' /><slave name='inp7a.s1' start='0x41190' end='0x411A0' type='altera_avalon_pio.s1' /><slave name='inp6b.s1' start='0x411A0' end='0x411B0' type='altera_avalon_pio.s1' /><slave name='inp6a.s1' start='0x411B0' end='0x411C0' type='altera_avalon_pio.s1' /><slave name='inp5b.s1' start='0x411C0' end='0x411D0' type='altera_avalon_pio.s1' /><slave name='inp5a.s1' start='0x411D0' end='0x411E0' type='altera_avalon_pio.s1' /><slave name='inp4b.s1' start='0x411E0' end='0x411F0' type='altera_avalon_pio.s1' /><slave name='inp4a.s1' start='0x411F0' end='0x41200' type='altera_avalon_pio.s1' /><slave name='inp3b.s1' start='0x41200' end='0x41210' type='altera_avalon_pio.s1' /><slave name='inp3a.s1' start='0x41210' end='0x41220' type='altera_avalon_pio.s1' /><slave name='inp2b.s1' start='0x41220' end='0x41230' type='altera_avalon_pio.s1' /><slave name='inp2a.s1' start='0x41230' end='0x41240' type='altera_avalon_pio.s1' /><slave name='inp1b.s1' start='0x41240' end='0x41250' type='altera_avalon_pio.s1' /><slave name='inp1a.s1' start='0x41250' end='0x41260' type='altera_avalon_pio.s1' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x41260' end='0x41268' type='altera_avalon_jtag_uart.avalon_jtag_slave' /></address-map>]]></parameter>
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dividerType" value="no_div" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="exceptionSlave" value="onchip_memory2_0.s1" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="impl" value="Tiny" />
  <parameter name="instAddrWidth" value="19" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='onchip_memory2_0.s1' start='0x20000' end='0x24E20' type='altera_avalon_onchip_memory2.s1' /><slave name='nios2_gen2_0.debug_mem_slave' start='0x40800' end='0x41000' type='altera_nios2_gen2.debug_mem_slave' /></address-map>]]></parameter>
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="internalIrqMaskSystemInfo" value="3" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="register_file_por" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="resetSlave" value="onchip_memory2_0.s1" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="userDefinedSettings" value="" />
 </module>
 <module
   name="onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   enabled="1">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_memory2_0</parameter>
  <parameter name="blockType" value="AUTO" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="dualPort" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName">D:/semester_2/wavelet_2d/software/wavelet_lab/mem_init/MY_PROCESSING_SYSTEM_onchip_memory2_0.hex</parameter>
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="20000" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="true" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
 </module>
 <module name="outp1a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp1b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp2a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp2b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp3a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp3b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp4a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp4b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp5a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp5b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp6a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp6b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp7a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp7b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp8a" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="outp8b" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="start_go" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="stop" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <module name="uart_0" kind="altera_avalon_uart" version="18.1" enabled="1">
  <parameter name="baud" value="115200" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="dataBits" value="8" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="parity" value="NONE" />
  <parameter name="simCharStream" value="" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
 </module>
 <module name="write_ctrl" kind="altera_avalon_pio" version="18.1" enabled="1">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
 </module>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="nios2_gen2_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="uart_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp1a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041250" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp1b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp2a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041230" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp2b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp3a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041210" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp3b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp4a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000411f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp4b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000411e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp5a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000411d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp5b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000411c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp6a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000411b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp6b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000411a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp7a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041190" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp7b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp8a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041170" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="inp8b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp1a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041150" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp1b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp2a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041130" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp2b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp3a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041110" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp3b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp4a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000410f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp4b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000410e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp5a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000410d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp5b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000410c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp6a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000410b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp6b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000410a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp7a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041090" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp7b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp8a.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041070" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="outp8b.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="start_go.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041050" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="write_ctrl.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="stop.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041030" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.data_master"
   end="count_c.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00041020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.instruction_master"
   end="nios2_gen2_0.debug_mem_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00040800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="18.1"
   start="nios2_gen2_0.instruction_master"
   end="onchip_memory2_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00020000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="18.1" start="clk_0.clk" end="nios2_gen2_0.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="jtag_uart_0.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="uart_0.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp1a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp1b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp2a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp2b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp3a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp3b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp4a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp4b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp5a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp5b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp6a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp6b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp7a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp7b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp8a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="inp8b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp1a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp1b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp2a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp2b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp3b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp4a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp4b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp3a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp5a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp5b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp6a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp6b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp7a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp7b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp8a.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="outp8b.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="start_go.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="write_ctrl.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="stop.clk" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="count_c.clk" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="onchip_memory2_0.clk1" />
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="uart_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="interrupt"
   version="18.1"
   start="nios2_gen2_0.irq"
   end="jtag_uart_0.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp8b.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp8a.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp7b.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp7a.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp6b.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp6a.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp5b.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp5a.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp4b.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp4a.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp3b.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp3a.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp2b.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp2a.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp1b.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="outp1a.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp8b.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp8a.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp7b.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp7a.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp6b.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp6a.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp5b.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp5a.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp4b.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp4a.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp3b.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp3a.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp2b.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp2a.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp1b.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="inp1a.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="uart_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="nios2_gen2_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="start_go.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="write_ctrl.reset" />
 <connection kind="reset" version="18.1" start="clk_0.clk_reset" end="stop.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="count_c.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="onchip_memory2_0.reset1" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
