// Seed: 1867952261
module module_0 (
    input tri id_0
);
  logic id_2;
  ;
  logic id_3;
  bit   id_4;
  always @(id_0) begin : LABEL_0
    id_4 = 1;
    id_2[-1] <= id_2;
  end
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wand id_4,
    input wor id_5,
    output supply0 id_6,
    input wor id_7,
    output wire id_8,
    input tri1 id_9,
    input tri id_10
    , id_25,
    output supply1 id_11,
    output wire id_12,
    output uwire id_13,
    input wire id_14,
    input tri0 id_15
    , id_26,
    output tri0 id_16,
    input wand id_17,
    output wand id_18,
    input wire id_19,
    input wor id_20,
    input supply0 id_21,
    inout wand id_22,
    output tri1 id_23
);
  parameter time id_27 = "" ^ 1 & 1;
  wire id_28 = id_1;
  localparam id_29 = id_27;
  assign id_25 = ({id_4{1'h0}});
  logic id_30;
  ;
  id_31 :
  assert property (@(id_15 == -1'b0) 1)
  else;
  module_0 modCall_1 (id_19);
endmodule
