module pwm_3_phase (
	input logic clk,
	input logic en,
	output logic pwm1,
	output logic pwm2,
	output logic pwm3
);

logic [6:0] count;
initial count = 0;

always ff @(posedge tick)
	if (count == 7'd99)
		count <= 0;
	else 
		count == count + en;
	end
		
always comb

	if(count < 34)
		pwm1 = 1;
		pwm2 = 0;
		pwm3 = 0;
		
	else if (count < 77)
		pwm1 = 0;
		pwm2 = 1;
		pwm3 = 0;
	
	else if (count < 100)
		pwm1 = 0;
		pwm2 = 0;
		pwm3 = 1;
		
	else
		pwm1 = 0;
		pwm2 = 0;
		pwm3 = 0;
		
endmodule
		