
Strix Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c48c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  0800c620  0800c620  0001c620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cab4  0800cab4  000202d4  2**0
                  CONTENTS
  4 .ARM          00000000  0800cab4  0800cab4  000202d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cab4  0800cab4  000202d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cab4  0800cab4  0001cab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cab8  0800cab8  0001cab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002d4  20000000  0800cabc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f00  200002d4  0800cd90  000202d4  2**2
                  ALLOC
 10 ._user_heap_stack 00001a04  200021d4  0800cd90  000221d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020304  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013d6d  00000000  00000000  00020347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003921  00000000  00000000  000340b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001140  00000000  00000000  000379d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cdc  00000000  00000000  00038b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029817  00000000  00000000  000397f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001531b  00000000  00000000  0006300b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eae87  00000000  00000000  00078326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005668  00000000  00000000  001631b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  00168818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d4 	.word	0x200002d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c604 	.word	0x0800c604

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d8 	.word	0x200002d8
 80001cc:	0800c604 	.word	0x0800c604

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b086      	sub	sp, #24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
 8000bb4:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	68ba      	ldr	r2, [r7, #8]
 8000bba:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	887a      	ldrh	r2, [r7, #2]
 8000bc6:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	6a3a      	ldr	r2, [r7, #32]
 8000bcc:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8000bd2:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 8000bda:	68fb      	ldr	r3, [r7, #12]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 8000be0:	2300      	movs	r3, #0
 8000be2:	75fb      	strb	r3, [r7, #23]
	 * ACCELEROMETER
	 *
	 */

	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	6858      	ldr	r0, [r3, #4]
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	899b      	ldrh	r3, [r3, #12]
 8000bec:	2200      	movs	r2, #0
 8000bee:	4619      	mov	r1, r3
 8000bf0:	f001 fb66 	bl	80022c0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000bf4:	2001      	movs	r0, #1
 8000bf6:	f001 f883 	bl	8001d00 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	6858      	ldr	r0, [r3, #4]
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	899b      	ldrh	r3, [r3, #12]
 8000c02:	2201      	movs	r2, #1
 8000c04:	4619      	mov	r1, r3
 8000c06:	f001 fb5b 	bl	80022c0 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000c0a:	2032      	movs	r0, #50	; 0x32
 8000c0c:	f001 f878 	bl	8001d00 <HAL_Delay>
	//status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
	//HAL_Delay(50);

	/* Check chip ID */
	uint8_t chipID_accel;
	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID_accel);
 8000c10:	f107 0316 	add.w	r3, r7, #22
 8000c14:	461a      	mov	r2, r3
 8000c16:	2100      	movs	r1, #0
 8000c18:	68f8      	ldr	r0, [r7, #12]
 8000c1a:	f000 f8dd 	bl	8000dd8 <BMI088_ReadAccRegister>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	461a      	mov	r2, r3
 8000c22:	7dfb      	ldrb	r3, [r7, #23]
 8000c24:	4413      	add	r3, r2
 8000c26:	75fb      	strb	r3, [r7, #23]

	if (chipID_accel != 0x1E) {
 8000c28:	7dbb      	ldrb	r3, [r7, #22]
 8000c2a:	2b1e      	cmp	r3, #30
 8000c2c:	d002      	beq.n	8000c34 <BMI088_Init+0x8c>
		status+=50;
 8000c2e:	7dfb      	ldrb	r3, [r7, #23]
 8000c30:	3332      	adds	r3, #50	; 0x32
 8000c32:	75fb      	strb	r3, [r7, #23]
	}
	HAL_Delay(10);
 8000c34:	200a      	movs	r0, #10
 8000c36:	f001 f863 	bl	8001d00 <HAL_Delay>

	/* Configure accelerometer  */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0xA8); /* (no oversampling, ODR = 100 Hz, BW = 40 Hz) */
 8000c3a:	22a8      	movs	r2, #168	; 0xa8
 8000c3c:	2140      	movs	r1, #64	; 0x40
 8000c3e:	68f8      	ldr	r0, [r7, #12]
 8000c40:	f000 f944 	bl	8000ecc <BMI088_WriteAccRegister>
 8000c44:	4603      	mov	r3, r0
 8000c46:	461a      	mov	r2, r3
 8000c48:	7dfb      	ldrb	r3, [r7, #23]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000c4e:	200a      	movs	r0, #10
 8000c50:	f001 f856 	bl	8001d00 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x00); /* +- 3g range */
 8000c54:	2200      	movs	r2, #0
 8000c56:	2141      	movs	r1, #65	; 0x41
 8000c58:	68f8      	ldr	r0, [r7, #12]
 8000c5a:	f000 f937 	bl	8000ecc <BMI088_WriteAccRegister>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	461a      	mov	r2, r3
 8000c62:	7dfb      	ldrb	r3, [r7, #23]
 8000c64:	4413      	add	r3, r2
 8000c66:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000c68:	200a      	movs	r0, #10
 8000c6a:	f001 f849 	bl	8001d00 <HAL_Delay>

	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 8000c6e:	220a      	movs	r2, #10
 8000c70:	2153      	movs	r1, #83	; 0x53
 8000c72:	68f8      	ldr	r0, [r7, #12]
 8000c74:	f000 f92a 	bl	8000ecc <BMI088_WriteAccRegister>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	7dfb      	ldrb	r3, [r7, #23]
 8000c7e:	4413      	add	r3, r2
 8000c80:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000c82:	200a      	movs	r0, #10
 8000c84:	f001 f83c 	bl	8001d00 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);
 8000c88:	2204      	movs	r2, #4
 8000c8a:	2158      	movs	r1, #88	; 0x58
 8000c8c:	68f8      	ldr	r0, [r7, #12]
 8000c8e:	f000 f91d 	bl	8000ecc <BMI088_WriteAccRegister>
 8000c92:	4603      	mov	r3, r0
 8000c94:	461a      	mov	r2, r3
 8000c96:	7dfb      	ldrb	r3, [r7, #23]
 8000c98:	4413      	add	r3, r2
 8000c9a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000c9c:	200a      	movs	r0, #10
 8000c9e:	f001 f82f 	bl	8001d00 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	217c      	movs	r1, #124	; 0x7c
 8000ca6:	68f8      	ldr	r0, [r7, #12]
 8000ca8:	f000 f910 	bl	8000ecc <BMI088_WriteAccRegister>
 8000cac:	4603      	mov	r3, r0
 8000cae:	461a      	mov	r2, r3
 8000cb0:	7dfb      	ldrb	r3, [r7, #23]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000cb6:	200a      	movs	r0, #10
 8000cb8:	f001 f822 	bl	8001d00 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 8000cbc:	2204      	movs	r2, #4
 8000cbe:	217d      	movs	r1, #125	; 0x7d
 8000cc0:	68f8      	ldr	r0, [r7, #12]
 8000cc2:	f000 f903 	bl	8000ecc <BMI088_WriteAccRegister>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	461a      	mov	r2, r3
 8000cca:	7dfb      	ldrb	r3, [r7, #23]
 8000ccc:	4413      	add	r3, r2
 8000cce:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000cd0:	200a      	movs	r0, #10
 8000cd2:	f001 f815 	bl	8001d00 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2) */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	4a3d      	ldr	r2, [pc, #244]	; (8000dd0 <BMI088_Init+0x228>)
 8000cda:	631a      	str	r2, [r3, #48]	; 0x30

	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2292      	movs	r2, #146	; 0x92
 8000ce0:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	6898      	ldr	r0, [r3, #8]
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	89db      	ldrh	r3, [r3, #14]
 8000cea:	2201      	movs	r2, #1
 8000cec:	4619      	mov	r1, r3
 8000cee:	f001 fae7 	bl	80022c0 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 8000cf2:	22b6      	movs	r2, #182	; 0xb6
 8000cf4:	2114      	movs	r1, #20
 8000cf6:	68f8      	ldr	r0, [r7, #12]
 8000cf8:	f000 f922 	bl	8000f40 <BMI088_WriteGyrRegister>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	461a      	mov	r2, r3
 8000d00:	7dfb      	ldrb	r3, [r7, #23]
 8000d02:	4413      	add	r3, r2
 8000d04:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 8000d06:	20fa      	movs	r0, #250	; 0xfa
 8000d08:	f000 fffa 	bl	8001d00 <HAL_Delay>

	/* Check chip ID */
	uint8_t chipID_gyr;
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID_gyr);
 8000d0c:	f107 0315 	add.w	r3, r7, #21
 8000d10:	461a      	mov	r2, r3
 8000d12:	2100      	movs	r1, #0
 8000d14:	68f8      	ldr	r0, [r7, #12]
 8000d16:	f000 f89d 	bl	8000e54 <BMI088_ReadGyrRegister>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	7dfb      	ldrb	r3, [r7, #23]
 8000d20:	4413      	add	r3, r2
 8000d22:	75fb      	strb	r3, [r7, #23]

	if (chipID_gyr != 0x0F) {
 8000d24:	7d7b      	ldrb	r3, [r7, #21]
 8000d26:	2b0f      	cmp	r3, #15
 8000d28:	d002      	beq.n	8000d30 <BMI088_Init+0x188>

		status+=70;
 8000d2a:	7dfb      	ldrb	r3, [r7, #23]
 8000d2c:	3346      	adds	r3, #70	; 0x46
 8000d2e:	75fb      	strb	r3, [r7, #23]

	}
	HAL_Delay(10);
 8000d30:	200a      	movs	r0, #10
 8000d32:	f000 ffe5 	bl	8001d00 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 8000d36:	2201      	movs	r2, #1
 8000d38:	210f      	movs	r1, #15
 8000d3a:	68f8      	ldr	r0, [r7, #12]
 8000d3c:	f000 f900 	bl	8000f40 <BMI088_WriteGyrRegister>
 8000d40:	4603      	mov	r3, r0
 8000d42:	461a      	mov	r2, r3
 8000d44:	7dfb      	ldrb	r3, [r7, #23]
 8000d46:	4413      	add	r3, r2
 8000d48:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000d4a:	200a      	movs	r0, #10
 8000d4c:	f000 ffd8 	bl	8001d00 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x07); /* ODR = 100 Hz, Filter bandwidth = 32 Hz */
 8000d50:	2207      	movs	r2, #7
 8000d52:	2110      	movs	r1, #16
 8000d54:	68f8      	ldr	r0, [r7, #12]
 8000d56:	f000 f8f3 	bl	8000f40 <BMI088_WriteGyrRegister>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	7dfb      	ldrb	r3, [r7, #23]
 8000d60:	4413      	add	r3, r2
 8000d62:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000d64:	200a      	movs	r0, #10
 8000d66:	f000 ffcb 	bl	8001d00 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 8000d6a:	2280      	movs	r2, #128	; 0x80
 8000d6c:	2115      	movs	r1, #21
 8000d6e:	68f8      	ldr	r0, [r7, #12]
 8000d70:	f000 f8e6 	bl	8000f40 <BMI088_WriteGyrRegister>
 8000d74:	4603      	mov	r3, r0
 8000d76:	461a      	mov	r2, r3
 8000d78:	7dfb      	ldrb	r3, [r7, #23]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000d7e:	200a      	movs	r0, #10
 8000d80:	f000 ffbe 	bl	8001d00 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 8000d84:	2201      	movs	r2, #1
 8000d86:	2116      	movs	r1, #22
 8000d88:	68f8      	ldr	r0, [r7, #12]
 8000d8a:	f000 f8d9 	bl	8000f40 <BMI088_WriteGyrRegister>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	461a      	mov	r2, r3
 8000d92:	7dfb      	ldrb	r3, [r7, #23]
 8000d94:	4413      	add	r3, r2
 8000d96:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000d98:	200a      	movs	r0, #10
 8000d9a:	f000 ffb1 	bl	8001d00 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 8000d9e:	2201      	movs	r2, #1
 8000da0:	2118      	movs	r1, #24
 8000da2:	68f8      	ldr	r0, [r7, #12]
 8000da4:	f000 f8cc 	bl	8000f40 <BMI088_WriteGyrRegister>
 8000da8:	4603      	mov	r3, r0
 8000daa:	461a      	mov	r2, r3
 8000dac:	7dfb      	ldrb	r3, [r7, #23]
 8000dae:	4413      	add	r3, r2
 8000db0:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8000db2:	200a      	movs	r0, #10
 8000db4:	f000 ffa4 	bl	8001d00 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) */
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	4a06      	ldr	r2, [pc, #24]	; (8000dd4 <BMI088_Init+0x22c>)
 8000dbc:	635a      	str	r2, [r3, #52]	; 0x34

	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	2282      	movs	r2, #130	; 0x82
 8000dc2:	769a      	strb	r2, [r3, #26]

	//return status;
	return chipID_accel;
 8000dc4:	7dbb      	ldrb	r3, [r7, #22]

}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3718      	adds	r7, #24
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	3a6b70a4 	.word	0x3a6b70a4
 8000dd4:	3a0ba058 	.word	0x3a0ba058

08000dd8 <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b088      	sub	sp, #32
 8000ddc:	af02      	add	r7, sp, #8
 8000dde:	60f8      	str	r0, [r7, #12]
 8000de0:	460b      	mov	r3, r1
 8000de2:	607a      	str	r2, [r7, #4]
 8000de4:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 8000de6:	7afb      	ldrb	r3, [r7, #11]
 8000de8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	753b      	strb	r3, [r7, #20]
 8000df0:	2300      	movs	r3, #0
 8000df2:	757b      	strb	r3, [r7, #21]
 8000df4:	2300      	movs	r3, #0
 8000df6:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	6858      	ldr	r0, [r3, #4]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	899b      	ldrh	r3, [r3, #12]
 8000e00:	2200      	movs	r2, #0
 8000e02:	4619      	mov	r1, r3
 8000e04:	f001 fa5c 	bl	80022c0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	6818      	ldr	r0, [r3, #0]
 8000e0c:	f107 0210 	add.w	r2, r7, #16
 8000e10:	f107 0114 	add.w	r1, r7, #20
 8000e14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e18:	9300      	str	r3, [sp, #0]
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	f004 f92a 	bl	8005074 <HAL_SPI_TransmitReceive>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	bf0c      	ite	eq
 8000e26:	2301      	moveq	r3, #1
 8000e28:	2300      	movne	r3, #0
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	6858      	ldr	r0, [r3, #4]
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	899b      	ldrh	r3, [r3, #12]
 8000e36:	2201      	movs	r2, #1
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f001 fa41 	bl	80022c0 <HAL_GPIO_WritePin>

	if (status == 1) {
 8000e3e:	7dfb      	ldrb	r3, [r7, #23]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d102      	bne.n	8000e4a <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 8000e44:	7cba      	ldrb	r2, [r7, #18]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	701a      	strb	r2, [r3, #0]

	}

	return status;
 8000e4a:	7dfb      	ldrb	r3, [r7, #23]

}
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	3718      	adds	r7, #24
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}

08000e54 <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b088      	sub	sp, #32
 8000e58:	af02      	add	r7, sp, #8
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	607a      	str	r2, [r7, #4]
 8000e60:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 8000e62:	7afb      	ldrb	r3, [r7, #11]
 8000e64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e68:	b2db      	uxtb	r3, r3
 8000e6a:	753b      	strb	r3, [r7, #20]
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	6898      	ldr	r0, [r3, #8]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	89db      	ldrh	r3, [r3, #14]
 8000e78:	2200      	movs	r2, #0
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	f001 fa20 	bl	80022c0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	6818      	ldr	r0, [r3, #0]
 8000e84:	f107 0210 	add.w	r2, r7, #16
 8000e88:	f107 0114 	add.w	r1, r7, #20
 8000e8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e90:	9300      	str	r3, [sp, #0]
 8000e92:	2302      	movs	r3, #2
 8000e94:	f004 f8ee 	bl	8005074 <HAL_SPI_TransmitReceive>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	bf0c      	ite	eq
 8000e9e:	2301      	moveq	r3, #1
 8000ea0:	2300      	movne	r3, #0
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	6898      	ldr	r0, [r3, #8]
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	89db      	ldrh	r3, [r3, #14]
 8000eae:	2201      	movs	r2, #1
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	f001 fa05 	bl	80022c0 <HAL_GPIO_WritePin>

	if (status == 1) {
 8000eb6:	7dfb      	ldrb	r3, [r7, #23]
 8000eb8:	2b01      	cmp	r3, #1
 8000eba:	d102      	bne.n	8000ec2 <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 8000ebc:	7c7a      	ldrb	r2, [r7, #17]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	701a      	strb	r2, [r3, #0]

	}

	return status;
 8000ec2:	7dfb      	ldrb	r3, [r7, #23]

}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3718      	adds	r7, #24
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	70fb      	strb	r3, [r7, #3]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8000edc:	78fb      	ldrb	r3, [r7, #3]
 8000ede:	733b      	strb	r3, [r7, #12]
 8000ee0:	78bb      	ldrb	r3, [r7, #2]
 8000ee2:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6858      	ldr	r0, [r3, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	899b      	ldrh	r3, [r3, #12]
 8000eec:	2200      	movs	r2, #0
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f001 f9e6 	bl	80022c0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6818      	ldr	r0, [r3, #0]
 8000ef8:	f107 010c 	add.w	r1, r7, #12
 8000efc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f00:	2202      	movs	r2, #2
 8000f02:	f003 ff42 	bl	8004d8a <HAL_SPI_Transmit>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	bf0c      	ite	eq
 8000f0c:	2301      	moveq	r3, #1
 8000f0e:	2300      	movne	r3, #0
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8000f14:	bf00      	nop
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f004 facc 	bl	80054b8 <HAL_SPI_GetState>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b01      	cmp	r3, #1
 8000f24:	d1f7      	bne.n	8000f16 <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6858      	ldr	r0, [r3, #4]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	899b      	ldrh	r3, [r3, #12]
 8000f2e:	2201      	movs	r2, #1
 8000f30:	4619      	mov	r1, r3
 8000f32:	f001 f9c5 	bl	80022c0 <HAL_GPIO_WritePin>

	return status;
 8000f36:	7bfb      	ldrb	r3, [r7, #15]

}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3710      	adds	r7, #16
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	460b      	mov	r3, r1
 8000f4a:	70fb      	strb	r3, [r7, #3]
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8000f50:	78fb      	ldrb	r3, [r7, #3]
 8000f52:	733b      	strb	r3, [r7, #12]
 8000f54:	78bb      	ldrb	r3, [r7, #2]
 8000f56:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6898      	ldr	r0, [r3, #8]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	89db      	ldrh	r3, [r3, #14]
 8000f60:	2200      	movs	r2, #0
 8000f62:	4619      	mov	r1, r3
 8000f64:	f001 f9ac 	bl	80022c0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6818      	ldr	r0, [r3, #0]
 8000f6c:	f107 010c 	add.w	r1, r7, #12
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f74:	2202      	movs	r2, #2
 8000f76:	f003 ff08 	bl	8004d8a <HAL_SPI_Transmit>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	bf0c      	ite	eq
 8000f80:	2301      	moveq	r3, #1
 8000f82:	2300      	movne	r3, #0
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8000f88:	bf00      	nop
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f004 fa92 	bl	80054b8 <HAL_SPI_GetState>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d1f7      	bne.n	8000f8a <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6898      	ldr	r0, [r3, #8]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	89db      	ldrh	r3, [r3, #14]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	f001 f98b 	bl	80022c0 <HAL_GPIO_WritePin>

	return status;
 8000faa:	7bfb      	ldrb	r3, [r7, #15]

}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <BMI088_ReadGyroscope>:

	return status;

}

uint8_t BMI088_ReadGyroscope(BMI088 *imu) {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	; 0x28
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	6078      	str	r0, [r7, #4]

	/* Read raw gyroscope data */
	uint8_t txBuf[7] = {(BMI_GYR_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; /* Register addr, 6 bytes data */
 8000fbc:	4a38      	ldr	r2, [pc, #224]	; (80010a0 <BMI088_ReadGyroscope+0xec>)
 8000fbe:	f107 0310 	add.w	r3, r7, #16
 8000fc2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fc6:	6018      	str	r0, [r3, #0]
 8000fc8:	3304      	adds	r3, #4
 8000fca:	8019      	strh	r1, [r3, #0]
 8000fcc:	3302      	adds	r3, #2
 8000fce:	0c0a      	lsrs	r2, r1, #16
 8000fd0:	701a      	strb	r2, [r3, #0]
	uint8_t rxBuf[7];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6898      	ldr	r0, [r3, #8]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	89db      	ldrh	r3, [r3, #14]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f001 f96f 	bl	80022c0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 7, HAL_MAX_DELAY) == HAL_OK);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6818      	ldr	r0, [r3, #0]
 8000fe6:	f107 0208 	add.w	r2, r7, #8
 8000fea:	f107 0110 	add.w	r1, r7, #16
 8000fee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	2307      	movs	r3, #7
 8000ff6:	f004 f83d 	bl	8005074 <HAL_SPI_TransmitReceive>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	bf0c      	ite	eq
 8001000:	2301      	moveq	r3, #1
 8001002:	2300      	movne	r3, #0
 8001004:	b2db      	uxtb	r3, r3
 8001006:	77fb      	strb	r3, [r7, #31]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6898      	ldr	r0, [r3, #8]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	89db      	ldrh	r3, [r3, #14]
 8001010:	2201      	movs	r2, #1
 8001012:	4619      	mov	r1, r3
 8001014:	f001 f954 	bl	80022c0 <HAL_GPIO_WritePin>

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((rxBuf[2] << 8) | rxBuf[1]);
 8001018:	7abb      	ldrb	r3, [r7, #10]
 800101a:	021b      	lsls	r3, r3, #8
 800101c:	b21a      	sxth	r2, r3
 800101e:	7a7b      	ldrb	r3, [r7, #9]
 8001020:	b21b      	sxth	r3, r3
 8001022:	4313      	orrs	r3, r2
 8001024:	83bb      	strh	r3, [r7, #28]
	int16_t gyrY = (int16_t) ((rxBuf[4] << 8) | rxBuf[3]);
 8001026:	7b3b      	ldrb	r3, [r7, #12]
 8001028:	021b      	lsls	r3, r3, #8
 800102a:	b21a      	sxth	r2, r3
 800102c:	7afb      	ldrb	r3, [r7, #11]
 800102e:	b21b      	sxth	r3, r3
 8001030:	4313      	orrs	r3, r2
 8001032:	837b      	strh	r3, [r7, #26]
	int16_t gyrZ = (int16_t) ((rxBuf[6] << 8) | rxBuf[5]);
 8001034:	7bbb      	ldrb	r3, [r7, #14]
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	b21a      	sxth	r2, r3
 800103a:	7b7b      	ldrb	r3, [r7, #13]
 800103c:	b21b      	sxth	r3, r3
 800103e:	4313      	orrs	r3, r2
 8001040:	833b      	strh	r3, [r7, #24]

	/* Convert to rad/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001048:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800104c:	ee07 3a90 	vmov	s15, r3
 8001050:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001054:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001064:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001068:	ee07 3a90 	vmov	s15, r3
 800106c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001080:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001084:	ee07 3a90 	vmov	s15, r3
 8001088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

	return status;
 8001096:	7ffb      	ldrb	r3, [r7, #31]

}
 8001098:	4618      	mov	r0, r3
 800109a:	3720      	adds	r7, #32
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	0800c628 	.word	0x0800c628

080010a4 <KX134_Init>:
 * INITIALISATION
 *
 */
uint8_t KX134_Init(KX134 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csPinBank, uint16_t csPin) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	60b9      	str	r1, [r7, #8]
 80010ae:	607a      	str	r2, [r7, #4]
 80010b0:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in structure */
	imu->spiHandle 		= spiHandle;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	68ba      	ldr	r2, [r7, #8]
 80010b6:	601a      	str	r2, [r3, #0]
	imu->csPinBank 		= csPinBank;
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	605a      	str	r2, [r3, #4]
	imu->csPin 			= csPin;
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	887a      	ldrh	r2, [r7, #2]
 80010c2:	811a      	strh	r2, [r3, #8]

	/* Clear DMA flags */
	imu->reading = 0;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	2200      	movs	r2, #0
 80010c8:	729a      	strb	r2, [r3, #10]

	uint8_t status = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	75fb      	strb	r3, [r7, #23]

	/* Check chip ID */
	uint8_t chipID_accel;
	status += KX134_ReadRegister(imu, KX_CHIP_ID, &chipID_accel);
 80010ce:	f107 0316 	add.w	r3, r7, #22
 80010d2:	461a      	mov	r2, r3
 80010d4:	2113      	movs	r1, #19
 80010d6:	68f8      	ldr	r0, [r7, #12]
 80010d8:	f000 f86c 	bl	80011b4 <KX134_ReadRegister>
 80010dc:	4603      	mov	r3, r0
 80010de:	461a      	mov	r2, r3
 80010e0:	7dfb      	ldrb	r3, [r7, #23]
 80010e2:	4413      	add	r3, r2
 80010e4:	75fb      	strb	r3, [r7, #23]

	HAL_Delay(10);
 80010e6:	200a      	movs	r0, #10
 80010e8:	f000 fe0a 	bl	8001d00 <HAL_Delay>

	/* use the COTR register to test if it works */
	status += KX134_WriteRegister(imu, KX_CNTL_2, 0x40);
 80010ec:	2240      	movs	r2, #64	; 0x40
 80010ee:	211c      	movs	r1, #28
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f000 f8a0 	bl	8001236 <KX134_WriteRegister>
 80010f6:	4603      	mov	r3, r0
 80010f8:	461a      	mov	r2, r3
 80010fa:	7dfb      	ldrb	r3, [r7, #23]
 80010fc:	4413      	add	r3, r2
 80010fe:	75fb      	strb	r3, [r7, #23]
	uint8_t cotr;
	status += KX134_ReadRegister(imu, KX_COTR, &cotr);
 8001100:	f107 0315 	add.w	r3, r7, #21
 8001104:	461a      	mov	r2, r3
 8001106:	2112      	movs	r1, #18
 8001108:	68f8      	ldr	r0, [r7, #12]
 800110a:	f000 f853 	bl	80011b4 <KX134_ReadRegister>
 800110e:	4603      	mov	r3, r0
 8001110:	461a      	mov	r2, r3
 8001112:	7dfb      	ldrb	r3, [r7, #23]
 8001114:	4413      	add	r3, r2
 8001116:	75fb      	strb	r3, [r7, #23]

	if (cotr != 0xAA) {
 8001118:	7d7b      	ldrb	r3, [r7, #21]
 800111a:	2baa      	cmp	r3, #170	; 0xaa
 800111c:	d002      	beq.n	8001124 <KX134_Init+0x80>
		status += 70;
 800111e:	7dfb      	ldrb	r3, [r7, #23]
 8001120:	3346      	adds	r3, #70	; 0x46
 8001122:	75fb      	strb	r3, [r7, #23]
	}
	HAL_Delay(1);
 8001124:	2001      	movs	r0, #1
 8001126:	f000 fdeb 	bl	8001d00 <HAL_Delay>

	/* turn off device to enable changes to configuration */
	status += KX134_WriteRegister(imu, KX_CNTL_1, 0x68); // everything is correct except for bit 7 (1st), which is 0 instead of 1
 800112a:	2268      	movs	r2, #104	; 0x68
 800112c:	211b      	movs	r1, #27
 800112e:	68f8      	ldr	r0, [r7, #12]
 8001130:	f000 f881 	bl	8001236 <KX134_WriteRegister>
 8001134:	4603      	mov	r3, r0
 8001136:	461a      	mov	r2, r3
 8001138:	7dfb      	ldrb	r3, [r7, #23]
 800113a:	4413      	add	r3, r2
 800113c:	75fb      	strb	r3, [r7, #23]

	/* set output data rate to 1.6kHz, disable IIR filter */
	status += KX134_WriteRegister(imu, KX_ODCNTL, 0x8B);
 800113e:	228b      	movs	r2, #139	; 0x8b
 8001140:	2121      	movs	r1, #33	; 0x21
 8001142:	68f8      	ldr	r0, [r7, #12]
 8001144:	f000 f877 	bl	8001236 <KX134_WriteRegister>
 8001148:	4603      	mov	r3, r0
 800114a:	461a      	mov	r2, r3
 800114c:	7dfb      	ldrb	r3, [r7, #23]
 800114e:	4413      	add	r3, r2
 8001150:	75fb      	strb	r3, [r7, #23]

	/* interrupt control */
	status += KX134_WriteRegister(imu, KX_INC1, 0xA8); // set interrupt to real time non-latched, enable pin 1, active high
 8001152:	22a8      	movs	r2, #168	; 0xa8
 8001154:	2122      	movs	r1, #34	; 0x22
 8001156:	68f8      	ldr	r0, [r7, #12]
 8001158:	f000 f86d 	bl	8001236 <KX134_WriteRegister>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	7dfb      	ldrb	r3, [r7, #23]
 8001162:	4413      	add	r3, r2
 8001164:	75fb      	strb	r3, [r7, #23]

	/* other interrupt control */
	status += KX134_WriteRegister(imu, KX_INC4, 0x10); // enable DRDY interrupt
 8001166:	2210      	movs	r2, #16
 8001168:	2125      	movs	r1, #37	; 0x25
 800116a:	68f8      	ldr	r0, [r7, #12]
 800116c:	f000 f863 	bl	8001236 <KX134_WriteRegister>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	7dfb      	ldrb	r3, [r7, #23]
 8001176:	4413      	add	r3, r2
 8001178:	75fb      	strb	r3, [r7, #23]

	/* turn device back on */
	status += KX134_WriteRegister(imu, KX_CNTL_1, 0xE8); // now turn things on, ±16G
 800117a:	22e8      	movs	r2, #232	; 0xe8
 800117c:	211b      	movs	r1, #27
 800117e:	68f8      	ldr	r0, [r7, #12]
 8001180:	f000 f859 	bl	8001236 <KX134_WriteRegister>
 8001184:	4603      	mov	r3, r0
 8001186:	461a      	mov	r2, r3
 8001188:	7dfb      	ldrb	r3, [r7, #23]
 800118a:	4413      	add	r3, r2
 800118c:	75fb      	strb	r3, [r7, #23]

	/* Pre-compute accelerometer conversion constant (raw to m/s^2) */
	imu->accConversion =  (9.81f / 32768.0f) * 16.0f;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	4a07      	ldr	r2, [pc, #28]	; (80011b0 <KX134_Init+0x10c>)
 8001192:	61da      	str	r2, [r3, #28]

	/* Set accelerometer TX buffer for DMA */
	imu->txBuf[0] = KX_DATA | 0x80;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2288      	movs	r2, #136	; 0x88
 8001198:	72da      	strb	r2, [r3, #11]


	if (chipID_accel != 0x46) {
 800119a:	7dbb      	ldrb	r3, [r7, #22]
 800119c:	2b46      	cmp	r3, #70	; 0x46
 800119e:	d001      	beq.n	80011a4 <KX134_Init+0x100>
		return chipID_accel;
 80011a0:	7dbb      	ldrb	r3, [r7, #22]
 80011a2:	e000      	b.n	80011a6 <KX134_Init+0x102>
	}
	return status;
 80011a4:	7dfb      	ldrb	r3, [r7, #23]

}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	3b9cf5c3 	.word	0x3b9cf5c3

080011b4 <KX134_ReadRegister>:
 *
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

uint8_t KX134_ReadRegister(KX134 *imu, uint8_t regAddr, uint8_t *data) {
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08e      	sub	sp, #56	; 0x38
 80011b8:	af02      	add	r7, sp, #8
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	460b      	mov	r3, r1
 80011be:	607a      	str	r2, [r7, #4]
 80011c0:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00};
 80011c2:	7afb      	ldrb	r3, [r7, #11]
 80011c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80011ce:	2300      	movs	r3, #0
 80011d0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	uint8_t rxBuf[21];

	HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	6858      	ldr	r0, [r3, #4]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	891b      	ldrh	r3, [r3, #8]
 80011dc:	2200      	movs	r2, #0
 80011de:	4619      	mov	r1, r3
 80011e0:	f001 f86e 	bl	80022c0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	6818      	ldr	r0, [r3, #0]
 80011e8:	f107 0214 	add.w	r2, r7, #20
 80011ec:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011f4:	9300      	str	r3, [sp, #0]
 80011f6:	2303      	movs	r3, #3
 80011f8:	f003 ff3c 	bl	8005074 <HAL_SPI_TransmitReceive>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	bf0c      	ite	eq
 8001202:	2301      	moveq	r3, #1
 8001204:	2300      	movne	r3, #0
 8001206:	b2db      	uxtb	r3, r3
 8001208:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	6858      	ldr	r0, [r3, #4]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	891b      	ldrh	r3, [r3, #8]
 8001214:	2201      	movs	r2, #1
 8001216:	4619      	mov	r1, r3
 8001218:	f001 f852 	bl	80022c0 <HAL_GPIO_WritePin>

	if (status == 1) {
 800121c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001220:	2b01      	cmp	r3, #1
 8001222:	d102      	bne.n	800122a <KX134_ReadRegister+0x76>
		*data = rxBuf[2];
 8001224:	7dba      	ldrb	r2, [r7, #22]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	701a      	strb	r2, [r3, #0]
	}

	return status;
 800122a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f

}
 800122e:	4618      	mov	r0, r3
 8001230:	3730      	adds	r7, #48	; 0x30
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <KX134_WriteRegister>:

uint8_t KX134_WriteRegister(KX134 *imu, uint8_t regAddr, uint8_t data) {
 8001236:	b580      	push	{r7, lr}
 8001238:	b084      	sub	sp, #16
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	460b      	mov	r3, r1
 8001240:	70fb      	strb	r3, [r7, #3]
 8001242:	4613      	mov	r3, r2
 8001244:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8001246:	78fb      	ldrb	r3, [r7, #3]
 8001248:	733b      	strb	r3, [r7, #12]
 800124a:	78bb      	ldrb	r3, [r7, #2]
 800124c:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6858      	ldr	r0, [r3, #4]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	891b      	ldrh	r3, [r3, #8]
 8001256:	2200      	movs	r2, #0
 8001258:	4619      	mov	r1, r3
 800125a:	f001 f831 	bl	80022c0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6818      	ldr	r0, [r3, #0]
 8001262:	f107 010c 	add.w	r1, r7, #12
 8001266:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800126a:	2202      	movs	r2, #2
 800126c:	f003 fd8d 	bl	8004d8a <HAL_SPI_Transmit>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	bf0c      	ite	eq
 8001276:	2301      	moveq	r3, #1
 8001278:	2300      	movne	r3, #0
 800127a:	b2db      	uxtb	r3, r3
 800127c:	73fb      	strb	r3, [r7, #15]
	//wait for the SPI bus to finish being used
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 800127e:	bf00      	nop
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4618      	mov	r0, r3
 8001286:	f004 f917 	bl	80054b8 <HAL_SPI_GetState>
 800128a:	4603      	mov	r3, r0
 800128c:	2b01      	cmp	r3, #1
 800128e:	d1f7      	bne.n	8001280 <KX134_WriteRegister+0x4a>
	HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6858      	ldr	r0, [r3, #4]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	891b      	ldrh	r3, [r3, #8]
 8001298:	2201      	movs	r2, #1
 800129a:	4619      	mov	r1, r3
 800129c:	f001 f810 	bl	80022c0 <HAL_GPIO_WritePin>

	return status;
 80012a0:	7bfb      	ldrb	r3, [r7, #15]

}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3710      	adds	r7, #16
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <KX134_Read>:
/*
 *
 * POLLING
 *
 */
uint8_t KX134_Read(KX134 *imu) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08a      	sub	sp, #40	; 0x28
 80012b0:	af02      	add	r7, sp, #8
 80012b2:	6078      	str	r0, [r7, #4]

	/* Read raw accelerometer data */
	uint8_t txBuf[7] = {(KX_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; /* Register addr, 6 bytes data */
 80012b4:	4a38      	ldr	r2, [pc, #224]	; (8001398 <KX134_Read+0xec>)
 80012b6:	f107 0310 	add.w	r3, r7, #16
 80012ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012be:	6018      	str	r0, [r3, #0]
 80012c0:	3304      	adds	r3, #4
 80012c2:	8019      	strh	r1, [r3, #0]
 80012c4:	3302      	adds	r3, #2
 80012c6:	0c0a      	lsrs	r2, r1, #16
 80012c8:	701a      	strb	r2, [r3, #0]
	uint8_t rxBuf[7];

	HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_RESET);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6858      	ldr	r0, [r3, #4]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	891b      	ldrh	r3, [r3, #8]
 80012d2:	2200      	movs	r2, #0
 80012d4:	4619      	mov	r1, r3
 80012d6:	f000 fff3 	bl	80022c0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 7, HAL_MAX_DELAY) == HAL_OK);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6818      	ldr	r0, [r3, #0]
 80012de:	f107 0208 	add.w	r2, r7, #8
 80012e2:	f107 0110 	add.w	r1, r7, #16
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2307      	movs	r3, #7
 80012ee:	f003 fec1 	bl	8005074 <HAL_SPI_TransmitReceive>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	bf0c      	ite	eq
 80012f8:	2301      	moveq	r3, #1
 80012fa:	2300      	movne	r3, #0
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	77fb      	strb	r3, [r7, #31]
	HAL_GPIO_WritePin(imu->csPinBank, imu->csPin, GPIO_PIN_SET);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6858      	ldr	r0, [r3, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	891b      	ldrh	r3, [r3, #8]
 8001308:	2201      	movs	r2, #1
 800130a:	4619      	mov	r1, r3
 800130c:	f000 ffd8 	bl	80022c0 <HAL_GPIO_WritePin>

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((rxBuf[2] << 8) | rxBuf[1]);
 8001310:	7abb      	ldrb	r3, [r7, #10]
 8001312:	021b      	lsls	r3, r3, #8
 8001314:	b21a      	sxth	r2, r3
 8001316:	7a7b      	ldrb	r3, [r7, #9]
 8001318:	b21b      	sxth	r3, r3
 800131a:	4313      	orrs	r3, r2
 800131c:	83bb      	strh	r3, [r7, #28]
	int16_t accY = (int16_t) ((rxBuf[4] << 8) | rxBuf[3]);
 800131e:	7b3b      	ldrb	r3, [r7, #12]
 8001320:	021b      	lsls	r3, r3, #8
 8001322:	b21a      	sxth	r2, r3
 8001324:	7afb      	ldrb	r3, [r7, #11]
 8001326:	b21b      	sxth	r3, r3
 8001328:	4313      	orrs	r3, r2
 800132a:	837b      	strh	r3, [r7, #26]
	int16_t accZ = (int16_t) ((rxBuf[6] << 8) | rxBuf[5]);
 800132c:	7bbb      	ldrb	r3, [r7, #14]
 800132e:	021b      	lsls	r3, r3, #8
 8001330:	b21a      	sxth	r2, r3
 8001332:	7b7b      	ldrb	r3, [r7, #13]
 8001334:	b21b      	sxth	r3, r3
 8001336:	4313      	orrs	r3, r2
 8001338:	833b      	strh	r3, [r7, #24]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	ed93 7a07 	vldr	s14, [r3, #28]
 8001340:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001344:	ee07 3a90 	vmov	s15, r3
 8001348:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800134c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	edc3 7a08 	vstr	s15, [r3, #32]
	imu->acc_mps2[1] = imu->accConversion * accY;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	ed93 7a07 	vldr	s14, [r3, #28]
 800135c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001360:	ee07 3a90 	vmov	s15, r3
 8001364:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001368:	ee67 7a27 	vmul.f32	s15, s14, s15
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	imu->acc_mps2[2] = imu->accConversion * accZ;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	ed93 7a07 	vldr	s14, [r3, #28]
 8001378:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800137c:	ee07 3a90 	vmov	s15, r3
 8001380:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001384:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	return status;
 800138e:	7ffb      	ldrb	r3, [r7, #31]

}
 8001390:	4618      	mov	r0, r3
 8001392:	3720      	adds	r7, #32
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	0800c630 	.word	0x0800c630

0800139c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800139c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013a0:	b086      	sub	sp, #24
 80013a2:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013a4:	f000 fc37 	bl	8001c16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a8:	f000 f8b4 	bl	8001514 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ac:	f000 f97e 	bl	80016ac <MX_GPIO_Init>
  MX_SPI1_Init();
 80013b0:	f000 f900 	bl	80015b4 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80013b4:	f007 fc46 	bl	8008c44 <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 80013b8:	f000 f93a 	bl	8001630 <MX_SPI3_Init>


  	/* devices that use hspi1 */

  	/* Initialize BMI088 */
  	uint8_t bmi_status = BMI088_Init(&bmi088, &hspi1, BMI088_Accel_NCS_GPIO_Port, BMI088_Accel_NCS_Pin, BMI088_Gyro_NCS_GPIO_Port, BMI088_Gyro_NCS_Pin);
 80013bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013c0:	9301      	str	r3, [sp, #4]
 80013c2:	4b48      	ldr	r3, [pc, #288]	; (80014e4 <main+0x148>)
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2380      	movs	r3, #128	; 0x80
 80013c8:	4a46      	ldr	r2, [pc, #280]	; (80014e4 <main+0x148>)
 80013ca:	4947      	ldr	r1, [pc, #284]	; (80014e8 <main+0x14c>)
 80013cc:	4847      	ldr	r0, [pc, #284]	; (80014ec <main+0x150>)
 80013ce:	f7ff fbeb 	bl	8000ba8 <BMI088_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	71fb      	strb	r3, [r7, #7]
  	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "Status of BMI088: %i\n", bmi_status));
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	461a      	mov	r2, r3
 80013da:	4945      	ldr	r1, [pc, #276]	; (80014f0 <main+0x154>)
 80013dc:	4845      	ldr	r0, [pc, #276]	; (80014f4 <main+0x158>)
 80013de:	f008 fef3 	bl	800a1c8 <siprintf>
 80013e2:	4603      	mov	r3, r0
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	4619      	mov	r1, r3
 80013e8:	4842      	ldr	r0, [pc, #264]	; (80014f4 <main+0x158>)
 80013ea:	f007 fce9 	bl	8008dc0 <CDC_Transmit_FS>

  	HAL_Delay(500);
 80013ee:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013f2:	f000 fc85 	bl	8001d00 <HAL_Delay>
  	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "%i\n", bmp_status));
  	*/


  	/* devices that use hspi3 */
    uint8_t kx_status = KX134_Init(&kx134, &hspi3, KX134_NCS_GPIO_Port, KX134_NCS_Pin);
 80013f6:	2304      	movs	r3, #4
 80013f8:	4a3f      	ldr	r2, [pc, #252]	; (80014f8 <main+0x15c>)
 80013fa:	4940      	ldr	r1, [pc, #256]	; (80014fc <main+0x160>)
 80013fc:	4840      	ldr	r0, [pc, #256]	; (8001500 <main+0x164>)
 80013fe:	f7ff fe51 	bl	80010a4 <KX134_Init>
 8001402:	4603      	mov	r3, r0
 8001404:	71bb      	strb	r3, [r7, #6]
  	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "Status of KX134: %i\n", kx_status));
 8001406:	79bb      	ldrb	r3, [r7, #6]
 8001408:	461a      	mov	r2, r3
 800140a:	493e      	ldr	r1, [pc, #248]	; (8001504 <main+0x168>)
 800140c:	4839      	ldr	r0, [pc, #228]	; (80014f4 <main+0x158>)
 800140e:	f008 fedb 	bl	800a1c8 <siprintf>
 8001412:	4603      	mov	r3, r0
 8001414:	b29b      	uxth	r3, r3
 8001416:	4619      	mov	r1, r3
 8001418:	4836      	ldr	r0, [pc, #216]	; (80014f4 <main+0x158>)
 800141a:	f007 fcd1 	bl	8008dc0 <CDC_Transmit_FS>

	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "m/s^2: x: %.3f   y: %.3f   z: %.3f\n",
			bmi088.acc_mps2[0],bmi088.acc_mps2[1],bmi088.acc_mps2[2]));
	*/

	status = BMI088_ReadGyroscope(&bmi088);
 800141e:	4833      	ldr	r0, [pc, #204]	; (80014ec <main+0x150>)
 8001420:	f7ff fdc8 	bl	8000fb4 <BMI088_ReadGyroscope>
 8001424:	4603      	mov	r3, r0
 8001426:	717b      	strb	r3, [r7, #5]

	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "rad/sec: x: %.3f   y: %.3f   z: %.3f\n",
			bmi088.gyr_rps[0],bmi088.gyr_rps[1],bmi088.gyr_rps[2]));
 8001428:	4b30      	ldr	r3, [pc, #192]	; (80014ec <main+0x150>)
 800142a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "rad/sec: x: %.3f   y: %.3f   z: %.3f\n",
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff f88b 	bl	8000548 <__aeabi_f2d>
 8001432:	4680      	mov	r8, r0
 8001434:	4689      	mov	r9, r1
			bmi088.gyr_rps[0],bmi088.gyr_rps[1],bmi088.gyr_rps[2]));
 8001436:	4b2d      	ldr	r3, [pc, #180]	; (80014ec <main+0x150>)
 8001438:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "rad/sec: x: %.3f   y: %.3f   z: %.3f\n",
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff f884 	bl	8000548 <__aeabi_f2d>
 8001440:	4604      	mov	r4, r0
 8001442:	460d      	mov	r5, r1
			bmi088.gyr_rps[0],bmi088.gyr_rps[1],bmi088.gyr_rps[2]));
 8001444:	4b29      	ldr	r3, [pc, #164]	; (80014ec <main+0x150>)
 8001446:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "rad/sec: x: %.3f   y: %.3f   z: %.3f\n",
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff f87d 	bl	8000548 <__aeabi_f2d>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001456:	e9cd 4500 	strd	r4, r5, [sp]
 800145a:	4642      	mov	r2, r8
 800145c:	464b      	mov	r3, r9
 800145e:	492a      	ldr	r1, [pc, #168]	; (8001508 <main+0x16c>)
 8001460:	4824      	ldr	r0, [pc, #144]	; (80014f4 <main+0x158>)
 8001462:	f008 feb1 	bl	800a1c8 <siprintf>
 8001466:	4603      	mov	r3, r0
 8001468:	b29b      	uxth	r3, r3
 800146a:	4619      	mov	r1, r3
 800146c:	4821      	ldr	r0, [pc, #132]	; (80014f4 <main+0x158>)
 800146e:	f007 fca7 	bl	8008dc0 <CDC_Transmit_FS>
	*/


	//devices using hspi3

	status = KX134_Read(&kx134);
 8001472:	4823      	ldr	r0, [pc, #140]	; (8001500 <main+0x164>)
 8001474:	f7ff ff1a 	bl	80012ac <KX134_Read>
 8001478:	4603      	mov	r3, r0
 800147a:	717b      	strb	r3, [r7, #5]

	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "m/s^2: x: %.3f   y: %.3f   z: %.3f\n",
			kx134.acc_mps2[0],kx134.acc_mps2[1],kx134.acc_mps2[2]));
 800147c:	4b20      	ldr	r3, [pc, #128]	; (8001500 <main+0x164>)
 800147e:	6a1b      	ldr	r3, [r3, #32]
	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "m/s^2: x: %.3f   y: %.3f   z: %.3f\n",
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff f861 	bl	8000548 <__aeabi_f2d>
 8001486:	4680      	mov	r8, r0
 8001488:	4689      	mov	r9, r1
			kx134.acc_mps2[0],kx134.acc_mps2[1],kx134.acc_mps2[2]));
 800148a:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <main+0x164>)
 800148c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "m/s^2: x: %.3f   y: %.3f   z: %.3f\n",
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f85a 	bl	8000548 <__aeabi_f2d>
 8001494:	4604      	mov	r4, r0
 8001496:	460d      	mov	r5, r1
			kx134.acc_mps2[0],kx134.acc_mps2[1],kx134.acc_mps2[2]));
 8001498:	4b19      	ldr	r3, [pc, #100]	; (8001500 <main+0x164>)
 800149a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "m/s^2: x: %.3f   y: %.3f   z: %.3f\n",
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f853 	bl	8000548 <__aeabi_f2d>
 80014a2:	4602      	mov	r2, r0
 80014a4:	460b      	mov	r3, r1
 80014a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80014aa:	e9cd 4500 	strd	r4, r5, [sp]
 80014ae:	4642      	mov	r2, r8
 80014b0:	464b      	mov	r3, r9
 80014b2:	4916      	ldr	r1, [pc, #88]	; (800150c <main+0x170>)
 80014b4:	480f      	ldr	r0, [pc, #60]	; (80014f4 <main+0x158>)
 80014b6:	f008 fe87 	bl	800a1c8 <siprintf>
 80014ba:	4603      	mov	r3, r0
 80014bc:	b29b      	uxth	r3, r3
 80014be:	4619      	mov	r1, r3
 80014c0:	480c      	ldr	r0, [pc, #48]	; (80014f4 <main+0x158>)
 80014c2:	f007 fc7d 	bl	8008dc0 <CDC_Transmit_FS>
	/*
	status = LIS3MDL_Read(&lis3mdl);
	*/


	CDC_Transmit_FS(buffer, sprintf((char *)buffer, "\n\n\n"));
 80014c6:	4912      	ldr	r1, [pc, #72]	; (8001510 <main+0x174>)
 80014c8:	480a      	ldr	r0, [pc, #40]	; (80014f4 <main+0x158>)
 80014ca:	f008 fe7d 	bl	800a1c8 <siprintf>
 80014ce:	4603      	mov	r3, r0
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	4619      	mov	r1, r3
 80014d4:	4807      	ldr	r0, [pc, #28]	; (80014f4 <main+0x158>)
 80014d6:	f007 fc73 	bl	8008dc0 <CDC_Transmit_FS>
	HAL_Delay(1000);
 80014da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014de:	f000 fc0f 	bl	8001d00 <HAL_Delay>
  {
 80014e2:	e79c      	b.n	800141e <main+0x82>
 80014e4:	48000400 	.word	0x48000400
 80014e8:	200002f0 	.word	0x200002f0
 80014ec:	200003f8 	.word	0x200003f8
 80014f0:	0800c638 	.word	0x0800c638
 80014f4:	200003b8 	.word	0x200003b8
 80014f8:	48000c00 	.word	0x48000c00
 80014fc:	20000354 	.word	0x20000354
 8001500:	20000448 	.word	0x20000448
 8001504:	0800c650 	.word	0x0800c650
 8001508:	0800c668 	.word	0x0800c668
 800150c:	0800c690 	.word	0x0800c690
 8001510:	0800c6b4 	.word	0x0800c6b4

08001514 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b096      	sub	sp, #88	; 0x58
 8001518:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800151a:	f107 0314 	add.w	r3, r7, #20
 800151e:	2244      	movs	r2, #68	; 0x44
 8001520:	2100      	movs	r1, #0
 8001522:	4618      	mov	r0, r3
 8001524:	f008 ff32 	bl	800a38c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001528:	463b      	mov	r3, r7
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]
 8001534:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001536:	f44f 7000 	mov.w	r0, #512	; 0x200
 800153a:	f002 f88f 	bl	800365c <HAL_PWREx_ControlVoltageScaling>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001544:	f000 f98c 	bl	8001860 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001548:	2301      	movs	r3, #1
 800154a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800154c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001550:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001552:	2302      	movs	r3, #2
 8001554:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001556:	2303      	movs	r3, #3
 8001558:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800155a:	2301      	movs	r3, #1
 800155c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800155e:	230a      	movs	r3, #10
 8001560:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001562:	2307      	movs	r3, #7
 8001564:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001566:	2302      	movs	r3, #2
 8001568:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800156a:	2302      	movs	r3, #2
 800156c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	4618      	mov	r0, r3
 8001574:	f002 f8d8 	bl	8003728 <HAL_RCC_OscConfig>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800157e:	f000 f96f 	bl	8001860 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001582:	230f      	movs	r3, #15
 8001584:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001586:	2303      	movs	r3, #3
 8001588:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800158a:	2300      	movs	r3, #0
 800158c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800158e:	2300      	movs	r3, #0
 8001590:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001592:	2300      	movs	r3, #0
 8001594:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001596:	463b      	mov	r3, r7
 8001598:	2104      	movs	r1, #4
 800159a:	4618      	mov	r0, r3
 800159c:	f002 fca0 	bl	8003ee0 <HAL_RCC_ClockConfig>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <SystemClock_Config+0x96>
  {
    Error_Handler();
 80015a6:	f000 f95b 	bl	8001860 <Error_Handler>
  }
}
 80015aa:	bf00      	nop
 80015ac:	3758      	adds	r7, #88	; 0x58
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
	...

080015b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015b8:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <MX_SPI1_Init+0x74>)
 80015ba:	4a1c      	ldr	r2, [pc, #112]	; (800162c <MX_SPI1_Init+0x78>)
 80015bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015be:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <MX_SPI1_Init+0x74>)
 80015c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015c6:	4b18      	ldr	r3, [pc, #96]	; (8001628 <MX_SPI1_Init+0x74>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015cc:	4b16      	ldr	r3, [pc, #88]	; (8001628 <MX_SPI1_Init+0x74>)
 80015ce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80015d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80015d4:	4b14      	ldr	r3, [pc, #80]	; (8001628 <MX_SPI1_Init+0x74>)
 80015d6:	2202      	movs	r2, #2
 80015d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80015da:	4b13      	ldr	r3, [pc, #76]	; (8001628 <MX_SPI1_Init+0x74>)
 80015dc:	2201      	movs	r2, #1
 80015de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015e0:	4b11      	ldr	r3, [pc, #68]	; (8001628 <MX_SPI1_Init+0x74>)
 80015e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80015e8:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <MX_SPI1_Init+0x74>)
 80015ea:	2220      	movs	r2, #32
 80015ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015ee:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <MX_SPI1_Init+0x74>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015f4:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <MX_SPI1_Init+0x74>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015fa:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <MX_SPI1_Init+0x74>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001600:	4b09      	ldr	r3, [pc, #36]	; (8001628 <MX_SPI1_Init+0x74>)
 8001602:	2207      	movs	r2, #7
 8001604:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001606:	4b08      	ldr	r3, [pc, #32]	; (8001628 <MX_SPI1_Init+0x74>)
 8001608:	2200      	movs	r2, #0
 800160a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800160c:	4b06      	ldr	r3, [pc, #24]	; (8001628 <MX_SPI1_Init+0x74>)
 800160e:	2200      	movs	r2, #0
 8001610:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001612:	4805      	ldr	r0, [pc, #20]	; (8001628 <MX_SPI1_Init+0x74>)
 8001614:	f003 fb16 	bl	8004c44 <HAL_SPI_Init>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800161e:	f000 f91f 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001622:	bf00      	nop
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200002f0 	.word	0x200002f0
 800162c:	40013000 	.word	0x40013000

08001630 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001634:	4b1b      	ldr	r3, [pc, #108]	; (80016a4 <MX_SPI3_Init+0x74>)
 8001636:	4a1c      	ldr	r2, [pc, #112]	; (80016a8 <MX_SPI3_Init+0x78>)
 8001638:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800163a:	4b1a      	ldr	r3, [pc, #104]	; (80016a4 <MX_SPI3_Init+0x74>)
 800163c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001640:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001642:	4b18      	ldr	r3, [pc, #96]	; (80016a4 <MX_SPI3_Init+0x74>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001648:	4b16      	ldr	r3, [pc, #88]	; (80016a4 <MX_SPI3_Init+0x74>)
 800164a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800164e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001650:	4b14      	ldr	r3, [pc, #80]	; (80016a4 <MX_SPI3_Init+0x74>)
 8001652:	2202      	movs	r2, #2
 8001654:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001656:	4b13      	ldr	r3, [pc, #76]	; (80016a4 <MX_SPI3_Init+0x74>)
 8001658:	2201      	movs	r2, #1
 800165a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <MX_SPI3_Init+0x74>)
 800165e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001662:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001664:	4b0f      	ldr	r3, [pc, #60]	; (80016a4 <MX_SPI3_Init+0x74>)
 8001666:	2220      	movs	r2, #32
 8001668:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800166a:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <MX_SPI3_Init+0x74>)
 800166c:	2200      	movs	r2, #0
 800166e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001670:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <MX_SPI3_Init+0x74>)
 8001672:	2200      	movs	r2, #0
 8001674:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <MX_SPI3_Init+0x74>)
 8001678:	2200      	movs	r2, #0
 800167a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <MX_SPI3_Init+0x74>)
 800167e:	2207      	movs	r2, #7
 8001680:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001682:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <MX_SPI3_Init+0x74>)
 8001684:	2200      	movs	r2, #0
 8001686:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MX_SPI3_Init+0x74>)
 800168a:	2200      	movs	r2, #0
 800168c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800168e:	4805      	ldr	r0, [pc, #20]	; (80016a4 <MX_SPI3_Init+0x74>)
 8001690:	f003 fad8 	bl	8004c44 <HAL_SPI_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800169a:	f000 f8e1 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	20000354 	.word	0x20000354
 80016a8:	40003c00 	.word	0x40003c00

080016ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08c      	sub	sp, #48	; 0x30
 80016b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b2:	f107 031c 	add.w	r3, r7, #28
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 80016be:	60da      	str	r2, [r3, #12]
 80016c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016c2:	4b63      	ldr	r3, [pc, #396]	; (8001850 <MX_GPIO_Init+0x1a4>)
 80016c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c6:	4a62      	ldr	r2, [pc, #392]	; (8001850 <MX_GPIO_Init+0x1a4>)
 80016c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ce:	4b60      	ldr	r3, [pc, #384]	; (8001850 <MX_GPIO_Init+0x1a4>)
 80016d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016d6:	61bb      	str	r3, [r7, #24]
 80016d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016da:	4b5d      	ldr	r3, [pc, #372]	; (8001850 <MX_GPIO_Init+0x1a4>)
 80016dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016de:	4a5c      	ldr	r2, [pc, #368]	; (8001850 <MX_GPIO_Init+0x1a4>)
 80016e0:	f043 0302 	orr.w	r3, r3, #2
 80016e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016e6:	4b5a      	ldr	r3, [pc, #360]	; (8001850 <MX_GPIO_Init+0x1a4>)
 80016e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ea:	f003 0302 	and.w	r3, r3, #2
 80016ee:	617b      	str	r3, [r7, #20]
 80016f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016f2:	4b57      	ldr	r3, [pc, #348]	; (8001850 <MX_GPIO_Init+0x1a4>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f6:	4a56      	ldr	r2, [pc, #344]	; (8001850 <MX_GPIO_Init+0x1a4>)
 80016f8:	f043 0310 	orr.w	r3, r3, #16
 80016fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016fe:	4b54      	ldr	r3, [pc, #336]	; (8001850 <MX_GPIO_Init+0x1a4>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001702:	f003 0310 	and.w	r3, r3, #16
 8001706:	613b      	str	r3, [r7, #16]
 8001708:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800170a:	4b51      	ldr	r3, [pc, #324]	; (8001850 <MX_GPIO_Init+0x1a4>)
 800170c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170e:	4a50      	ldr	r2, [pc, #320]	; (8001850 <MX_GPIO_Init+0x1a4>)
 8001710:	f043 0308 	orr.w	r3, r3, #8
 8001714:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001716:	4b4e      	ldr	r3, [pc, #312]	; (8001850 <MX_GPIO_Init+0x1a4>)
 8001718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800171a:	f003 0308 	and.w	r3, r3, #8
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001722:	4b4b      	ldr	r3, [pc, #300]	; (8001850 <MX_GPIO_Init+0x1a4>)
 8001724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001726:	4a4a      	ldr	r2, [pc, #296]	; (8001850 <MX_GPIO_Init+0x1a4>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800172e:	4b48      	ldr	r3, [pc, #288]	; (8001850 <MX_GPIO_Init+0x1a4>)
 8001730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60bb      	str	r3, [r7, #8]
 8001738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800173a:	4b45      	ldr	r3, [pc, #276]	; (8001850 <MX_GPIO_Init+0x1a4>)
 800173c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173e:	4a44      	ldr	r2, [pc, #272]	; (8001850 <MX_GPIO_Init+0x1a4>)
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001746:	4b42      	ldr	r3, [pc, #264]	; (8001850 <MX_GPIO_Init+0x1a4>)
 8001748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Pyro_A_Trigger_Pin|Continuity_LED_D_Pin|Continuity_LED_C_Pin|BMI088_Gyro_Int_Pin
 8001752:	2200      	movs	r2, #0
 8001754:	f24c 1144 	movw	r1, #49476	; 0xc144
 8001758:	483e      	ldr	r0, [pc, #248]	; (8001854 <MX_GPIO_Init+0x1a8>)
 800175a:	f000 fdb1 	bl	80022c0 <HAL_GPIO_WritePin>
                          |BMI088_Gyro_NCS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Pyro_B_Trigger_Pin|Pyro_C_Trigger_Pin|Pyro_D_Trigger_Pin|Pyro_E_Trigger_Pin
 800175e:	2200      	movs	r2, #0
 8001760:	f243 3181 	movw	r1, #13185	; 0x3381
 8001764:	483c      	ldr	r0, [pc, #240]	; (8001858 <MX_GPIO_Init+0x1ac>)
 8001766:	f000 fdab 	bl	80022c0 <HAL_GPIO_WritePin>
                          |Pyro_F_Trigger_Pin|BMP388_NCS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Continuity_LED_B_Pin|Continuity_LED_A_Pin|Continuity_LED_E_Pin|Continuity_LED_F_Pin
 800176a:	2200      	movs	r2, #0
 800176c:	f647 4104 	movw	r1, #31748	; 0x7c04
 8001770:	483a      	ldr	r0, [pc, #232]	; (800185c <MX_GPIO_Init+0x1b0>)
 8001772:	f000 fda5 	bl	80022c0 <HAL_GPIO_WritePin>
                          |Status_LED_Pin|KX134_NCS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LIS3MDL_NCS_GPIO_Port, LIS3MDL_NCS_Pin, GPIO_PIN_RESET);
 8001776:	2200      	movs	r2, #0
 8001778:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800177c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001780:	f000 fd9e 	bl	80022c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Pyro_A_Trigger_Pin Continuity_LED_D_Pin Continuity_LED_C_Pin BMI088_Gyro_Int_Pin
                           BMI088_Gyro_NCS_Pin */
  GPIO_InitStruct.Pin = Pyro_A_Trigger_Pin|Continuity_LED_D_Pin|Continuity_LED_C_Pin|BMI088_Gyro_Int_Pin
 8001784:	f24c 1344 	movw	r3, #49476	; 0xc144
 8001788:	61fb      	str	r3, [r7, #28]
                          |BMI088_Gyro_NCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2300      	movs	r3, #0
 8001794:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001796:	f107 031c 	add.w	r3, r7, #28
 800179a:	4619      	mov	r1, r3
 800179c:	482d      	ldr	r0, [pc, #180]	; (8001854 <MX_GPIO_Init+0x1a8>)
 800179e:	f000 fbe5 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : Pyro_B_Trigger_Pin Pyro_C_Trigger_Pin Pyro_D_Trigger_Pin Pyro_E_Trigger_Pin
                           Pyro_F_Trigger_Pin BMP388_NCS_Pin */
  GPIO_InitStruct.Pin = Pyro_B_Trigger_Pin|Pyro_C_Trigger_Pin|Pyro_D_Trigger_Pin|Pyro_E_Trigger_Pin
 80017a2:	f243 3381 	movw	r3, #13185	; 0x3381
 80017a6:	61fb      	str	r3, [r7, #28]
                          |Pyro_F_Trigger_Pin|BMP388_NCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a8:	2301      	movs	r3, #1
 80017aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b0:	2300      	movs	r3, #0
 80017b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017b4:	f107 031c 	add.w	r3, r7, #28
 80017b8:	4619      	mov	r1, r3
 80017ba:	4827      	ldr	r0, [pc, #156]	; (8001858 <MX_GPIO_Init+0x1ac>)
 80017bc:	f000 fbd6 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : Continuity_LED_B_Pin Continuity_LED_A_Pin Continuity_LED_E_Pin Continuity_LED_F_Pin
                           Status_LED_Pin KX134_NCS_Pin */
  GPIO_InitStruct.Pin = Continuity_LED_B_Pin|Continuity_LED_A_Pin|Continuity_LED_E_Pin|Continuity_LED_F_Pin
 80017c0:	f647 4304 	movw	r3, #31748	; 0x7c04
 80017c4:	61fb      	str	r3, [r7, #28]
                          |Status_LED_Pin|KX134_NCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c6:	2301      	movs	r3, #1
 80017c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ce:	2300      	movs	r3, #0
 80017d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d2:	f107 031c 	add.w	r3, r7, #28
 80017d6:	4619      	mov	r1, r3
 80017d8:	4820      	ldr	r0, [pc, #128]	; (800185c <MX_GPIO_Init+0x1b0>)
 80017da:	f000 fbc7 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : LIS3MDL_NCS_Pin */
  GPIO_InitStruct.Pin = LIS3MDL_NCS_Pin;
 80017de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e8:	2300      	movs	r3, #0
 80017ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ec:	2300      	movs	r3, #0
 80017ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LIS3MDL_NCS_GPIO_Port, &GPIO_InitStruct);
 80017f0:	f107 031c 	add.w	r3, r7, #28
 80017f4:	4619      	mov	r1, r3
 80017f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017fa:	f000 fbb7 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : LIS3MDL_Int_Pin KX134_Int_Pin */
  GPIO_InitStruct.Pin = LIS3MDL_Int_Pin|KX134_Int_Pin;
 80017fe:	2303      	movs	r3, #3
 8001800:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001802:	2300      	movs	r3, #0
 8001804:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800180a:	f107 031c 	add.w	r3, r7, #28
 800180e:	4619      	mov	r1, r3
 8001810:	4812      	ldr	r0, [pc, #72]	; (800185c <MX_GPIO_Init+0x1b0>)
 8001812:	f000 fbab 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pins : BMI088_Accel_NCS_Pin BMI088_Accel_Int_Pin */
  GPIO_InitStruct.Pin = BMI088_Accel_NCS_Pin|BMI088_Accel_Int_Pin;
 8001816:	f44f 7320 	mov.w	r3, #640	; 0x280
 800181a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800181c:	2300      	movs	r3, #0
 800181e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001824:	f107 031c 	add.w	r3, r7, #28
 8001828:	4619      	mov	r1, r3
 800182a:	480a      	ldr	r0, [pc, #40]	; (8001854 <MX_GPIO_Init+0x1a8>)
 800182c:	f000 fb9e 	bl	8001f6c <HAL_GPIO_Init>

  /*Configure GPIO pin : BMP388_Int_Pin */
  GPIO_InitStruct.Pin = BMP388_Int_Pin;
 8001830:	2302      	movs	r3, #2
 8001832:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001834:	2300      	movs	r3, #0
 8001836:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001838:	2300      	movs	r3, #0
 800183a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BMP388_Int_GPIO_Port, &GPIO_InitStruct);
 800183c:	f107 031c 	add.w	r3, r7, #28
 8001840:	4619      	mov	r1, r3
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_GPIO_Init+0x1ac>)
 8001844:	f000 fb92 	bl	8001f6c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001848:	bf00      	nop
 800184a:	3730      	adds	r7, #48	; 0x30
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40021000 	.word	0x40021000
 8001854:	48000400 	.word	0x48000400
 8001858:	48001000 	.word	0x48001000
 800185c:	48000c00 	.word	0x48000c00

08001860 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001864:	b672      	cpsid	i
}
 8001866:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  HAL_GPIO_WritePin(Pyro_A_Trigger_GPIO_Port, Pyro_A_Trigger_Pin, GPIO_PIN_SET);
 8001868:	2201      	movs	r2, #1
 800186a:	2104      	movs	r1, #4
 800186c:	4801      	ldr	r0, [pc, #4]	; (8001874 <Error_Handler+0x14>)
 800186e:	f000 fd27 	bl	80022c0 <HAL_GPIO_WritePin>
  while (1)
 8001872:	e7fe      	b.n	8001872 <Error_Handler+0x12>
 8001874:	48000400 	.word	0x48000400

08001878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800187e:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <HAL_MspInit+0x44>)
 8001880:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001882:	4a0e      	ldr	r2, [pc, #56]	; (80018bc <HAL_MspInit+0x44>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	6613      	str	r3, [r2, #96]	; 0x60
 800188a:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <HAL_MspInit+0x44>)
 800188c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001896:	4b09      	ldr	r3, [pc, #36]	; (80018bc <HAL_MspInit+0x44>)
 8001898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800189a:	4a08      	ldr	r2, [pc, #32]	; (80018bc <HAL_MspInit+0x44>)
 800189c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018a0:	6593      	str	r3, [r2, #88]	; 0x58
 80018a2:	4b06      	ldr	r3, [pc, #24]	; (80018bc <HAL_MspInit+0x44>)
 80018a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018aa:	603b      	str	r3, [r7, #0]
 80018ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ae:	bf00      	nop
 80018b0:	370c      	adds	r7, #12
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	40021000 	.word	0x40021000

080018c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08c      	sub	sp, #48	; 0x30
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 031c 	add.w	r3, r7, #28
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a2e      	ldr	r2, [pc, #184]	; (8001998 <HAL_SPI_MspInit+0xd8>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d128      	bne.n	8001934 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018e2:	4b2e      	ldr	r3, [pc, #184]	; (800199c <HAL_SPI_MspInit+0xdc>)
 80018e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018e6:	4a2d      	ldr	r2, [pc, #180]	; (800199c <HAL_SPI_MspInit+0xdc>)
 80018e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018ec:	6613      	str	r3, [r2, #96]	; 0x60
 80018ee:	4b2b      	ldr	r3, [pc, #172]	; (800199c <HAL_SPI_MspInit+0xdc>)
 80018f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018f6:	61bb      	str	r3, [r7, #24]
 80018f8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fa:	4b28      	ldr	r3, [pc, #160]	; (800199c <HAL_SPI_MspInit+0xdc>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fe:	4a27      	ldr	r2, [pc, #156]	; (800199c <HAL_SPI_MspInit+0xdc>)
 8001900:	f043 0302 	orr.w	r3, r3, #2
 8001904:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001906:	4b25      	ldr	r3, [pc, #148]	; (800199c <HAL_SPI_MspInit+0xdc>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001912:	2338      	movs	r3, #56	; 0x38
 8001914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	2302      	movs	r3, #2
 8001918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191e:	2303      	movs	r3, #3
 8001920:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001922:	2305      	movs	r3, #5
 8001924:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001926:	f107 031c 	add.w	r3, r7, #28
 800192a:	4619      	mov	r1, r3
 800192c:	481c      	ldr	r0, [pc, #112]	; (80019a0 <HAL_SPI_MspInit+0xe0>)
 800192e:	f000 fb1d 	bl	8001f6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001932:	e02d      	b.n	8001990 <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI3)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a1a      	ldr	r2, [pc, #104]	; (80019a4 <HAL_SPI_MspInit+0xe4>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d128      	bne.n	8001990 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800193e:	4b17      	ldr	r3, [pc, #92]	; (800199c <HAL_SPI_MspInit+0xdc>)
 8001940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001942:	4a16      	ldr	r2, [pc, #88]	; (800199c <HAL_SPI_MspInit+0xdc>)
 8001944:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001948:	6593      	str	r3, [r2, #88]	; 0x58
 800194a:	4b14      	ldr	r3, [pc, #80]	; (800199c <HAL_SPI_MspInit+0xdc>)
 800194c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800194e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001956:	4b11      	ldr	r3, [pc, #68]	; (800199c <HAL_SPI_MspInit+0xdc>)
 8001958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195a:	4a10      	ldr	r2, [pc, #64]	; (800199c <HAL_SPI_MspInit+0xdc>)
 800195c:	f043 0304 	orr.w	r3, r3, #4
 8001960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <HAL_SPI_MspInit+0xdc>)
 8001964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001966:	f003 0304 	and.w	r3, r3, #4
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800196e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001972:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001974:	2302      	movs	r3, #2
 8001976:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800197c:	2303      	movs	r3, #3
 800197e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001980:	2306      	movs	r3, #6
 8001982:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001984:	f107 031c 	add.w	r3, r7, #28
 8001988:	4619      	mov	r1, r3
 800198a:	4807      	ldr	r0, [pc, #28]	; (80019a8 <HAL_SPI_MspInit+0xe8>)
 800198c:	f000 faee 	bl	8001f6c <HAL_GPIO_Init>
}
 8001990:	bf00      	nop
 8001992:	3730      	adds	r7, #48	; 0x30
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40013000 	.word	0x40013000
 800199c:	40021000 	.word	0x40021000
 80019a0:	48000400 	.word	0x48000400
 80019a4:	40003c00 	.word	0x40003c00
 80019a8:	48000800 	.word	0x48000800

080019ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019b0:	e7fe      	b.n	80019b0 <NMI_Handler+0x4>

080019b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019b2:	b480      	push	{r7}
 80019b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b6:	e7fe      	b.n	80019b6 <HardFault_Handler+0x4>

080019b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019bc:	e7fe      	b.n	80019bc <MemManage_Handler+0x4>

080019be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019be:	b480      	push	{r7}
 80019c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c2:	e7fe      	b.n	80019c2 <BusFault_Handler+0x4>

080019c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <UsageFault_Handler+0x4>

080019ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019f8:	f000 f962 	bl	8001cc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019fc:	bf00      	nop
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a04:	4802      	ldr	r0, [pc, #8]	; (8001a10 <OTG_FS_IRQHandler+0x10>)
 8001a06:	f000 fdc6 	bl	8002596 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	2000195c 	.word	0x2000195c

08001a14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return 1;
 8001a18:	2301      	movs	r3, #1
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <_kill>:

int _kill(int pid, int sig)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a2e:	f008 fcb9 	bl	800a3a4 <__errno>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2216      	movs	r2, #22
 8001a36:	601a      	str	r2, [r3, #0]
  return -1;
 8001a38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <_exit>:

void _exit (int status)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a4c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff ffe7 	bl	8001a24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a56:	e7fe      	b.n	8001a56 <_exit+0x12>

08001a58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b086      	sub	sp, #24
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]
 8001a68:	e00a      	b.n	8001a80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a6a:	f3af 8000 	nop.w
 8001a6e:	4601      	mov	r1, r0
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	1c5a      	adds	r2, r3, #1
 8001a74:	60ba      	str	r2, [r7, #8]
 8001a76:	b2ca      	uxtb	r2, r1
 8001a78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	617b      	str	r3, [r7, #20]
 8001a80:	697a      	ldr	r2, [r7, #20]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	dbf0      	blt.n	8001a6a <_read+0x12>
  }

  return len;
 8001a88:	687b      	ldr	r3, [r7, #4]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3718      	adds	r7, #24
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b086      	sub	sp, #24
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	60f8      	str	r0, [r7, #12]
 8001a9a:	60b9      	str	r1, [r7, #8]
 8001a9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	617b      	str	r3, [r7, #20]
 8001aa2:	e009      	b.n	8001ab8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	1c5a      	adds	r2, r3, #1
 8001aa8:	60ba      	str	r2, [r7, #8]
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	617b      	str	r3, [r7, #20]
 8001ab8:	697a      	ldr	r2, [r7, #20]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	dbf1      	blt.n	8001aa4 <_write+0x12>
  }
  return len;
 8001ac0:	687b      	ldr	r3, [r7, #4]
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3718      	adds	r7, #24
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <_close>:

int _close(int file)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ad2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae2:	b480      	push	{r7}
 8001ae4:	b083      	sub	sp, #12
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001af2:	605a      	str	r2, [r3, #4]
  return 0;
 8001af4:	2300      	movs	r3, #0
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <_isatty>:

int _isatty(int file)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b0a:	2301      	movs	r3, #1
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
	...

08001b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b3c:	4a14      	ldr	r2, [pc, #80]	; (8001b90 <_sbrk+0x5c>)
 8001b3e:	4b15      	ldr	r3, [pc, #84]	; (8001b94 <_sbrk+0x60>)
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b48:	4b13      	ldr	r3, [pc, #76]	; (8001b98 <_sbrk+0x64>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d102      	bne.n	8001b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b50:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <_sbrk+0x64>)
 8001b52:	4a12      	ldr	r2, [pc, #72]	; (8001b9c <_sbrk+0x68>)
 8001b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b56:	4b10      	ldr	r3, [pc, #64]	; (8001b98 <_sbrk+0x64>)
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d207      	bcs.n	8001b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b64:	f008 fc1e 	bl	800a3a4 <__errno>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	220c      	movs	r2, #12
 8001b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b72:	e009      	b.n	8001b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b74:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <_sbrk+0x64>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b7a:	4b07      	ldr	r3, [pc, #28]	; (8001b98 <_sbrk+0x64>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4413      	add	r3, r2
 8001b82:	4a05      	ldr	r2, [pc, #20]	; (8001b98 <_sbrk+0x64>)
 8001b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b86:	68fb      	ldr	r3, [r7, #12]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3718      	adds	r7, #24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20018000 	.word	0x20018000
 8001b94:	00000800 	.word	0x00000800
 8001b98:	20000474 	.word	0x20000474
 8001b9c:	200021d8 	.word	0x200021d8

08001ba0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ba4:	4b06      	ldr	r3, [pc, #24]	; (8001bc0 <SystemInit+0x20>)
 8001ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001baa:	4a05      	ldr	r2, [pc, #20]	; (8001bc0 <SystemInit+0x20>)
 8001bac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001bb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001bb4:	bf00      	nop
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001bc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bfc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bc8:	f7ff ffea 	bl	8001ba0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bcc:	480c      	ldr	r0, [pc, #48]	; (8001c00 <LoopForever+0x6>)
  ldr r1, =_edata
 8001bce:	490d      	ldr	r1, [pc, #52]	; (8001c04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001bd0:	4a0d      	ldr	r2, [pc, #52]	; (8001c08 <LoopForever+0xe>)
  movs r3, #0
 8001bd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd4:	e002      	b.n	8001bdc <LoopCopyDataInit>

08001bd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bda:	3304      	adds	r3, #4

08001bdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001be0:	d3f9      	bcc.n	8001bd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001be2:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001be4:	4c0a      	ldr	r4, [pc, #40]	; (8001c10 <LoopForever+0x16>)
  movs r3, #0
 8001be6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be8:	e001      	b.n	8001bee <LoopFillZerobss>

08001bea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bec:	3204      	adds	r2, #4

08001bee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bf0:	d3fb      	bcc.n	8001bea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bf2:	f008 fbdd 	bl	800a3b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001bf6:	f7ff fbd1 	bl	800139c <main>

08001bfa <LoopForever>:

LoopForever:
    b LoopForever
 8001bfa:	e7fe      	b.n	8001bfa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001bfc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c04:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 8001c08:	0800cabc 	.word	0x0800cabc
  ldr r2, =_sbss
 8001c0c:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 8001c10:	200021d4 	.word	0x200021d4

08001c14 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c14:	e7fe      	b.n	8001c14 <ADC1_2_IRQHandler>

08001c16 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c20:	2003      	movs	r0, #3
 8001c22:	f000 f961 	bl	8001ee8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c26:	200f      	movs	r0, #15
 8001c28:	f000 f80e 	bl	8001c48 <HAL_InitTick>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d002      	beq.n	8001c38 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	71fb      	strb	r3, [r7, #7]
 8001c36:	e001      	b.n	8001c3c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c38:	f7ff fe1e 	bl	8001878 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
	...

08001c48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001c50:	2300      	movs	r3, #0
 8001c52:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c54:	4b17      	ldr	r3, [pc, #92]	; (8001cb4 <HAL_InitTick+0x6c>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d023      	beq.n	8001ca4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c5c:	4b16      	ldr	r3, [pc, #88]	; (8001cb8 <HAL_InitTick+0x70>)
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	4b14      	ldr	r3, [pc, #80]	; (8001cb4 <HAL_InitTick+0x6c>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	4619      	mov	r1, r3
 8001c66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c72:	4618      	mov	r0, r3
 8001c74:	f000 f96d 	bl	8001f52 <HAL_SYSTICK_Config>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d10f      	bne.n	8001c9e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2b0f      	cmp	r3, #15
 8001c82:	d809      	bhi.n	8001c98 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c84:	2200      	movs	r2, #0
 8001c86:	6879      	ldr	r1, [r7, #4]
 8001c88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c8c:	f000 f937 	bl	8001efe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c90:	4a0a      	ldr	r2, [pc, #40]	; (8001cbc <HAL_InitTick+0x74>)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6013      	str	r3, [r2, #0]
 8001c96:	e007      	b.n	8001ca8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	73fb      	strb	r3, [r7, #15]
 8001c9c:	e004      	b.n	8001ca8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	73fb      	strb	r3, [r7, #15]
 8001ca2:	e001      	b.n	8001ca8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000008 	.word	0x20000008
 8001cb8:	20000000 	.word	0x20000000
 8001cbc:	20000004 	.word	0x20000004

08001cc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001cc4:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <HAL_IncTick+0x20>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <HAL_IncTick+0x24>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a04      	ldr	r2, [pc, #16]	; (8001ce4 <HAL_IncTick+0x24>)
 8001cd2:	6013      	str	r3, [r2, #0]
}
 8001cd4:	bf00      	nop
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop
 8001ce0:	20000008 	.word	0x20000008
 8001ce4:	20000478 	.word	0x20000478

08001ce8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return uwTick;
 8001cec:	4b03      	ldr	r3, [pc, #12]	; (8001cfc <HAL_GetTick+0x14>)
 8001cee:	681b      	ldr	r3, [r3, #0]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	20000478 	.word	0x20000478

08001d00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d08:	f7ff ffee 	bl	8001ce8 <HAL_GetTick>
 8001d0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d18:	d005      	beq.n	8001d26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	; (8001d44 <HAL_Delay+0x44>)
 8001d1c:	781b      	ldrb	r3, [r3, #0]
 8001d1e:	461a      	mov	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	4413      	add	r3, r2
 8001d24:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d26:	bf00      	nop
 8001d28:	f7ff ffde 	bl	8001ce8 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	68fa      	ldr	r2, [r7, #12]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d8f7      	bhi.n	8001d28 <HAL_Delay+0x28>
  {
  }
}
 8001d38:	bf00      	nop
 8001d3a:	bf00      	nop
 8001d3c:	3710      	adds	r7, #16
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000008 	.word	0x20000008

08001d48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f003 0307 	and.w	r3, r3, #7
 8001d56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d58:	4b0c      	ldr	r3, [pc, #48]	; (8001d8c <__NVIC_SetPriorityGrouping+0x44>)
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d5e:	68ba      	ldr	r2, [r7, #8]
 8001d60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d64:	4013      	ands	r3, r2
 8001d66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d7a:	4a04      	ldr	r2, [pc, #16]	; (8001d8c <__NVIC_SetPriorityGrouping+0x44>)
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	60d3      	str	r3, [r2, #12]
}
 8001d80:	bf00      	nop
 8001d82:	3714      	adds	r7, #20
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d94:	4b04      	ldr	r3, [pc, #16]	; (8001da8 <__NVIC_GetPriorityGrouping+0x18>)
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	0a1b      	lsrs	r3, r3, #8
 8001d9a:	f003 0307 	and.w	r3, r3, #7
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr
 8001da8:	e000ed00 	.word	0xe000ed00

08001dac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	db0b      	blt.n	8001dd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	f003 021f 	and.w	r2, r3, #31
 8001dc4:	4907      	ldr	r1, [pc, #28]	; (8001de4 <__NVIC_EnableIRQ+0x38>)
 8001dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dca:	095b      	lsrs	r3, r3, #5
 8001dcc:	2001      	movs	r0, #1
 8001dce:	fa00 f202 	lsl.w	r2, r0, r2
 8001dd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	e000e100 	.word	0xe000e100

08001de8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	6039      	str	r1, [r7, #0]
 8001df2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	db0a      	blt.n	8001e12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	b2da      	uxtb	r2, r3
 8001e00:	490c      	ldr	r1, [pc, #48]	; (8001e34 <__NVIC_SetPriority+0x4c>)
 8001e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e06:	0112      	lsls	r2, r2, #4
 8001e08:	b2d2      	uxtb	r2, r2
 8001e0a:	440b      	add	r3, r1
 8001e0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e10:	e00a      	b.n	8001e28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	b2da      	uxtb	r2, r3
 8001e16:	4908      	ldr	r1, [pc, #32]	; (8001e38 <__NVIC_SetPriority+0x50>)
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	3b04      	subs	r3, #4
 8001e20:	0112      	lsls	r2, r2, #4
 8001e22:	b2d2      	uxtb	r2, r2
 8001e24:	440b      	add	r3, r1
 8001e26:	761a      	strb	r2, [r3, #24]
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	e000e100 	.word	0xe000e100
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b089      	sub	sp, #36	; 0x24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f003 0307 	and.w	r3, r3, #7
 8001e4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	f1c3 0307 	rsb	r3, r3, #7
 8001e56:	2b04      	cmp	r3, #4
 8001e58:	bf28      	it	cs
 8001e5a:	2304      	movcs	r3, #4
 8001e5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3304      	adds	r3, #4
 8001e62:	2b06      	cmp	r3, #6
 8001e64:	d902      	bls.n	8001e6c <NVIC_EncodePriority+0x30>
 8001e66:	69fb      	ldr	r3, [r7, #28]
 8001e68:	3b03      	subs	r3, #3
 8001e6a:	e000      	b.n	8001e6e <NVIC_EncodePriority+0x32>
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43da      	mvns	r2, r3
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	401a      	ands	r2, r3
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e8e:	43d9      	mvns	r1, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e94:	4313      	orrs	r3, r2
         );
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3724      	adds	r7, #36	; 0x24
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
	...

08001ea4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001eb4:	d301      	bcc.n	8001eba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e00f      	b.n	8001eda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001eba:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <SysTick_Config+0x40>)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	3b01      	subs	r3, #1
 8001ec0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ec2:	210f      	movs	r1, #15
 8001ec4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ec8:	f7ff ff8e 	bl	8001de8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ecc:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <SysTick_Config+0x40>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ed2:	4b04      	ldr	r3, [pc, #16]	; (8001ee4 <SysTick_Config+0x40>)
 8001ed4:	2207      	movs	r2, #7
 8001ed6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	e000e010 	.word	0xe000e010

08001ee8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f7ff ff29 	bl	8001d48 <__NVIC_SetPriorityGrouping>
}
 8001ef6:	bf00      	nop
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}

08001efe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b086      	sub	sp, #24
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	4603      	mov	r3, r0
 8001f06:	60b9      	str	r1, [r7, #8]
 8001f08:	607a      	str	r2, [r7, #4]
 8001f0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f10:	f7ff ff3e 	bl	8001d90 <__NVIC_GetPriorityGrouping>
 8001f14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	68b9      	ldr	r1, [r7, #8]
 8001f1a:	6978      	ldr	r0, [r7, #20]
 8001f1c:	f7ff ff8e 	bl	8001e3c <NVIC_EncodePriority>
 8001f20:	4602      	mov	r2, r0
 8001f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f26:	4611      	mov	r1, r2
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff ff5d 	bl	8001de8 <__NVIC_SetPriority>
}
 8001f2e:	bf00      	nop
 8001f30:	3718      	adds	r7, #24
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f36:	b580      	push	{r7, lr}
 8001f38:	b082      	sub	sp, #8
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff ff31 	bl	8001dac <__NVIC_EnableIRQ>
}
 8001f4a:	bf00      	nop
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}

08001f52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f52:	b580      	push	{r7, lr}
 8001f54:	b082      	sub	sp, #8
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7ff ffa2 	bl	8001ea4 <SysTick_Config>
 8001f60:	4603      	mov	r3, r0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b087      	sub	sp, #28
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f7a:	e17f      	b.n	800227c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	2101      	movs	r1, #1
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	fa01 f303 	lsl.w	r3, r1, r3
 8001f88:	4013      	ands	r3, r2
 8001f8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 8171 	beq.w	8002276 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f003 0303 	and.w	r3, r3, #3
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d005      	beq.n	8001fac <HAL_GPIO_Init+0x40>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	f003 0303 	and.w	r3, r3, #3
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d130      	bne.n	800200e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	005b      	lsls	r3, r3, #1
 8001fb6:	2203      	movs	r2, #3
 8001fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	68da      	ldr	r2, [r3, #12]
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	693a      	ldr	r2, [r7, #16]
 8001fda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fea:	43db      	mvns	r3, r3
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	4013      	ands	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	091b      	lsrs	r3, r3, #4
 8001ff8:	f003 0201 	and.w	r2, r3, #1
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	4313      	orrs	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	685b      	ldr	r3, [r3, #4]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	2b03      	cmp	r3, #3
 8002018:	d118      	bne.n	800204c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800201e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002020:	2201      	movs	r2, #1
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	fa02 f303 	lsl.w	r3, r2, r3
 8002028:	43db      	mvns	r3, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4013      	ands	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	08db      	lsrs	r3, r3, #3
 8002036:	f003 0201 	and.w	r2, r3, #1
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	fa02 f303 	lsl.w	r3, r2, r3
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	4313      	orrs	r3, r2
 8002044:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	2b03      	cmp	r3, #3
 8002056:	d017      	beq.n	8002088 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	2203      	movs	r2, #3
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	4013      	ands	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	4313      	orrs	r3, r2
 8002080:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f003 0303 	and.w	r3, r3, #3
 8002090:	2b02      	cmp	r3, #2
 8002092:	d123      	bne.n	80020dc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	08da      	lsrs	r2, r3, #3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3208      	adds	r2, #8
 800209c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	f003 0307 	and.w	r3, r3, #7
 80020a8:	009b      	lsls	r3, r3, #2
 80020aa:	220f      	movs	r2, #15
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43db      	mvns	r3, r3
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	691a      	ldr	r2, [r3, #16]
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	08da      	lsrs	r2, r3, #3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	3208      	adds	r2, #8
 80020d6:	6939      	ldr	r1, [r7, #16]
 80020d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	2203      	movs	r2, #3
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	4013      	ands	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f003 0203 	and.w	r2, r3, #3
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	4313      	orrs	r3, r2
 8002108:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002118:	2b00      	cmp	r3, #0
 800211a:	f000 80ac 	beq.w	8002276 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800211e:	4b5f      	ldr	r3, [pc, #380]	; (800229c <HAL_GPIO_Init+0x330>)
 8002120:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002122:	4a5e      	ldr	r2, [pc, #376]	; (800229c <HAL_GPIO_Init+0x330>)
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6613      	str	r3, [r2, #96]	; 0x60
 800212a:	4b5c      	ldr	r3, [pc, #368]	; (800229c <HAL_GPIO_Init+0x330>)
 800212c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800212e:	f003 0301 	and.w	r3, r3, #1
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002136:	4a5a      	ldr	r2, [pc, #360]	; (80022a0 <HAL_GPIO_Init+0x334>)
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	089b      	lsrs	r3, r3, #2
 800213c:	3302      	adds	r3, #2
 800213e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002142:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	f003 0303 	and.w	r3, r3, #3
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	220f      	movs	r2, #15
 800214e:	fa02 f303 	lsl.w	r3, r2, r3
 8002152:	43db      	mvns	r3, r3
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4013      	ands	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002160:	d025      	beq.n	80021ae <HAL_GPIO_Init+0x242>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a4f      	ldr	r2, [pc, #316]	; (80022a4 <HAL_GPIO_Init+0x338>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d01f      	beq.n	80021aa <HAL_GPIO_Init+0x23e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a4e      	ldr	r2, [pc, #312]	; (80022a8 <HAL_GPIO_Init+0x33c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d019      	beq.n	80021a6 <HAL_GPIO_Init+0x23a>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a4d      	ldr	r2, [pc, #308]	; (80022ac <HAL_GPIO_Init+0x340>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d013      	beq.n	80021a2 <HAL_GPIO_Init+0x236>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a4c      	ldr	r2, [pc, #304]	; (80022b0 <HAL_GPIO_Init+0x344>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d00d      	beq.n	800219e <HAL_GPIO_Init+0x232>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a4b      	ldr	r2, [pc, #300]	; (80022b4 <HAL_GPIO_Init+0x348>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d007      	beq.n	800219a <HAL_GPIO_Init+0x22e>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a4a      	ldr	r2, [pc, #296]	; (80022b8 <HAL_GPIO_Init+0x34c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d101      	bne.n	8002196 <HAL_GPIO_Init+0x22a>
 8002192:	2306      	movs	r3, #6
 8002194:	e00c      	b.n	80021b0 <HAL_GPIO_Init+0x244>
 8002196:	2307      	movs	r3, #7
 8002198:	e00a      	b.n	80021b0 <HAL_GPIO_Init+0x244>
 800219a:	2305      	movs	r3, #5
 800219c:	e008      	b.n	80021b0 <HAL_GPIO_Init+0x244>
 800219e:	2304      	movs	r3, #4
 80021a0:	e006      	b.n	80021b0 <HAL_GPIO_Init+0x244>
 80021a2:	2303      	movs	r3, #3
 80021a4:	e004      	b.n	80021b0 <HAL_GPIO_Init+0x244>
 80021a6:	2302      	movs	r3, #2
 80021a8:	e002      	b.n	80021b0 <HAL_GPIO_Init+0x244>
 80021aa:	2301      	movs	r3, #1
 80021ac:	e000      	b.n	80021b0 <HAL_GPIO_Init+0x244>
 80021ae:	2300      	movs	r3, #0
 80021b0:	697a      	ldr	r2, [r7, #20]
 80021b2:	f002 0203 	and.w	r2, r2, #3
 80021b6:	0092      	lsls	r2, r2, #2
 80021b8:	4093      	lsls	r3, r2
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4313      	orrs	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021c0:	4937      	ldr	r1, [pc, #220]	; (80022a0 <HAL_GPIO_Init+0x334>)
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	089b      	lsrs	r3, r3, #2
 80021c6:	3302      	adds	r3, #2
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021ce:	4b3b      	ldr	r3, [pc, #236]	; (80022bc <HAL_GPIO_Init+0x350>)
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	43db      	mvns	r3, r3
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	4013      	ands	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021f2:	4a32      	ldr	r2, [pc, #200]	; (80022bc <HAL_GPIO_Init+0x350>)
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80021f8:	4b30      	ldr	r3, [pc, #192]	; (80022bc <HAL_GPIO_Init+0x350>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	43db      	mvns	r3, r3
 8002202:	693a      	ldr	r2, [r7, #16]
 8002204:	4013      	ands	r3, r2
 8002206:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	4313      	orrs	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800221c:	4a27      	ldr	r2, [pc, #156]	; (80022bc <HAL_GPIO_Init+0x350>)
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002222:	4b26      	ldr	r3, [pc, #152]	; (80022bc <HAL_GPIO_Init+0x350>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	43db      	mvns	r3, r3
 800222c:	693a      	ldr	r2, [r7, #16]
 800222e:	4013      	ands	r3, r2
 8002230:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d003      	beq.n	8002246 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	4313      	orrs	r3, r2
 8002244:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002246:	4a1d      	ldr	r2, [pc, #116]	; (80022bc <HAL_GPIO_Init+0x350>)
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800224c:	4b1b      	ldr	r3, [pc, #108]	; (80022bc <HAL_GPIO_Init+0x350>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	43db      	mvns	r3, r3
 8002256:	693a      	ldr	r2, [r7, #16]
 8002258:	4013      	ands	r3, r2
 800225a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d003      	beq.n	8002270 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	4313      	orrs	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002270:	4a12      	ldr	r2, [pc, #72]	; (80022bc <HAL_GPIO_Init+0x350>)
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	3301      	adds	r3, #1
 800227a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	fa22 f303 	lsr.w	r3, r2, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	f47f ae78 	bne.w	8001f7c <HAL_GPIO_Init+0x10>
  }
}
 800228c:	bf00      	nop
 800228e:	bf00      	nop
 8002290:	371c      	adds	r7, #28
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40021000 	.word	0x40021000
 80022a0:	40010000 	.word	0x40010000
 80022a4:	48000400 	.word	0x48000400
 80022a8:	48000800 	.word	0x48000800
 80022ac:	48000c00 	.word	0x48000c00
 80022b0:	48001000 	.word	0x48001000
 80022b4:	48001400 	.word	0x48001400
 80022b8:	48001800 	.word	0x48001800
 80022bc:	40010400 	.word	0x40010400

080022c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	460b      	mov	r3, r1
 80022ca:	807b      	strh	r3, [r7, #2]
 80022cc:	4613      	mov	r3, r2
 80022ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022d0:	787b      	ldrb	r3, [r7, #1]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d003      	beq.n	80022de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022d6:	887a      	ldrh	r2, [r7, #2]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022dc:	e002      	b.n	80022e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022de:	887a      	ldrh	r2, [r7, #2]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022f2:	b08f      	sub	sp, #60	; 0x3c
 80022f4:	af0a      	add	r7, sp, #40	; 0x28
 80022f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e116      	b.n	8002530 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800230e:	b2db      	uxtb	r3, r3
 8002310:	2b00      	cmp	r3, #0
 8002312:	d106      	bne.n	8002322 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f006 fea9 	bl	8009074 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2203      	movs	r2, #3
 8002326:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800232e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002332:	2b00      	cmp	r3, #0
 8002334:	d102      	bne.n	800233c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2200      	movs	r2, #0
 800233a:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f003 fb04 	bl	800594e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	687e      	ldr	r6, [r7, #4]
 800234e:	466d      	mov	r5, sp
 8002350:	f106 0410 	add.w	r4, r6, #16
 8002354:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002356:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002358:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800235a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800235c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002360:	e885 0003 	stmia.w	r5, {r0, r1}
 8002364:	1d33      	adds	r3, r6, #4
 8002366:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002368:	6838      	ldr	r0, [r7, #0]
 800236a:	f003 fa17 	bl	800579c <USB_CoreInit>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2202      	movs	r2, #2
 8002378:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0d7      	b.n	8002530 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2100      	movs	r1, #0
 8002386:	4618      	mov	r0, r3
 8002388:	f003 faf2 	bl	8005970 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800238c:	2300      	movs	r3, #0
 800238e:	73fb      	strb	r3, [r7, #15]
 8002390:	e04a      	b.n	8002428 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002392:	7bfa      	ldrb	r2, [r7, #15]
 8002394:	6879      	ldr	r1, [r7, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	00db      	lsls	r3, r3, #3
 800239a:	4413      	add	r3, r2
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	440b      	add	r3, r1
 80023a0:	333d      	adds	r3, #61	; 0x3d
 80023a2:	2201      	movs	r2, #1
 80023a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80023a6:	7bfa      	ldrb	r2, [r7, #15]
 80023a8:	6879      	ldr	r1, [r7, #4]
 80023aa:	4613      	mov	r3, r2
 80023ac:	00db      	lsls	r3, r3, #3
 80023ae:	4413      	add	r3, r2
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	440b      	add	r3, r1
 80023b4:	333c      	adds	r3, #60	; 0x3c
 80023b6:	7bfa      	ldrb	r2, [r7, #15]
 80023b8:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80023ba:	7bfa      	ldrb	r2, [r7, #15]
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
 80023be:	b298      	uxth	r0, r3
 80023c0:	6879      	ldr	r1, [r7, #4]
 80023c2:	4613      	mov	r3, r2
 80023c4:	00db      	lsls	r3, r3, #3
 80023c6:	4413      	add	r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	440b      	add	r3, r1
 80023cc:	3356      	adds	r3, #86	; 0x56
 80023ce:	4602      	mov	r2, r0
 80023d0:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023d2:	7bfa      	ldrb	r2, [r7, #15]
 80023d4:	6879      	ldr	r1, [r7, #4]
 80023d6:	4613      	mov	r3, r2
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	4413      	add	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	440b      	add	r3, r1
 80023e0:	3340      	adds	r3, #64	; 0x40
 80023e2:	2200      	movs	r2, #0
 80023e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023e6:	7bfa      	ldrb	r2, [r7, #15]
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	4413      	add	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	3344      	adds	r3, #68	; 0x44
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023fa:	7bfa      	ldrb	r2, [r7, #15]
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	4613      	mov	r3, r2
 8002400:	00db      	lsls	r3, r3, #3
 8002402:	4413      	add	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	440b      	add	r3, r1
 8002408:	3348      	adds	r3, #72	; 0x48
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800240e:	7bfa      	ldrb	r2, [r7, #15]
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	4613      	mov	r3, r2
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	4413      	add	r3, r2
 8002418:	009b      	lsls	r3, r3, #2
 800241a:	440b      	add	r3, r1
 800241c:	334c      	adds	r3, #76	; 0x4c
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002422:	7bfb      	ldrb	r3, [r7, #15]
 8002424:	3301      	adds	r3, #1
 8002426:	73fb      	strb	r3, [r7, #15]
 8002428:	7bfa      	ldrb	r2, [r7, #15]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	429a      	cmp	r2, r3
 8002430:	d3af      	bcc.n	8002392 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002432:	2300      	movs	r3, #0
 8002434:	73fb      	strb	r3, [r7, #15]
 8002436:	e044      	b.n	80024c2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002438:	7bfa      	ldrb	r2, [r7, #15]
 800243a:	6879      	ldr	r1, [r7, #4]
 800243c:	4613      	mov	r3, r2
 800243e:	00db      	lsls	r3, r3, #3
 8002440:	4413      	add	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	440b      	add	r3, r1
 8002446:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800244a:	2200      	movs	r2, #0
 800244c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800244e:	7bfa      	ldrb	r2, [r7, #15]
 8002450:	6879      	ldr	r1, [r7, #4]
 8002452:	4613      	mov	r3, r2
 8002454:	00db      	lsls	r3, r3, #3
 8002456:	4413      	add	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	440b      	add	r3, r1
 800245c:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002460:	7bfa      	ldrb	r2, [r7, #15]
 8002462:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002464:	7bfa      	ldrb	r2, [r7, #15]
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	4613      	mov	r3, r2
 800246a:	00db      	lsls	r3, r3, #3
 800246c:	4413      	add	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	440b      	add	r3, r1
 8002472:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002476:	2200      	movs	r2, #0
 8002478:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800247a:	7bfa      	ldrb	r2, [r7, #15]
 800247c:	6879      	ldr	r1, [r7, #4]
 800247e:	4613      	mov	r3, r2
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	4413      	add	r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	440b      	add	r3, r1
 8002488:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800248c:	2200      	movs	r2, #0
 800248e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002490:	7bfa      	ldrb	r2, [r7, #15]
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	4413      	add	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	440b      	add	r3, r1
 800249e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80024a2:	2200      	movs	r2, #0
 80024a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024a6:	7bfa      	ldrb	r2, [r7, #15]
 80024a8:	6879      	ldr	r1, [r7, #4]
 80024aa:	4613      	mov	r3, r2
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	4413      	add	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	440b      	add	r3, r1
 80024b4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	3301      	adds	r3, #1
 80024c0:	73fb      	strb	r3, [r7, #15]
 80024c2:	7bfa      	ldrb	r2, [r7, #15]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d3b5      	bcc.n	8002438 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	603b      	str	r3, [r7, #0]
 80024d2:	687e      	ldr	r6, [r7, #4]
 80024d4:	466d      	mov	r5, sp
 80024d6:	f106 0410 	add.w	r4, r6, #16
 80024da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80024e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80024e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80024e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80024ea:	1d33      	adds	r3, r6, #4
 80024ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024ee:	6838      	ldr	r0, [r7, #0]
 80024f0:	f003 fa8a 	bl	8005a08 <USB_DevInit>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d005      	beq.n	8002506 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2202      	movs	r2, #2
 80024fe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e014      	b.n	8002530 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251a:	2b01      	cmp	r3, #1
 800251c:	d102      	bne.n	8002524 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f001 f86a 	bl	80035f8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4618      	mov	r0, r3
 800252a:	f004 fa38 	bl	800699e <USB_DevDisconnect>

  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002538 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800254c:	2b01      	cmp	r3, #1
 800254e:	d101      	bne.n	8002554 <HAL_PCD_Start+0x1c>
 8002550:	2302      	movs	r3, #2
 8002552:	e01c      	b.n	800258e <HAL_PCD_Start+0x56>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002560:	2b01      	cmp	r3, #1
 8002562:	d105      	bne.n	8002570 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002568:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f003 f9d9 	bl	800592c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4618      	mov	r0, r3
 8002580:	f004 f9ec 	bl	800695c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002596:	b590      	push	{r4, r7, lr}
 8002598:	b08d      	sub	sp, #52	; 0x34
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025a4:	6a3b      	ldr	r3, [r7, #32]
 80025a6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f004 faaa 	bl	8006b06 <USB_GetMode>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f040 847e 	bne.w	8002eb6 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4618      	mov	r0, r3
 80025c0:	f004 fa0e 	bl	80069e0 <USB_ReadInterrupts>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 8474 	beq.w	8002eb4 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	0a1b      	lsrs	r3, r3, #8
 80025d6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f004 f9fb 	bl	80069e0 <USB_ReadInterrupts>
 80025ea:	4603      	mov	r3, r0
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d107      	bne.n	8002604 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	695a      	ldr	r2, [r3, #20]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f002 0202 	and.w	r2, r2, #2
 8002602:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4618      	mov	r0, r3
 800260a:	f004 f9e9 	bl	80069e0 <USB_ReadInterrupts>
 800260e:	4603      	mov	r3, r0
 8002610:	f003 0310 	and.w	r3, r3, #16
 8002614:	2b10      	cmp	r3, #16
 8002616:	d161      	bne.n	80026dc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699a      	ldr	r2, [r3, #24]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 0210 	bic.w	r2, r2, #16
 8002626:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002628:	6a3b      	ldr	r3, [r7, #32]
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800262e:	69bb      	ldr	r3, [r7, #24]
 8002630:	f003 020f 	and.w	r2, r3, #15
 8002634:	4613      	mov	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	4413      	add	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	4413      	add	r3, r2
 8002644:	3304      	adds	r3, #4
 8002646:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	0c5b      	lsrs	r3, r3, #17
 800264c:	f003 030f 	and.w	r3, r3, #15
 8002650:	2b02      	cmp	r3, #2
 8002652:	d124      	bne.n	800269e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800265a:	4013      	ands	r3, r2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d035      	beq.n	80026cc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	091b      	lsrs	r3, r3, #4
 8002668:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800266a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800266e:	b29b      	uxth	r3, r3
 8002670:	461a      	mov	r2, r3
 8002672:	6a38      	ldr	r0, [r7, #32]
 8002674:	f004 f820 	bl	80066b8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	68da      	ldr	r2, [r3, #12]
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	091b      	lsrs	r3, r3, #4
 8002680:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002684:	441a      	add	r2, r3
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	695a      	ldr	r2, [r3, #20]
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	091b      	lsrs	r3, r3, #4
 8002692:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002696:	441a      	add	r2, r3
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	615a      	str	r2, [r3, #20]
 800269c:	e016      	b.n	80026cc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800269e:	69bb      	ldr	r3, [r7, #24]
 80026a0:	0c5b      	lsrs	r3, r3, #17
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	2b06      	cmp	r3, #6
 80026a8:	d110      	bne.n	80026cc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80026b0:	2208      	movs	r2, #8
 80026b2:	4619      	mov	r1, r3
 80026b4:	6a38      	ldr	r0, [r7, #32]
 80026b6:	f003 ffff 	bl	80066b8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	695a      	ldr	r2, [r3, #20]
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	091b      	lsrs	r3, r3, #4
 80026c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026c6:	441a      	add	r2, r3
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	699a      	ldr	r2, [r3, #24]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 0210 	orr.w	r2, r2, #16
 80026da:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f004 f97d 	bl	80069e0 <USB_ReadInterrupts>
 80026e6:	4603      	mov	r3, r0
 80026e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80026f0:	f040 80a7 	bne.w	8002842 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80026f4:	2300      	movs	r3, #0
 80026f6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f004 f982 	bl	8006a06 <USB_ReadDevAllOutEpInterrupt>
 8002702:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002704:	e099      	b.n	800283a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 808e 	beq.w	800282e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	4611      	mov	r1, r2
 800271c:	4618      	mov	r0, r3
 800271e:	f004 f9a6 	bl	8006a6e <USB_ReadDevOutEPInterrupt>
 8002722:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00c      	beq.n	8002748 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800272e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002730:	015a      	lsls	r2, r3, #5
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	4413      	add	r3, r2
 8002736:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800273a:	461a      	mov	r2, r3
 800273c:	2301      	movs	r3, #1
 800273e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002740:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 fe7e 	bl	8003444 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	f003 0308 	and.w	r3, r3, #8
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00c      	beq.n	800276c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002754:	015a      	lsls	r2, r3, #5
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	4413      	add	r3, r2
 800275a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800275e:	461a      	mov	r2, r3
 8002760:	2308      	movs	r3, #8
 8002762:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002764:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 feba 	bl	80034e0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	f003 0310 	and.w	r3, r3, #16
 8002772:	2b00      	cmp	r3, #0
 8002774:	d008      	beq.n	8002788 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	015a      	lsls	r2, r3, #5
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	4413      	add	r3, r2
 800277e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002782:	461a      	mov	r2, r3
 8002784:	2310      	movs	r3, #16
 8002786:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d030      	beq.n	80027f4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002792:	6a3b      	ldr	r3, [r7, #32]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800279a:	2b80      	cmp	r3, #128	; 0x80
 800279c:	d109      	bne.n	80027b2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	69fa      	ldr	r2, [r7, #28]
 80027a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80027ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027b0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80027b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027b4:	4613      	mov	r3, r2
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	4413      	add	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	4413      	add	r3, r2
 80027c4:	3304      	adds	r3, #4
 80027c6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	78db      	ldrb	r3, [r3, #3]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d108      	bne.n	80027e2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	2200      	movs	r2, #0
 80027d4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80027d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	4619      	mov	r1, r3
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f006 fd9d 	bl	800931c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80027e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e4:	015a      	lsls	r2, r3, #5
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	4413      	add	r3, r2
 80027ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027ee:	461a      	mov	r2, r3
 80027f0:	2302      	movs	r3, #2
 80027f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	f003 0320 	and.w	r3, r3, #32
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d008      	beq.n	8002810 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80027fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002800:	015a      	lsls	r2, r3, #5
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	4413      	add	r3, r2
 8002806:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800280a:	461a      	mov	r2, r3
 800280c:	2320      	movs	r3, #32
 800280e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d009      	beq.n	800282e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800281a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281c:	015a      	lsls	r2, r3, #5
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	4413      	add	r3, r2
 8002822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002826:	461a      	mov	r2, r3
 8002828:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800282c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800282e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002830:	3301      	adds	r3, #1
 8002832:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002836:	085b      	lsrs	r3, r3, #1
 8002838:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800283a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800283c:	2b00      	cmp	r3, #0
 800283e:	f47f af62 	bne.w	8002706 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4618      	mov	r0, r3
 8002848:	f004 f8ca 	bl	80069e0 <USB_ReadInterrupts>
 800284c:	4603      	mov	r3, r0
 800284e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002852:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002856:	f040 80a4 	bne.w	80029a2 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f004 f8eb 	bl	8006a3a <USB_ReadDevAllInEpInterrupt>
 8002864:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002866:	2300      	movs	r3, #0
 8002868:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800286a:	e096      	b.n	800299a <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800286c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 808b 	beq.w	800298e <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800287e:	b2d2      	uxtb	r2, r2
 8002880:	4611      	mov	r1, r2
 8002882:	4618      	mov	r0, r3
 8002884:	f004 f911 	bl	8006aaa <USB_ReadDevInEPInterrupt>
 8002888:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	f003 0301 	and.w	r3, r3, #1
 8002890:	2b00      	cmp	r3, #0
 8002892:	d020      	beq.n	80028d6 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002896:	f003 030f 	and.w	r3, r3, #15
 800289a:	2201      	movs	r2, #1
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	43db      	mvns	r3, r3
 80028ae:	69f9      	ldr	r1, [r7, #28]
 80028b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80028b4:	4013      	ands	r3, r2
 80028b6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	015a      	lsls	r2, r3, #5
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	4413      	add	r3, r2
 80028c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028c4:	461a      	mov	r2, r3
 80028c6:	2301      	movs	r3, #1
 80028c8:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80028ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	4619      	mov	r1, r3
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f006 fc8e 	bl	80091f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	f003 0308 	and.w	r3, r3, #8
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d008      	beq.n	80028f2 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	015a      	lsls	r2, r3, #5
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	4413      	add	r3, r2
 80028e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028ec:	461a      	mov	r2, r3
 80028ee:	2308      	movs	r3, #8
 80028f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	f003 0310 	and.w	r3, r3, #16
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d008      	beq.n	800290e <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80028fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028fe:	015a      	lsls	r2, r3, #5
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	4413      	add	r3, r2
 8002904:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002908:	461a      	mov	r2, r3
 800290a:	2310      	movs	r3, #16
 800290c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002914:	2b00      	cmp	r3, #0
 8002916:	d008      	beq.n	800292a <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291a:	015a      	lsls	r2, r3, #5
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	4413      	add	r3, r2
 8002920:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002924:	461a      	mov	r2, r3
 8002926:	2340      	movs	r3, #64	; 0x40
 8002928:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	f003 0302 	and.w	r3, r3, #2
 8002930:	2b00      	cmp	r3, #0
 8002932:	d023      	beq.n	800297c <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002934:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002936:	6a38      	ldr	r0, [r7, #32]
 8002938:	f003 f9a8 	bl	8005c8c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800293c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800293e:	4613      	mov	r3, r2
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	4413      	add	r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	3338      	adds	r3, #56	; 0x38
 8002948:	687a      	ldr	r2, [r7, #4]
 800294a:	4413      	add	r3, r2
 800294c:	3304      	adds	r3, #4
 800294e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	78db      	ldrb	r3, [r3, #3]
 8002954:	2b01      	cmp	r3, #1
 8002956:	d108      	bne.n	800296a <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	2200      	movs	r2, #0
 800295c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800295e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002960:	b2db      	uxtb	r3, r3
 8002962:	4619      	mov	r1, r3
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f006 fceb 	bl	8009340 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800296a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296c:	015a      	lsls	r2, r3, #5
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	4413      	add	r3, r2
 8002972:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002976:	461a      	mov	r2, r3
 8002978:	2302      	movs	r3, #2
 800297a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002986:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 fcd2 	bl	8003332 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800298e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002990:	3301      	adds	r3, #1
 8002992:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002996:	085b      	lsrs	r3, r3, #1
 8002998:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800299a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299c:	2b00      	cmp	r3, #0
 800299e:	f47f af65 	bne.w	800286c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f004 f81a 	bl	80069e0 <USB_ReadInterrupts>
 80029ac:	4603      	mov	r3, r0
 80029ae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80029b2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80029b6:	d122      	bne.n	80029fe <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	69fa      	ldr	r2, [r7, #28]
 80029c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80029c6:	f023 0301 	bic.w	r3, r3, #1
 80029ca:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d108      	bne.n	80029e8 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80029de:	2100      	movs	r1, #0
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f006 ff1f 	bl	8009824 <HAL_PCDEx_LPM_Callback>
 80029e6:	e002      	b.n	80029ee <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f006 fc6f 	bl	80092cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	695a      	ldr	r2, [r3, #20]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80029fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f003 ffec 	bl	80069e0 <USB_ReadInterrupts>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a12:	d112      	bne.n	8002a3a <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d102      	bne.n	8002a2a <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f006 fc2b 	bl	8009280 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695a      	ldr	r2, [r3, #20]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002a38:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f003 ffce 	bl	80069e0 <USB_ReadInterrupts>
 8002a44:	4603      	mov	r3, r0
 8002a46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a4e:	d121      	bne.n	8002a94 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	695a      	ldr	r2, [r3, #20]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8002a5e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d111      	bne.n	8002a8e <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a78:	089b      	lsrs	r3, r3, #2
 8002a7a:	f003 020f 	and.w	r2, r3, #15
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002a84:	2101      	movs	r1, #1
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f006 fecc 	bl	8009824 <HAL_PCDEx_LPM_Callback>
 8002a8c:	e002      	b.n	8002a94 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f006 fbf6 	bl	8009280 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f003 ffa1 	bl	80069e0 <USB_ReadInterrupts>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002aa8:	f040 80b5 	bne.w	8002c16 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	69fa      	ldr	r2, [r7, #28]
 8002ab6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002aba:	f023 0301 	bic.w	r3, r3, #1
 8002abe:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2110      	movs	r1, #16
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f003 f8e0 	bl	8005c8c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002acc:	2300      	movs	r3, #0
 8002ace:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ad0:	e046      	b.n	8002b60 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad4:	015a      	lsls	r2, r3, #5
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	4413      	add	r3, r2
 8002ada:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002ade:	461a      	mov	r2, r3
 8002ae0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002ae4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae8:	015a      	lsls	r2, r3, #5
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	4413      	add	r3, r2
 8002aee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002af6:	0151      	lsls	r1, r2, #5
 8002af8:	69fa      	ldr	r2, [r7, #28]
 8002afa:	440a      	add	r2, r1
 8002afc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002b00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b04:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b08:	015a      	lsls	r2, r3, #5
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	4413      	add	r3, r2
 8002b0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b12:	461a      	mov	r2, r3
 8002b14:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002b18:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b1c:	015a      	lsls	r2, r3, #5
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	4413      	add	r3, r2
 8002b22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b2a:	0151      	lsls	r1, r2, #5
 8002b2c:	69fa      	ldr	r2, [r7, #28]
 8002b2e:	440a      	add	r2, r1
 8002b30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002b34:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002b38:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002b3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b3c:	015a      	lsls	r2, r3, #5
 8002b3e:	69fb      	ldr	r3, [r7, #28]
 8002b40:	4413      	add	r3, r2
 8002b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b4a:	0151      	lsls	r1, r2, #5
 8002b4c:	69fa      	ldr	r2, [r7, #28]
 8002b4e:	440a      	add	r2, r1
 8002b50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002b54:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002b58:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d3b3      	bcc.n	8002ad2 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	69fa      	ldr	r2, [r7, #28]
 8002b74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b78:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002b7c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d016      	beq.n	8002bb4 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b90:	69fa      	ldr	r2, [r7, #28]
 8002b92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002b96:	f043 030b 	orr.w	r3, r3, #11
 8002b9a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	69fa      	ldr	r2, [r7, #28]
 8002ba8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bac:	f043 030b 	orr.w	r3, r3, #11
 8002bb0:	6453      	str	r3, [r2, #68]	; 0x44
 8002bb2:	e015      	b.n	8002be0 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002bb4:	69fb      	ldr	r3, [r7, #28]
 8002bb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bba:	695b      	ldr	r3, [r3, #20]
 8002bbc:	69fa      	ldr	r2, [r7, #28]
 8002bbe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bc2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002bc6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002bca:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002bd2:	691b      	ldr	r3, [r3, #16]
 8002bd4:	69fa      	ldr	r2, [r7, #28]
 8002bd6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bda:	f043 030b 	orr.w	r3, r3, #11
 8002bde:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	69fa      	ldr	r2, [r7, #28]
 8002bea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002bee:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002bf2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002bfe:	4619      	mov	r1, r3
 8002c00:	4610      	mov	r0, r2
 8002c02:	f003 ffb1 	bl	8006b68 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	695a      	ldr	r2, [r3, #20]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002c14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f003 fee0 	bl	80069e0 <USB_ReadInterrupts>
 8002c20:	4603      	mov	r3, r0
 8002c22:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002c26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c2a:	d124      	bne.n	8002c76 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f003 ff76 	bl	8006b22 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f003 f8a3 	bl	8005d86 <USB_GetDevSpeed>
 8002c40:	4603      	mov	r3, r0
 8002c42:	461a      	mov	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681c      	ldr	r4, [r3, #0]
 8002c4c:	f001 fad2 	bl	80041f4 <HAL_RCC_GetHCLKFreq>
 8002c50:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4620      	mov	r0, r4
 8002c5c:	f002 fdca 	bl	80057f4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	f006 faee 	bl	8009242 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	695a      	ldr	r2, [r3, #20]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002c74:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f003 feb0 	bl	80069e0 <USB_ReadInterrupts>
 8002c80:	4603      	mov	r3, r0
 8002c82:	f003 0308 	and.w	r3, r3, #8
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d10a      	bne.n	8002ca0 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f006 facb 	bl	8009226 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	695a      	ldr	r2, [r3, #20]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f002 0208 	and.w	r2, r2, #8
 8002c9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f003 fe9b 	bl	80069e0 <USB_ReadInterrupts>
 8002caa:	4603      	mov	r3, r0
 8002cac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb0:	2b80      	cmp	r3, #128	; 0x80
 8002cb2:	d122      	bne.n	8002cfa <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002cb4:	6a3b      	ldr	r3, [r7, #32]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	627b      	str	r3, [r7, #36]	; 0x24
 8002cc4:	e014      	b.n	8002cf0 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cca:	4613      	mov	r3, r2
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	4413      	add	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d105      	bne.n	8002cea <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f000 faf3 	bl	80032d0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cec:	3301      	adds	r3, #1
 8002cee:	627b      	str	r3, [r7, #36]	; 0x24
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d3e5      	bcc.n	8002cc6 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f003 fe6e 	bl	80069e0 <USB_ReadInterrupts>
 8002d04:	4603      	mov	r3, r0
 8002d06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d0e:	d13b      	bne.n	8002d88 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d10:	2301      	movs	r3, #1
 8002d12:	627b      	str	r3, [r7, #36]	; 0x24
 8002d14:	e02b      	b.n	8002d6e <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002d16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d18:	015a      	lsls	r2, r3, #5
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	4413      	add	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	440b      	add	r3, r1
 8002d34:	3340      	adds	r3, #64	; 0x40
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	2b01      	cmp	r3, #1
 8002d3a:	d115      	bne.n	8002d68 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002d3c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	da12      	bge.n	8002d68 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002d42:	6879      	ldr	r1, [r7, #4]
 8002d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d46:	4613      	mov	r3, r2
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	4413      	add	r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	440b      	add	r3, r1
 8002d50:	333f      	adds	r3, #63	; 0x3f
 8002d52:	2201      	movs	r2, #1
 8002d54:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	4619      	mov	r1, r3
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 fab4 	bl	80032d0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d3ce      	bcc.n	8002d16 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002d86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f003 fe27 	bl	80069e0 <USB_ReadInterrupts>
 8002d92:	4603      	mov	r3, r0
 8002d94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d98:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d9c:	d155      	bne.n	8002e4a <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d9e:	2301      	movs	r3, #1
 8002da0:	627b      	str	r3, [r7, #36]	; 0x24
 8002da2:	e045      	b.n	8002e30 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da6:	015a      	lsls	r2, r3, #5
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	4413      	add	r3, r2
 8002dac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002db4:	6879      	ldr	r1, [r7, #4]
 8002db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002db8:	4613      	mov	r3, r2
 8002dba:	00db      	lsls	r3, r3, #3
 8002dbc:	4413      	add	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d12e      	bne.n	8002e2a <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002dcc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	da2b      	bge.n	8002e2a <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8002dde:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d121      	bne.n	8002e2a <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002de6:	6879      	ldr	r1, [r7, #4]
 8002de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dea:	4613      	mov	r3, r2
 8002dec:	00db      	lsls	r3, r3, #3
 8002dee:	4413      	add	r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8002df8:	2201      	movs	r2, #1
 8002dfa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002dfc:	6a3b      	ldr	r3, [r7, #32]
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002e04:	6a3b      	ldr	r3, [r7, #32]
 8002e06:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	695b      	ldr	r3, [r3, #20]
 8002e0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d10a      	bne.n	8002e2a <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	69fa      	ldr	r2, [r7, #28]
 8002e1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e26:	6053      	str	r3, [r2, #4]
            break;
 8002e28:	e007      	b.n	8002e3a <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	627b      	str	r3, [r7, #36]	; 0x24
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d3b4      	bcc.n	8002da4 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	695a      	ldr	r2, [r3, #20]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002e48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f003 fdc6 	bl	80069e0 <USB_ReadInterrupts>
 8002e54:	4603      	mov	r3, r0
 8002e56:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e5e:	d10a      	bne.n	8002e76 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f006 fa7f 	bl	8009364 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695a      	ldr	r2, [r3, #20]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002e74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f003 fdb0 	bl	80069e0 <USB_ReadInterrupts>
 8002e80:	4603      	mov	r3, r0
 8002e82:	f003 0304 	and.w	r3, r3, #4
 8002e86:	2b04      	cmp	r3, #4
 8002e88:	d115      	bne.n	8002eb6 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002e92:	69bb      	ldr	r3, [r7, #24]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d002      	beq.n	8002ea2 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f006 fa6f 	bl	8009380 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	6859      	ldr	r1, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	605a      	str	r2, [r3, #4]
 8002eb2:	e000      	b.n	8002eb6 <HAL_PCD_IRQHandler+0x920>
      return;
 8002eb4:	bf00      	nop
    }
  }
}
 8002eb6:	3734      	adds	r7, #52	; 0x34
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd90      	pop	{r4, r7, pc}

08002ebc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <HAL_PCD_SetAddress+0x1a>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e013      	b.n	8002efe <HAL_PCD_SetAddress+0x42>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	78fa      	ldrb	r2, [r7, #3]
 8002eec:	4611      	mov	r1, r2
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f003 fd0e 	bl	8006910 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3708      	adds	r7, #8
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}

08002f06 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f06:	b580      	push	{r7, lr}
 8002f08:	b084      	sub	sp, #16
 8002f0a:	af00      	add	r7, sp, #0
 8002f0c:	6078      	str	r0, [r7, #4]
 8002f0e:	4608      	mov	r0, r1
 8002f10:	4611      	mov	r1, r2
 8002f12:	461a      	mov	r2, r3
 8002f14:	4603      	mov	r3, r0
 8002f16:	70fb      	strb	r3, [r7, #3]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	803b      	strh	r3, [r7, #0]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002f20:	2300      	movs	r3, #0
 8002f22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f24:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	da0f      	bge.n	8002f4c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f2c:	78fb      	ldrb	r3, [r7, #3]
 8002f2e:	f003 020f 	and.w	r2, r3, #15
 8002f32:	4613      	mov	r3, r2
 8002f34:	00db      	lsls	r3, r3, #3
 8002f36:	4413      	add	r3, r2
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	3338      	adds	r3, #56	; 0x38
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	4413      	add	r3, r2
 8002f40:	3304      	adds	r3, #4
 8002f42:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	2201      	movs	r2, #1
 8002f48:	705a      	strb	r2, [r3, #1]
 8002f4a:	e00f      	b.n	8002f6c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f4c:	78fb      	ldrb	r3, [r7, #3]
 8002f4e:	f003 020f 	and.w	r2, r3, #15
 8002f52:	4613      	mov	r3, r2
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	4413      	add	r3, r2
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	4413      	add	r3, r2
 8002f62:	3304      	adds	r3, #4
 8002f64:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002f6c:	78fb      	ldrb	r3, [r7, #3]
 8002f6e:	f003 030f 	and.w	r3, r3, #15
 8002f72:	b2da      	uxtb	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002f78:	883a      	ldrh	r2, [r7, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	78ba      	ldrb	r2, [r7, #2]
 8002f82:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	785b      	ldrb	r3, [r3, #1]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d004      	beq.n	8002f96 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	b29a      	uxth	r2, r3
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f96:	78bb      	ldrb	r3, [r7, #2]
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d102      	bne.n	8002fa2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d101      	bne.n	8002fb0 <HAL_PCD_EP_Open+0xaa>
 8002fac:	2302      	movs	r3, #2
 8002fae:	e00e      	b.n	8002fce <HAL_PCD_EP_Open+0xc8>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68f9      	ldr	r1, [r7, #12]
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f002 ff00 	bl	8005dc4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002fcc:	7afb      	ldrb	r3, [r7, #11]
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3710      	adds	r7, #16
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b084      	sub	sp, #16
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
 8002fde:	460b      	mov	r3, r1
 8002fe0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002fe2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	da0f      	bge.n	800300a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fea:	78fb      	ldrb	r3, [r7, #3]
 8002fec:	f003 020f 	and.w	r2, r3, #15
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	00db      	lsls	r3, r3, #3
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	3338      	adds	r3, #56	; 0x38
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	3304      	adds	r3, #4
 8003000:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2201      	movs	r2, #1
 8003006:	705a      	strb	r2, [r3, #1]
 8003008:	e00f      	b.n	800302a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800300a:	78fb      	ldrb	r3, [r7, #3]
 800300c:	f003 020f 	and.w	r2, r3, #15
 8003010:	4613      	mov	r3, r2
 8003012:	00db      	lsls	r3, r3, #3
 8003014:	4413      	add	r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	4413      	add	r3, r2
 8003020:	3304      	adds	r3, #4
 8003022:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2200      	movs	r2, #0
 8003028:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800302a:	78fb      	ldrb	r3, [r7, #3]
 800302c:	f003 030f 	and.w	r3, r3, #15
 8003030:	b2da      	uxtb	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800303c:	2b01      	cmp	r3, #1
 800303e:	d101      	bne.n	8003044 <HAL_PCD_EP_Close+0x6e>
 8003040:	2302      	movs	r3, #2
 8003042:	e00e      	b.n	8003062 <HAL_PCD_EP_Close+0x8c>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68f9      	ldr	r1, [r7, #12]
 8003052:	4618      	mov	r0, r3
 8003054:	f002 ff3e 	bl	8005ed4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003060:	2300      	movs	r3, #0
}
 8003062:	4618      	mov	r0, r3
 8003064:	3710      	adds	r7, #16
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b086      	sub	sp, #24
 800306e:	af00      	add	r7, sp, #0
 8003070:	60f8      	str	r0, [r7, #12]
 8003072:	607a      	str	r2, [r7, #4]
 8003074:	603b      	str	r3, [r7, #0]
 8003076:	460b      	mov	r3, r1
 8003078:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800307a:	7afb      	ldrb	r3, [r7, #11]
 800307c:	f003 020f 	and.w	r2, r3, #15
 8003080:	4613      	mov	r3, r2
 8003082:	00db      	lsls	r3, r3, #3
 8003084:	4413      	add	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	4413      	add	r3, r2
 8003090:	3304      	adds	r3, #4
 8003092:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	2200      	movs	r2, #0
 80030a4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	2200      	movs	r2, #0
 80030aa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030ac:	7afb      	ldrb	r3, [r7, #11]
 80030ae:	f003 030f 	and.w	r3, r3, #15
 80030b2:	b2da      	uxtb	r2, r3
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6979      	ldr	r1, [r7, #20]
 80030be:	4618      	mov	r0, r3
 80030c0:	f002 ffe4 	bl	800608c <USB_EPStartXfer>

  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3718      	adds	r7, #24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
 80030d6:	460b      	mov	r3, r1
 80030d8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80030da:	78fb      	ldrb	r3, [r7, #3]
 80030dc:	f003 020f 	and.w	r2, r3, #15
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	00db      	lsls	r3, r3, #3
 80030e6:	4413      	add	r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	f503 7324 	add.w	r3, r3, #656	; 0x290
 80030f0:	681b      	ldr	r3, [r3, #0]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr

080030fe <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b086      	sub	sp, #24
 8003102:	af00      	add	r7, sp, #0
 8003104:	60f8      	str	r0, [r7, #12]
 8003106:	607a      	str	r2, [r7, #4]
 8003108:	603b      	str	r3, [r7, #0]
 800310a:	460b      	mov	r3, r1
 800310c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800310e:	7afb      	ldrb	r3, [r7, #11]
 8003110:	f003 020f 	and.w	r2, r3, #15
 8003114:	4613      	mov	r3, r2
 8003116:	00db      	lsls	r3, r3, #3
 8003118:	4413      	add	r3, r2
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	3338      	adds	r3, #56	; 0x38
 800311e:	68fa      	ldr	r2, [r7, #12]
 8003120:	4413      	add	r3, r2
 8003122:	3304      	adds	r3, #4
 8003124:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	2200      	movs	r2, #0
 8003136:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	2201      	movs	r2, #1
 800313c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800313e:	7afb      	ldrb	r3, [r7, #11]
 8003140:	f003 030f 	and.w	r3, r3, #15
 8003144:	b2da      	uxtb	r2, r3
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	6979      	ldr	r1, [r7, #20]
 8003150:	4618      	mov	r0, r3
 8003152:	f002 ff9b 	bl	800608c <USB_EPStartXfer>

  return HAL_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3718      	adds	r7, #24
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	460b      	mov	r3, r1
 800316a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800316c:	78fb      	ldrb	r3, [r7, #3]
 800316e:	f003 020f 	and.w	r2, r3, #15
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	429a      	cmp	r2, r3
 8003178:	d901      	bls.n	800317e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e04e      	b.n	800321c <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800317e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003182:	2b00      	cmp	r3, #0
 8003184:	da0f      	bge.n	80031a6 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003186:	78fb      	ldrb	r3, [r7, #3]
 8003188:	f003 020f 	and.w	r2, r3, #15
 800318c:	4613      	mov	r3, r2
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	4413      	add	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	3338      	adds	r3, #56	; 0x38
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	4413      	add	r3, r2
 800319a:	3304      	adds	r3, #4
 800319c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2201      	movs	r2, #1
 80031a2:	705a      	strb	r2, [r3, #1]
 80031a4:	e00d      	b.n	80031c2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80031a6:	78fa      	ldrb	r2, [r7, #3]
 80031a8:	4613      	mov	r3, r2
 80031aa:	00db      	lsls	r3, r3, #3
 80031ac:	4413      	add	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	4413      	add	r3, r2
 80031b8:	3304      	adds	r3, #4
 80031ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2201      	movs	r2, #1
 80031c6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031c8:	78fb      	ldrb	r3, [r7, #3]
 80031ca:	f003 030f 	and.w	r3, r3, #15
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_PCD_EP_SetStall+0x82>
 80031de:	2302      	movs	r3, #2
 80031e0:	e01c      	b.n	800321c <HAL_PCD_EP_SetStall+0xbc>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68f9      	ldr	r1, [r7, #12]
 80031f0:	4618      	mov	r0, r3
 80031f2:	f003 fab9 	bl	8006768 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80031f6:	78fb      	ldrb	r3, [r7, #3]
 80031f8:	f003 030f 	and.w	r3, r3, #15
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d108      	bne.n	8003212 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800320a:	4619      	mov	r1, r3
 800320c:	4610      	mov	r0, r2
 800320e:	f003 fcab 	bl	8006b68 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800321a:	2300      	movs	r3, #0
}
 800321c:	4618      	mov	r0, r3
 800321e:	3710      	adds	r7, #16
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003230:	78fb      	ldrb	r3, [r7, #3]
 8003232:	f003 020f 	and.w	r2, r3, #15
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	429a      	cmp	r2, r3
 800323c:	d901      	bls.n	8003242 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e042      	b.n	80032c8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003242:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003246:	2b00      	cmp	r3, #0
 8003248:	da0f      	bge.n	800326a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800324a:	78fb      	ldrb	r3, [r7, #3]
 800324c:	f003 020f 	and.w	r2, r3, #15
 8003250:	4613      	mov	r3, r2
 8003252:	00db      	lsls	r3, r3, #3
 8003254:	4413      	add	r3, r2
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	3338      	adds	r3, #56	; 0x38
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	4413      	add	r3, r2
 800325e:	3304      	adds	r3, #4
 8003260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2201      	movs	r2, #1
 8003266:	705a      	strb	r2, [r3, #1]
 8003268:	e00f      	b.n	800328a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800326a:	78fb      	ldrb	r3, [r7, #3]
 800326c:	f003 020f 	and.w	r2, r3, #15
 8003270:	4613      	mov	r3, r2
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	4413      	add	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	4413      	add	r3, r2
 8003280:	3304      	adds	r3, #4
 8003282:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003290:	78fb      	ldrb	r3, [r7, #3]
 8003292:	f003 030f 	and.w	r3, r3, #15
 8003296:	b2da      	uxtb	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_PCD_EP_ClrStall+0x86>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e00e      	b.n	80032c8 <HAL_PCD_EP_ClrStall+0xa4>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68f9      	ldr	r1, [r7, #12]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f003 fac3 	bl	8006844 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80032dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	da0c      	bge.n	80032fe <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032e4:	78fb      	ldrb	r3, [r7, #3]
 80032e6:	f003 020f 	and.w	r2, r3, #15
 80032ea:	4613      	mov	r3, r2
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	4413      	add	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	3338      	adds	r3, #56	; 0x38
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	4413      	add	r3, r2
 80032f8:	3304      	adds	r3, #4
 80032fa:	60fb      	str	r3, [r7, #12]
 80032fc:	e00c      	b.n	8003318 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032fe:	78fb      	ldrb	r3, [r7, #3]
 8003300:	f003 020f 	and.w	r2, r3, #15
 8003304:	4613      	mov	r3, r2
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	4413      	add	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	4413      	add	r3, r2
 8003314:	3304      	adds	r3, #4
 8003316:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68f9      	ldr	r1, [r7, #12]
 800331e:	4618      	mov	r0, r3
 8003320:	f003 f8e6 	bl	80064f0 <USB_EPStopXfer>
 8003324:	4603      	mov	r3, r0
 8003326:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003328:	7afb      	ldrb	r3, [r7, #11]
}
 800332a:	4618      	mov	r0, r3
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b088      	sub	sp, #32
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
 800333a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003342:	697b      	ldr	r3, [r7, #20]
 8003344:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	4613      	mov	r3, r2
 800334a:	00db      	lsls	r3, r3, #3
 800334c:	4413      	add	r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	3338      	adds	r3, #56	; 0x38
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	4413      	add	r3, r2
 8003356:	3304      	adds	r3, #4
 8003358:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	695a      	ldr	r2, [r3, #20]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	429a      	cmp	r2, r3
 8003364:	d901      	bls.n	800336a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e067      	b.n	800343a <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	691a      	ldr	r2, [r3, #16]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	1ad3      	subs	r3, r2, r3
 8003374:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	69fa      	ldr	r2, [r7, #28]
 800337c:	429a      	cmp	r2, r3
 800337e:	d902      	bls.n	8003386 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	3303      	adds	r3, #3
 800338a:	089b      	lsrs	r3, r3, #2
 800338c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800338e:	e026      	b.n	80033de <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	691a      	ldr	r2, [r3, #16]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	695b      	ldr	r3, [r3, #20]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	69fa      	ldr	r2, [r7, #28]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d902      	bls.n	80033ac <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	3303      	adds	r3, #3
 80033b0:	089b      	lsrs	r3, r3, #2
 80033b2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	68d9      	ldr	r1, [r3, #12]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	b29b      	uxth	r3, r3
 80033c0:	6978      	ldr	r0, [r7, #20]
 80033c2:	f003 f93f 	bl	8006644 <USB_WritePacket>

    ep->xfer_buff  += len;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	68da      	ldr	r2, [r3, #12]
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	441a      	add	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	695a      	ldr	r2, [r3, #20]
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	441a      	add	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	015a      	lsls	r2, r3, #5
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	4413      	add	r3, r2
 80033e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d809      	bhi.n	8003408 <PCD_WriteEmptyTxFifo+0xd6>
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	695a      	ldr	r2, [r3, #20]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d203      	bcs.n	8003408 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1c3      	bne.n	8003390 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	691a      	ldr	r2, [r3, #16]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	429a      	cmp	r2, r3
 8003412:	d811      	bhi.n	8003438 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	f003 030f 	and.w	r3, r3, #15
 800341a:	2201      	movs	r2, #1
 800341c:	fa02 f303 	lsl.w	r3, r2, r3
 8003420:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003428:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	43db      	mvns	r3, r3
 800342e:	6939      	ldr	r1, [r7, #16]
 8003430:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003434:	4013      	ands	r3, r2
 8003436:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3720      	adds	r7, #32
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
	...

08003444 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b086      	sub	sp, #24
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	333c      	adds	r3, #60	; 0x3c
 800345c:	3304      	adds	r3, #4
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	015a      	lsls	r2, r3, #5
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	4413      	add	r3, r2
 800346a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	4a19      	ldr	r2, [pc, #100]	; (80034dc <PCD_EP_OutXfrComplete_int+0x98>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d124      	bne.n	80034c4 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00a      	beq.n	800349a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	015a      	lsls	r2, r3, #5
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4413      	add	r3, r2
 800348c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003490:	461a      	mov	r2, r3
 8003492:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003496:	6093      	str	r3, [r2, #8]
 8003498:	e01a      	b.n	80034d0 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	f003 0320 	and.w	r3, r3, #32
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d008      	beq.n	80034b6 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	015a      	lsls	r2, r3, #5
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	4413      	add	r3, r2
 80034ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80034b0:	461a      	mov	r2, r3
 80034b2:	2320      	movs	r3, #32
 80034b4:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	4619      	mov	r1, r3
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f005 fe7d 	bl	80091bc <HAL_PCD_DataOutStageCallback>
 80034c2:	e005      	b.n	80034d0 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	4619      	mov	r1, r3
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f005 fe76 	bl	80091bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3718      	adds	r7, #24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	4f54310a 	.word	0x4f54310a

080034e0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	333c      	adds	r3, #60	; 0x3c
 80034f8:	3304      	adds	r3, #4
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	015a      	lsls	r2, r3, #5
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4413      	add	r3, r2
 8003506:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	4a0c      	ldr	r2, [pc, #48]	; (8003544 <PCD_EP_OutSetupPacket_int+0x64>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d90e      	bls.n	8003534 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003516:	68bb      	ldr	r3, [r7, #8]
 8003518:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800351c:	2b00      	cmp	r3, #0
 800351e:	d009      	beq.n	8003534 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	015a      	lsls	r2, r3, #5
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	4413      	add	r3, r2
 8003528:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800352c:	461a      	mov	r2, r3
 800352e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003532:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f005 fe2f 	bl	8009198 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 800353a:	2300      	movs	r3, #0
}
 800353c:	4618      	mov	r0, r3
 800353e:	3718      	adds	r7, #24
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	4f54300a 	.word	0x4f54300a

08003548 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	460b      	mov	r3, r1
 8003552:	70fb      	strb	r3, [r7, #3]
 8003554:	4613      	mov	r3, r2
 8003556:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003560:	78fb      	ldrb	r3, [r7, #3]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d107      	bne.n	8003576 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003566:	883b      	ldrh	r3, [r7, #0]
 8003568:	0419      	lsls	r1, r3, #16
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	68ba      	ldr	r2, [r7, #8]
 8003570:	430a      	orrs	r2, r1
 8003572:	629a      	str	r2, [r3, #40]	; 0x28
 8003574:	e028      	b.n	80035c8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800357c:	0c1b      	lsrs	r3, r3, #16
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	4413      	add	r3, r2
 8003582:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003584:	2300      	movs	r3, #0
 8003586:	73fb      	strb	r3, [r7, #15]
 8003588:	e00d      	b.n	80035a6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	7bfb      	ldrb	r3, [r7, #15]
 8003590:	3340      	adds	r3, #64	; 0x40
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	0c1b      	lsrs	r3, r3, #16
 800359a:	68ba      	ldr	r2, [r7, #8]
 800359c:	4413      	add	r3, r2
 800359e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	3301      	adds	r3, #1
 80035a4:	73fb      	strb	r3, [r7, #15]
 80035a6:	7bfa      	ldrb	r2, [r7, #15]
 80035a8:	78fb      	ldrb	r3, [r7, #3]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d3ec      	bcc.n	800358a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80035b0:	883b      	ldrh	r3, [r7, #0]
 80035b2:	0418      	lsls	r0, r3, #16
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6819      	ldr	r1, [r3, #0]
 80035b8:	78fb      	ldrb	r3, [r7, #3]
 80035ba:	3b01      	subs	r3, #1
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	4302      	orrs	r2, r0
 80035c0:	3340      	adds	r3, #64	; 0x40
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	440b      	add	r3, r1
 80035c6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b083      	sub	sp, #12
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
 80035de:	460b      	mov	r3, r1
 80035e0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	887a      	ldrh	r2, [r7, #2]
 80035e8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800362a:	f043 0303 	orr.w	r3, r3, #3
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003640:	b480      	push	{r7}
 8003642:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003644:	4b04      	ldr	r3, [pc, #16]	; (8003658 <HAL_PWREx_GetVoltageRange+0x18>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800364c:	4618      	mov	r0, r3
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40007000 	.word	0x40007000

0800365c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800366a:	d130      	bne.n	80036ce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800366c:	4b23      	ldr	r3, [pc, #140]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003674:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003678:	d038      	beq.n	80036ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800367a:	4b20      	ldr	r3, [pc, #128]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003682:	4a1e      	ldr	r2, [pc, #120]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003684:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003688:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800368a:	4b1d      	ldr	r3, [pc, #116]	; (8003700 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2232      	movs	r2, #50	; 0x32
 8003690:	fb02 f303 	mul.w	r3, r2, r3
 8003694:	4a1b      	ldr	r2, [pc, #108]	; (8003704 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003696:	fba2 2303 	umull	r2, r3, r2, r3
 800369a:	0c9b      	lsrs	r3, r3, #18
 800369c:	3301      	adds	r3, #1
 800369e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036a0:	e002      	b.n	80036a8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	3b01      	subs	r3, #1
 80036a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036a8:	4b14      	ldr	r3, [pc, #80]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036b4:	d102      	bne.n	80036bc <HAL_PWREx_ControlVoltageScaling+0x60>
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f2      	bne.n	80036a2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80036bc:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036c8:	d110      	bne.n	80036ec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e00f      	b.n	80036ee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80036ce:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80036d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036da:	d007      	beq.n	80036ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80036dc:	4b07      	ldr	r3, [pc, #28]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80036e4:	4a05      	ldr	r2, [pc, #20]	; (80036fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036ea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3714      	adds	r7, #20
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	40007000 	.word	0x40007000
 8003700:	20000000 	.word	0x20000000
 8003704:	431bde83 	.word	0x431bde83

08003708 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800370c:	4b05      	ldr	r3, [pc, #20]	; (8003724 <HAL_PWREx_EnableVddUSB+0x1c>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	4a04      	ldr	r2, [pc, #16]	; (8003724 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003712:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003716:	6053      	str	r3, [r2, #4]
}
 8003718:	bf00      	nop
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	40007000 	.word	0x40007000

08003728 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b088      	sub	sp, #32
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d101      	bne.n	800373a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e3ca      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800373a:	4b97      	ldr	r3, [pc, #604]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	f003 030c 	and.w	r3, r3, #12
 8003742:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003744:	4b94      	ldr	r3, [pc, #592]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	f003 0303 	and.w	r3, r3, #3
 800374c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0310 	and.w	r3, r3, #16
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 80e4 	beq.w	8003924 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d007      	beq.n	8003772 <HAL_RCC_OscConfig+0x4a>
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	2b0c      	cmp	r3, #12
 8003766:	f040 808b 	bne.w	8003880 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	2b01      	cmp	r3, #1
 800376e:	f040 8087 	bne.w	8003880 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003772:	4b89      	ldr	r3, [pc, #548]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d005      	beq.n	800378a <HAL_RCC_OscConfig+0x62>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d101      	bne.n	800378a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e3a2      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a1a      	ldr	r2, [r3, #32]
 800378e:	4b82      	ldr	r3, [pc, #520]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d004      	beq.n	80037a4 <HAL_RCC_OscConfig+0x7c>
 800379a:	4b7f      	ldr	r3, [pc, #508]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037a2:	e005      	b.n	80037b0 <HAL_RCC_OscConfig+0x88>
 80037a4:	4b7c      	ldr	r3, [pc, #496]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80037a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80037aa:	091b      	lsrs	r3, r3, #4
 80037ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d223      	bcs.n	80037fc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a1b      	ldr	r3, [r3, #32]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f000 fd27 	bl	800420c <RCC_SetFlashLatencyFromMSIRange>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e383      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037c8:	4b73      	ldr	r3, [pc, #460]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4a72      	ldr	r2, [pc, #456]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80037ce:	f043 0308 	orr.w	r3, r3, #8
 80037d2:	6013      	str	r3, [r2, #0]
 80037d4:	4b70      	ldr	r3, [pc, #448]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a1b      	ldr	r3, [r3, #32]
 80037e0:	496d      	ldr	r1, [pc, #436]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037e6:	4b6c      	ldr	r3, [pc, #432]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	69db      	ldr	r3, [r3, #28]
 80037f2:	021b      	lsls	r3, r3, #8
 80037f4:	4968      	ldr	r1, [pc, #416]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	604b      	str	r3, [r1, #4]
 80037fa:	e025      	b.n	8003848 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037fc:	4b66      	ldr	r3, [pc, #408]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4a65      	ldr	r2, [pc, #404]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003802:	f043 0308 	orr.w	r3, r3, #8
 8003806:	6013      	str	r3, [r2, #0]
 8003808:	4b63      	ldr	r3, [pc, #396]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	4960      	ldr	r1, [pc, #384]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003816:	4313      	orrs	r3, r2
 8003818:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800381a:	4b5f      	ldr	r3, [pc, #380]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	021b      	lsls	r3, r3, #8
 8003828:	495b      	ldr	r1, [pc, #364]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800382a:	4313      	orrs	r3, r2
 800382c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d109      	bne.n	8003848 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	4618      	mov	r0, r3
 800383a:	f000 fce7 	bl	800420c <RCC_SetFlashLatencyFromMSIRange>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d001      	beq.n	8003848 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e343      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003848:	f000 fc4a 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 800384c:	4602      	mov	r2, r0
 800384e:	4b52      	ldr	r3, [pc, #328]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	091b      	lsrs	r3, r3, #4
 8003854:	f003 030f 	and.w	r3, r3, #15
 8003858:	4950      	ldr	r1, [pc, #320]	; (800399c <HAL_RCC_OscConfig+0x274>)
 800385a:	5ccb      	ldrb	r3, [r1, r3]
 800385c:	f003 031f 	and.w	r3, r3, #31
 8003860:	fa22 f303 	lsr.w	r3, r2, r3
 8003864:	4a4e      	ldr	r2, [pc, #312]	; (80039a0 <HAL_RCC_OscConfig+0x278>)
 8003866:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003868:	4b4e      	ldr	r3, [pc, #312]	; (80039a4 <HAL_RCC_OscConfig+0x27c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4618      	mov	r0, r3
 800386e:	f7fe f9eb 	bl	8001c48 <HAL_InitTick>
 8003872:	4603      	mov	r3, r0
 8003874:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d052      	beq.n	8003922 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	e327      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d032      	beq.n	80038ee <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003888:	4b43      	ldr	r3, [pc, #268]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a42      	ldr	r2, [pc, #264]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800388e:	f043 0301 	orr.w	r3, r3, #1
 8003892:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003894:	f7fe fa28 	bl	8001ce8 <HAL_GetTick>
 8003898:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800389a:	e008      	b.n	80038ae <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800389c:	f7fe fa24 	bl	8001ce8 <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d901      	bls.n	80038ae <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e310      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038ae:	4b3a      	ldr	r3, [pc, #232]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d0f0      	beq.n	800389c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038ba:	4b37      	ldr	r3, [pc, #220]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a36      	ldr	r2, [pc, #216]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80038c0:	f043 0308 	orr.w	r3, r3, #8
 80038c4:	6013      	str	r3, [r2, #0]
 80038c6:	4b34      	ldr	r3, [pc, #208]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a1b      	ldr	r3, [r3, #32]
 80038d2:	4931      	ldr	r1, [pc, #196]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038d8:	4b2f      	ldr	r3, [pc, #188]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	69db      	ldr	r3, [r3, #28]
 80038e4:	021b      	lsls	r3, r3, #8
 80038e6:	492c      	ldr	r1, [pc, #176]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	604b      	str	r3, [r1, #4]
 80038ec:	e01a      	b.n	8003924 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80038ee:	4b2a      	ldr	r3, [pc, #168]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a29      	ldr	r2, [pc, #164]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038fa:	f7fe f9f5 	bl	8001ce8 <HAL_GetTick>
 80038fe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003900:	e008      	b.n	8003914 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003902:	f7fe f9f1 	bl	8001ce8 <HAL_GetTick>
 8003906:	4602      	mov	r2, r0
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	1ad3      	subs	r3, r2, r3
 800390c:	2b02      	cmp	r3, #2
 800390e:	d901      	bls.n	8003914 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e2dd      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003914:	4b20      	ldr	r3, [pc, #128]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1f0      	bne.n	8003902 <HAL_RCC_OscConfig+0x1da>
 8003920:	e000      	b.n	8003924 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003922:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	2b00      	cmp	r3, #0
 800392e:	d074      	beq.n	8003a1a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	2b08      	cmp	r3, #8
 8003934:	d005      	beq.n	8003942 <HAL_RCC_OscConfig+0x21a>
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	2b0c      	cmp	r3, #12
 800393a:	d10e      	bne.n	800395a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	2b03      	cmp	r3, #3
 8003940:	d10b      	bne.n	800395a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003942:	4b15      	ldr	r3, [pc, #84]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d064      	beq.n	8003a18 <HAL_RCC_OscConfig+0x2f0>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d160      	bne.n	8003a18 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e2ba      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003962:	d106      	bne.n	8003972 <HAL_RCC_OscConfig+0x24a>
 8003964:	4b0c      	ldr	r3, [pc, #48]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a0b      	ldr	r2, [pc, #44]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800396a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800396e:	6013      	str	r3, [r2, #0]
 8003970:	e026      	b.n	80039c0 <HAL_RCC_OscConfig+0x298>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800397a:	d115      	bne.n	80039a8 <HAL_RCC_OscConfig+0x280>
 800397c:	4b06      	ldr	r3, [pc, #24]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a05      	ldr	r2, [pc, #20]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 8003982:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003986:	6013      	str	r3, [r2, #0]
 8003988:	4b03      	ldr	r3, [pc, #12]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a02      	ldr	r2, [pc, #8]	; (8003998 <HAL_RCC_OscConfig+0x270>)
 800398e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003992:	6013      	str	r3, [r2, #0]
 8003994:	e014      	b.n	80039c0 <HAL_RCC_OscConfig+0x298>
 8003996:	bf00      	nop
 8003998:	40021000 	.word	0x40021000
 800399c:	0800c700 	.word	0x0800c700
 80039a0:	20000000 	.word	0x20000000
 80039a4:	20000004 	.word	0x20000004
 80039a8:	4ba0      	ldr	r3, [pc, #640]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a9f      	ldr	r2, [pc, #636]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 80039ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039b2:	6013      	str	r3, [r2, #0]
 80039b4:	4b9d      	ldr	r3, [pc, #628]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a9c      	ldr	r2, [pc, #624]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 80039ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d013      	beq.n	80039f0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c8:	f7fe f98e 	bl	8001ce8 <HAL_GetTick>
 80039cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039d0:	f7fe f98a 	bl	8001ce8 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b64      	cmp	r3, #100	; 0x64
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e276      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039e2:	4b92      	ldr	r3, [pc, #584]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0f0      	beq.n	80039d0 <HAL_RCC_OscConfig+0x2a8>
 80039ee:	e014      	b.n	8003a1a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f0:	f7fe f97a 	bl	8001ce8 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039f8:	f7fe f976 	bl	8001ce8 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b64      	cmp	r3, #100	; 0x64
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e262      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a0a:	4b88      	ldr	r3, [pc, #544]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d1f0      	bne.n	80039f8 <HAL_RCC_OscConfig+0x2d0>
 8003a16:	e000      	b.n	8003a1a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d060      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003a26:	69bb      	ldr	r3, [r7, #24]
 8003a28:	2b04      	cmp	r3, #4
 8003a2a:	d005      	beq.n	8003a38 <HAL_RCC_OscConfig+0x310>
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	2b0c      	cmp	r3, #12
 8003a30:	d119      	bne.n	8003a66 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d116      	bne.n	8003a66 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a38:	4b7c      	ldr	r3, [pc, #496]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d005      	beq.n	8003a50 <HAL_RCC_OscConfig+0x328>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d101      	bne.n	8003a50 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	e23f      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a50:	4b76      	ldr	r3, [pc, #472]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	061b      	lsls	r3, r3, #24
 8003a5e:	4973      	ldr	r1, [pc, #460]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a64:	e040      	b.n	8003ae8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d023      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a6e:	4b6f      	ldr	r3, [pc, #444]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a6e      	ldr	r2, [pc, #440]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a7a:	f7fe f935 	bl	8001ce8 <HAL_GetTick>
 8003a7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a80:	e008      	b.n	8003a94 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a82:	f7fe f931 	bl	8001ce8 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d901      	bls.n	8003a94 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003a90:	2303      	movs	r3, #3
 8003a92:	e21d      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a94:	4b65      	ldr	r3, [pc, #404]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d0f0      	beq.n	8003a82 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aa0:	4b62      	ldr	r3, [pc, #392]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	061b      	lsls	r3, r3, #24
 8003aae:	495f      	ldr	r1, [pc, #380]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	604b      	str	r3, [r1, #4]
 8003ab4:	e018      	b.n	8003ae8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ab6:	4b5d      	ldr	r3, [pc, #372]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a5c      	ldr	r2, [pc, #368]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003abc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ac0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac2:	f7fe f911 	bl	8001ce8 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aca:	f7fe f90d 	bl	8001ce8 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e1f9      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003adc:	4b53      	ldr	r3, [pc, #332]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1f0      	bne.n	8003aca <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0308 	and.w	r3, r3, #8
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d03c      	beq.n	8003b6e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d01c      	beq.n	8003b36 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003afc:	4b4b      	ldr	r3, [pc, #300]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b02:	4a4a      	ldr	r2, [pc, #296]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003b04:	f043 0301 	orr.w	r3, r3, #1
 8003b08:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b0c:	f7fe f8ec 	bl	8001ce8 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b14:	f7fe f8e8 	bl	8001ce8 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e1d4      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b26:	4b41      	ldr	r3, [pc, #260]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003b28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0ef      	beq.n	8003b14 <HAL_RCC_OscConfig+0x3ec>
 8003b34:	e01b      	b.n	8003b6e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b36:	4b3d      	ldr	r3, [pc, #244]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003b38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b3c:	4a3b      	ldr	r2, [pc, #236]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003b3e:	f023 0301 	bic.w	r3, r3, #1
 8003b42:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b46:	f7fe f8cf 	bl	8001ce8 <HAL_GetTick>
 8003b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b4c:	e008      	b.n	8003b60 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b4e:	f7fe f8cb 	bl	8001ce8 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e1b7      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b60:	4b32      	ldr	r3, [pc, #200]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003b62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1ef      	bne.n	8003b4e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0304 	and.w	r3, r3, #4
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	f000 80a6 	beq.w	8003cc8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003b80:	4b2a      	ldr	r3, [pc, #168]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d10d      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b8c:	4b27      	ldr	r3, [pc, #156]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b90:	4a26      	ldr	r2, [pc, #152]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003b92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b96:	6593      	str	r3, [r2, #88]	; 0x58
 8003b98:	4b24      	ldr	r3, [pc, #144]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003b9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba0:	60bb      	str	r3, [r7, #8]
 8003ba2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ba8:	4b21      	ldr	r3, [pc, #132]	; (8003c30 <HAL_RCC_OscConfig+0x508>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d118      	bne.n	8003be6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bb4:	4b1e      	ldr	r3, [pc, #120]	; (8003c30 <HAL_RCC_OscConfig+0x508>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a1d      	ldr	r2, [pc, #116]	; (8003c30 <HAL_RCC_OscConfig+0x508>)
 8003bba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bbe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bc0:	f7fe f892 	bl	8001ce8 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bc8:	f7fe f88e 	bl	8001ce8 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e17a      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bda:	4b15      	ldr	r3, [pc, #84]	; (8003c30 <HAL_RCC_OscConfig+0x508>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d0f0      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d108      	bne.n	8003c00 <HAL_RCC_OscConfig+0x4d8>
 8003bee:	4b0f      	ldr	r3, [pc, #60]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf4:	4a0d      	ldr	r2, [pc, #52]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003bf6:	f043 0301 	orr.w	r3, r3, #1
 8003bfa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003bfe:	e029      	b.n	8003c54 <HAL_RCC_OscConfig+0x52c>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	2b05      	cmp	r3, #5
 8003c06:	d115      	bne.n	8003c34 <HAL_RCC_OscConfig+0x50c>
 8003c08:	4b08      	ldr	r3, [pc, #32]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c0e:	4a07      	ldr	r2, [pc, #28]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003c10:	f043 0304 	orr.w	r3, r3, #4
 8003c14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c18:	4b04      	ldr	r3, [pc, #16]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c1e:	4a03      	ldr	r2, [pc, #12]	; (8003c2c <HAL_RCC_OscConfig+0x504>)
 8003c20:	f043 0301 	orr.w	r3, r3, #1
 8003c24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c28:	e014      	b.n	8003c54 <HAL_RCC_OscConfig+0x52c>
 8003c2a:	bf00      	nop
 8003c2c:	40021000 	.word	0x40021000
 8003c30:	40007000 	.word	0x40007000
 8003c34:	4b9c      	ldr	r3, [pc, #624]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3a:	4a9b      	ldr	r2, [pc, #620]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003c3c:	f023 0301 	bic.w	r3, r3, #1
 8003c40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c44:	4b98      	ldr	r3, [pc, #608]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4a:	4a97      	ldr	r2, [pc, #604]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003c4c:	f023 0304 	bic.w	r3, r3, #4
 8003c50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d016      	beq.n	8003c8a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c5c:	f7fe f844 	bl	8001ce8 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c62:	e00a      	b.n	8003c7a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c64:	f7fe f840 	bl	8001ce8 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e12a      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c7a:	4b8b      	ldr	r3, [pc, #556]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d0ed      	beq.n	8003c64 <HAL_RCC_OscConfig+0x53c>
 8003c88:	e015      	b.n	8003cb6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8a:	f7fe f82d 	bl	8001ce8 <HAL_GetTick>
 8003c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c90:	e00a      	b.n	8003ca8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c92:	f7fe f829 	bl	8001ce8 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d901      	bls.n	8003ca8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003ca4:	2303      	movs	r3, #3
 8003ca6:	e113      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ca8:	4b7f      	ldr	r3, [pc, #508]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cae:	f003 0302 	and.w	r3, r3, #2
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1ed      	bne.n	8003c92 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cb6:	7ffb      	ldrb	r3, [r7, #31]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d105      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cbc:	4b7a      	ldr	r3, [pc, #488]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cc0:	4a79      	ldr	r2, [pc, #484]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003cc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cc6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 80fe 	beq.w	8003ece <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	f040 80d0 	bne.w	8003e7c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003cdc:	4b72      	ldr	r3, [pc, #456]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	f003 0203 	and.w	r2, r3, #3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d130      	bne.n	8003d52 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d127      	bne.n	8003d52 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d0c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d11f      	bne.n	8003d52 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d1c:	2a07      	cmp	r2, #7
 8003d1e:	bf14      	ite	ne
 8003d20:	2201      	movne	r2, #1
 8003d22:	2200      	moveq	r2, #0
 8003d24:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d113      	bne.n	8003d52 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d34:	085b      	lsrs	r3, r3, #1
 8003d36:	3b01      	subs	r3, #1
 8003d38:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d109      	bne.n	8003d52 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d48:	085b      	lsrs	r3, r3, #1
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d06e      	beq.n	8003e30 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	2b0c      	cmp	r3, #12
 8003d56:	d069      	beq.n	8003e2c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003d58:	4b53      	ldr	r3, [pc, #332]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d105      	bne.n	8003d70 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003d64:	4b50      	ldr	r3, [pc, #320]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d001      	beq.n	8003d74 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	e0ad      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003d74:	4b4c      	ldr	r3, [pc, #304]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a4b      	ldr	r2, [pc, #300]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003d7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d7e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d80:	f7fd ffb2 	bl	8001ce8 <HAL_GetTick>
 8003d84:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d86:	e008      	b.n	8003d9a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d88:	f7fd ffae 	bl	8001ce8 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	2b02      	cmp	r3, #2
 8003d94:	d901      	bls.n	8003d9a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e09a      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d9a:	4b43      	ldr	r3, [pc, #268]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1f0      	bne.n	8003d88 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003da6:	4b40      	ldr	r3, [pc, #256]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003da8:	68da      	ldr	r2, [r3, #12]
 8003daa:	4b40      	ldr	r3, [pc, #256]	; (8003eac <HAL_RCC_OscConfig+0x784>)
 8003dac:	4013      	ands	r3, r2
 8003dae:	687a      	ldr	r2, [r7, #4]
 8003db0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003db6:	3a01      	subs	r2, #1
 8003db8:	0112      	lsls	r2, r2, #4
 8003dba:	4311      	orrs	r1, r2
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003dc0:	0212      	lsls	r2, r2, #8
 8003dc2:	4311      	orrs	r1, r2
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003dc8:	0852      	lsrs	r2, r2, #1
 8003dca:	3a01      	subs	r2, #1
 8003dcc:	0552      	lsls	r2, r2, #21
 8003dce:	4311      	orrs	r1, r2
 8003dd0:	687a      	ldr	r2, [r7, #4]
 8003dd2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003dd4:	0852      	lsrs	r2, r2, #1
 8003dd6:	3a01      	subs	r2, #1
 8003dd8:	0652      	lsls	r2, r2, #25
 8003dda:	4311      	orrs	r1, r2
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003de0:	0912      	lsrs	r2, r2, #4
 8003de2:	0452      	lsls	r2, r2, #17
 8003de4:	430a      	orrs	r2, r1
 8003de6:	4930      	ldr	r1, [pc, #192]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003de8:	4313      	orrs	r3, r2
 8003dea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003dec:	4b2e      	ldr	r3, [pc, #184]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a2d      	ldr	r2, [pc, #180]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003df2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003df6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003df8:	4b2b      	ldr	r3, [pc, #172]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	4a2a      	ldr	r2, [pc, #168]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003dfe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e02:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e04:	f7fd ff70 	bl	8001ce8 <HAL_GetTick>
 8003e08:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0c:	f7fd ff6c 	bl	8001ce8 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e058      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e1e:	4b22      	ldr	r3, [pc, #136]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d0f0      	beq.n	8003e0c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e2a:	e050      	b.n	8003ece <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e04f      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e30:	4b1d      	ldr	r3, [pc, #116]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d148      	bne.n	8003ece <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e3c:	4b1a      	ldr	r3, [pc, #104]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a19      	ldr	r2, [pc, #100]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003e42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e46:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e48:	4b17      	ldr	r3, [pc, #92]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	4a16      	ldr	r2, [pc, #88]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003e4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e52:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e54:	f7fd ff48 	bl	8001ce8 <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e5a:	e008      	b.n	8003e6e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e5c:	f7fd ff44 	bl	8001ce8 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d901      	bls.n	8003e6e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e030      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e6e:	4b0e      	ldr	r3, [pc, #56]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d0f0      	beq.n	8003e5c <HAL_RCC_OscConfig+0x734>
 8003e7a:	e028      	b.n	8003ece <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	2b0c      	cmp	r3, #12
 8003e80:	d023      	beq.n	8003eca <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e82:	4b09      	ldr	r3, [pc, #36]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a08      	ldr	r2, [pc, #32]	; (8003ea8 <HAL_RCC_OscConfig+0x780>)
 8003e88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8e:	f7fd ff2b 	bl	8001ce8 <HAL_GetTick>
 8003e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e94:	e00c      	b.n	8003eb0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e96:	f7fd ff27 	bl	8001ce8 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d905      	bls.n	8003eb0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e013      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
 8003ea8:	40021000 	.word	0x40021000
 8003eac:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003eb0:	4b09      	ldr	r3, [pc, #36]	; (8003ed8 <HAL_RCC_OscConfig+0x7b0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1ec      	bne.n	8003e96 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ebc:	4b06      	ldr	r3, [pc, #24]	; (8003ed8 <HAL_RCC_OscConfig+0x7b0>)
 8003ebe:	68da      	ldr	r2, [r3, #12]
 8003ec0:	4905      	ldr	r1, [pc, #20]	; (8003ed8 <HAL_RCC_OscConfig+0x7b0>)
 8003ec2:	4b06      	ldr	r3, [pc, #24]	; (8003edc <HAL_RCC_OscConfig+0x7b4>)
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	60cb      	str	r3, [r1, #12]
 8003ec8:	e001      	b.n	8003ece <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e000      	b.n	8003ed0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3720      	adds	r7, #32
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40021000 	.word	0x40021000
 8003edc:	feeefffc 	.word	0xfeeefffc

08003ee0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b084      	sub	sp, #16
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d101      	bne.n	8003ef4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e0e7      	b.n	80040c4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ef4:	4b75      	ldr	r3, [pc, #468]	; (80040cc <HAL_RCC_ClockConfig+0x1ec>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f003 0307 	and.w	r3, r3, #7
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d910      	bls.n	8003f24 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f02:	4b72      	ldr	r3, [pc, #456]	; (80040cc <HAL_RCC_ClockConfig+0x1ec>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f023 0207 	bic.w	r2, r3, #7
 8003f0a:	4970      	ldr	r1, [pc, #448]	; (80040cc <HAL_RCC_ClockConfig+0x1ec>)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f12:	4b6e      	ldr	r3, [pc, #440]	; (80040cc <HAL_RCC_ClockConfig+0x1ec>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0cf      	b.n	80040c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d010      	beq.n	8003f52 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689a      	ldr	r2, [r3, #8]
 8003f34:	4b66      	ldr	r3, [pc, #408]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d908      	bls.n	8003f52 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f40:	4b63      	ldr	r3, [pc, #396]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	4960      	ldr	r1, [pc, #384]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d04c      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	2b03      	cmp	r3, #3
 8003f64:	d107      	bne.n	8003f76 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f66:	4b5a      	ldr	r3, [pc, #360]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d121      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e0a6      	b.n	80040c4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b02      	cmp	r3, #2
 8003f7c:	d107      	bne.n	8003f8e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f7e:	4b54      	ldr	r3, [pc, #336]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d115      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e09a      	b.n	80040c4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d107      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f96:	4b4e      	ldr	r3, [pc, #312]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d109      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e08e      	b.n	80040c4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fa6:	4b4a      	ldr	r3, [pc, #296]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e086      	b.n	80040c4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fb6:	4b46      	ldr	r3, [pc, #280]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f023 0203 	bic.w	r2, r3, #3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	4943      	ldr	r1, [pc, #268]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fc8:	f7fd fe8e 	bl	8001ce8 <HAL_GetTick>
 8003fcc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fce:	e00a      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd0:	f7fd fe8a 	bl	8001ce8 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e06e      	b.n	80040c4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fe6:	4b3a      	ldr	r3, [pc, #232]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 020c 	and.w	r2, r3, #12
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d1eb      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0302 	and.w	r3, r3, #2
 8004000:	2b00      	cmp	r3, #0
 8004002:	d010      	beq.n	8004026 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	4b31      	ldr	r3, [pc, #196]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004010:	429a      	cmp	r2, r3
 8004012:	d208      	bcs.n	8004026 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004014:	4b2e      	ldr	r3, [pc, #184]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	492b      	ldr	r1, [pc, #172]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004022:	4313      	orrs	r3, r2
 8004024:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004026:	4b29      	ldr	r3, [pc, #164]	; (80040cc <HAL_RCC_ClockConfig+0x1ec>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0307 	and.w	r3, r3, #7
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	429a      	cmp	r2, r3
 8004032:	d210      	bcs.n	8004056 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004034:	4b25      	ldr	r3, [pc, #148]	; (80040cc <HAL_RCC_ClockConfig+0x1ec>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f023 0207 	bic.w	r2, r3, #7
 800403c:	4923      	ldr	r1, [pc, #140]	; (80040cc <HAL_RCC_ClockConfig+0x1ec>)
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	4313      	orrs	r3, r2
 8004042:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004044:	4b21      	ldr	r3, [pc, #132]	; (80040cc <HAL_RCC_ClockConfig+0x1ec>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f003 0307 	and.w	r3, r3, #7
 800404c:	683a      	ldr	r2, [r7, #0]
 800404e:	429a      	cmp	r2, r3
 8004050:	d001      	beq.n	8004056 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e036      	b.n	80040c4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f003 0304 	and.w	r3, r3, #4
 800405e:	2b00      	cmp	r3, #0
 8004060:	d008      	beq.n	8004074 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004062:	4b1b      	ldr	r3, [pc, #108]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	4918      	ldr	r1, [pc, #96]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004070:	4313      	orrs	r3, r2
 8004072:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0308 	and.w	r3, r3, #8
 800407c:	2b00      	cmp	r3, #0
 800407e:	d009      	beq.n	8004094 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004080:	4b13      	ldr	r3, [pc, #76]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	4910      	ldr	r1, [pc, #64]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 8004090:	4313      	orrs	r3, r2
 8004092:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004094:	f000 f824 	bl	80040e0 <HAL_RCC_GetSysClockFreq>
 8004098:	4602      	mov	r2, r0
 800409a:	4b0d      	ldr	r3, [pc, #52]	; (80040d0 <HAL_RCC_ClockConfig+0x1f0>)
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	091b      	lsrs	r3, r3, #4
 80040a0:	f003 030f 	and.w	r3, r3, #15
 80040a4:	490b      	ldr	r1, [pc, #44]	; (80040d4 <HAL_RCC_ClockConfig+0x1f4>)
 80040a6:	5ccb      	ldrb	r3, [r1, r3]
 80040a8:	f003 031f 	and.w	r3, r3, #31
 80040ac:	fa22 f303 	lsr.w	r3, r2, r3
 80040b0:	4a09      	ldr	r2, [pc, #36]	; (80040d8 <HAL_RCC_ClockConfig+0x1f8>)
 80040b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80040b4:	4b09      	ldr	r3, [pc, #36]	; (80040dc <HAL_RCC_ClockConfig+0x1fc>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7fd fdc5 	bl	8001c48 <HAL_InitTick>
 80040be:	4603      	mov	r3, r0
 80040c0:	72fb      	strb	r3, [r7, #11]

  return status;
 80040c2:	7afb      	ldrb	r3, [r7, #11]
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40022000 	.word	0x40022000
 80040d0:	40021000 	.word	0x40021000
 80040d4:	0800c700 	.word	0x0800c700
 80040d8:	20000000 	.word	0x20000000
 80040dc:	20000004 	.word	0x20000004

080040e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b089      	sub	sp, #36	; 0x24
 80040e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80040e6:	2300      	movs	r3, #0
 80040e8:	61fb      	str	r3, [r7, #28]
 80040ea:	2300      	movs	r3, #0
 80040ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040ee:	4b3e      	ldr	r3, [pc, #248]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 030c 	and.w	r3, r3, #12
 80040f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80040f8:	4b3b      	ldr	r3, [pc, #236]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	f003 0303 	and.w	r3, r3, #3
 8004100:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d005      	beq.n	8004114 <HAL_RCC_GetSysClockFreq+0x34>
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	2b0c      	cmp	r3, #12
 800410c:	d121      	bne.n	8004152 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d11e      	bne.n	8004152 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004114:	4b34      	ldr	r3, [pc, #208]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0308 	and.w	r3, r3, #8
 800411c:	2b00      	cmp	r3, #0
 800411e:	d107      	bne.n	8004130 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004120:	4b31      	ldr	r3, [pc, #196]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004122:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004126:	0a1b      	lsrs	r3, r3, #8
 8004128:	f003 030f 	and.w	r3, r3, #15
 800412c:	61fb      	str	r3, [r7, #28]
 800412e:	e005      	b.n	800413c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004130:	4b2d      	ldr	r3, [pc, #180]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	091b      	lsrs	r3, r3, #4
 8004136:	f003 030f 	and.w	r3, r3, #15
 800413a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800413c:	4a2b      	ldr	r2, [pc, #172]	; (80041ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004144:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d10d      	bne.n	8004168 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004150:	e00a      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	2b04      	cmp	r3, #4
 8004156:	d102      	bne.n	800415e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004158:	4b25      	ldr	r3, [pc, #148]	; (80041f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800415a:	61bb      	str	r3, [r7, #24]
 800415c:	e004      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	2b08      	cmp	r3, #8
 8004162:	d101      	bne.n	8004168 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004164:	4b22      	ldr	r3, [pc, #136]	; (80041f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004166:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	2b0c      	cmp	r3, #12
 800416c:	d134      	bne.n	80041d8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800416e:	4b1e      	ldr	r3, [pc, #120]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	f003 0303 	and.w	r3, r3, #3
 8004176:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d003      	beq.n	8004186 <HAL_RCC_GetSysClockFreq+0xa6>
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	2b03      	cmp	r3, #3
 8004182:	d003      	beq.n	800418c <HAL_RCC_GetSysClockFreq+0xac>
 8004184:	e005      	b.n	8004192 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004186:	4b1a      	ldr	r3, [pc, #104]	; (80041f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004188:	617b      	str	r3, [r7, #20]
      break;
 800418a:	e005      	b.n	8004198 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800418c:	4b18      	ldr	r3, [pc, #96]	; (80041f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800418e:	617b      	str	r3, [r7, #20]
      break;
 8004190:	e002      	b.n	8004198 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	617b      	str	r3, [r7, #20]
      break;
 8004196:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004198:	4b13      	ldr	r3, [pc, #76]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	091b      	lsrs	r3, r3, #4
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	3301      	adds	r3, #1
 80041a4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80041a6:	4b10      	ldr	r3, [pc, #64]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	0a1b      	lsrs	r3, r3, #8
 80041ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041b0:	697a      	ldr	r2, [r7, #20]
 80041b2:	fb03 f202 	mul.w	r2, r3, r2
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041bc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041be:	4b0a      	ldr	r3, [pc, #40]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x108>)
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	0e5b      	lsrs	r3, r3, #25
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	3301      	adds	r3, #1
 80041ca:	005b      	lsls	r3, r3, #1
 80041cc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80041d8:	69bb      	ldr	r3, [r7, #24]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3724      	adds	r7, #36	; 0x24
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	40021000 	.word	0x40021000
 80041ec:	0800c710 	.word	0x0800c710
 80041f0:	00f42400 	.word	0x00f42400

080041f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041f4:	b480      	push	{r7}
 80041f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041f8:	4b03      	ldr	r3, [pc, #12]	; (8004208 <HAL_RCC_GetHCLKFreq+0x14>)
 80041fa:	681b      	ldr	r3, [r3, #0]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop
 8004208:	20000000 	.word	0x20000000

0800420c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004214:	2300      	movs	r3, #0
 8004216:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004218:	4b2a      	ldr	r3, [pc, #168]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800421a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800421c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d003      	beq.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004224:	f7ff fa0c 	bl	8003640 <HAL_PWREx_GetVoltageRange>
 8004228:	6178      	str	r0, [r7, #20]
 800422a:	e014      	b.n	8004256 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800422c:	4b25      	ldr	r3, [pc, #148]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800422e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004230:	4a24      	ldr	r2, [pc, #144]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004232:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004236:	6593      	str	r3, [r2, #88]	; 0x58
 8004238:	4b22      	ldr	r3, [pc, #136]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800423a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800423c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004240:	60fb      	str	r3, [r7, #12]
 8004242:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004244:	f7ff f9fc 	bl	8003640 <HAL_PWREx_GetVoltageRange>
 8004248:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800424a:	4b1e      	ldr	r3, [pc, #120]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800424c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800424e:	4a1d      	ldr	r2, [pc, #116]	; (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004250:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004254:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800425c:	d10b      	bne.n	8004276 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b80      	cmp	r3, #128	; 0x80
 8004262:	d919      	bls.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2ba0      	cmp	r3, #160	; 0xa0
 8004268:	d902      	bls.n	8004270 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800426a:	2302      	movs	r3, #2
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	e013      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004270:	2301      	movs	r3, #1
 8004272:	613b      	str	r3, [r7, #16]
 8004274:	e010      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2b80      	cmp	r3, #128	; 0x80
 800427a:	d902      	bls.n	8004282 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800427c:	2303      	movs	r3, #3
 800427e:	613b      	str	r3, [r7, #16]
 8004280:	e00a      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b80      	cmp	r3, #128	; 0x80
 8004286:	d102      	bne.n	800428e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004288:	2302      	movs	r3, #2
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	e004      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b70      	cmp	r3, #112	; 0x70
 8004292:	d101      	bne.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004294:	2301      	movs	r3, #1
 8004296:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004298:	4b0b      	ldr	r3, [pc, #44]	; (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f023 0207 	bic.w	r2, r3, #7
 80042a0:	4909      	ldr	r1, [pc, #36]	; (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80042a8:	4b07      	ldr	r3, [pc, #28]	; (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d001      	beq.n	80042ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e000      	b.n	80042bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3718      	adds	r7, #24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40021000 	.word	0x40021000
 80042c8:	40022000 	.word	0x40022000

080042cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042d4:	2300      	movs	r3, #0
 80042d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042d8:	2300      	movs	r3, #0
 80042da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d041      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042ec:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80042f0:	d02a      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80042f2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80042f6:	d824      	bhi.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80042fc:	d008      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80042fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004302:	d81e      	bhi.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00a      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004308:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800430c:	d010      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800430e:	e018      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004310:	4b86      	ldr	r3, [pc, #536]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	4a85      	ldr	r2, [pc, #532]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004316:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800431a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800431c:	e015      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3304      	adds	r3, #4
 8004322:	2100      	movs	r1, #0
 8004324:	4618      	mov	r0, r3
 8004326:	f000 fabb 	bl	80048a0 <RCCEx_PLLSAI1_Config>
 800432a:	4603      	mov	r3, r0
 800432c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800432e:	e00c      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3320      	adds	r3, #32
 8004334:	2100      	movs	r1, #0
 8004336:	4618      	mov	r0, r3
 8004338:	f000 fba6 	bl	8004a88 <RCCEx_PLLSAI2_Config>
 800433c:	4603      	mov	r3, r0
 800433e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004340:	e003      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	74fb      	strb	r3, [r7, #19]
      break;
 8004346:	e000      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004348:	bf00      	nop
    }

    if(ret == HAL_OK)
 800434a:	7cfb      	ldrb	r3, [r7, #19]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10b      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004350:	4b76      	ldr	r3, [pc, #472]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004356:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800435e:	4973      	ldr	r1, [pc, #460]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004366:	e001      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004368:	7cfb      	ldrb	r3, [r7, #19]
 800436a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d041      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800437c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004380:	d02a      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004382:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004386:	d824      	bhi.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004388:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800438c:	d008      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800438e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004392:	d81e      	bhi.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00a      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004398:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800439c:	d010      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800439e:	e018      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80043a0:	4b62      	ldr	r3, [pc, #392]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	4a61      	ldr	r2, [pc, #388]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043aa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043ac:	e015      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	3304      	adds	r3, #4
 80043b2:	2100      	movs	r1, #0
 80043b4:	4618      	mov	r0, r3
 80043b6:	f000 fa73 	bl	80048a0 <RCCEx_PLLSAI1_Config>
 80043ba:	4603      	mov	r3, r0
 80043bc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043be:	e00c      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3320      	adds	r3, #32
 80043c4:	2100      	movs	r1, #0
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 fb5e 	bl	8004a88 <RCCEx_PLLSAI2_Config>
 80043cc:	4603      	mov	r3, r0
 80043ce:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043d0:	e003      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	74fb      	strb	r3, [r7, #19]
      break;
 80043d6:	e000      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80043d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043da:	7cfb      	ldrb	r3, [r7, #19]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10b      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043e0:	4b52      	ldr	r3, [pc, #328]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043ee:	494f      	ldr	r1, [pc, #316]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80043f6:	e001      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f8:	7cfb      	ldrb	r3, [r7, #19]
 80043fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 80a0 	beq.w	800454a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800440a:	2300      	movs	r3, #0
 800440c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800440e:	4b47      	ldr	r3, [pc, #284]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800441e:	2300      	movs	r3, #0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00d      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004424:	4b41      	ldr	r3, [pc, #260]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004428:	4a40      	ldr	r2, [pc, #256]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800442a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800442e:	6593      	str	r3, [r2, #88]	; 0x58
 8004430:	4b3e      	ldr	r3, [pc, #248]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004434:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004438:	60bb      	str	r3, [r7, #8]
 800443a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800443c:	2301      	movs	r3, #1
 800443e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004440:	4b3b      	ldr	r3, [pc, #236]	; (8004530 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a3a      	ldr	r2, [pc, #232]	; (8004530 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004446:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800444a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800444c:	f7fd fc4c 	bl	8001ce8 <HAL_GetTick>
 8004450:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004452:	e009      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004454:	f7fd fc48 	bl	8001ce8 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d902      	bls.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	74fb      	strb	r3, [r7, #19]
        break;
 8004466:	e005      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004468:	4b31      	ldr	r3, [pc, #196]	; (8004530 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004470:	2b00      	cmp	r3, #0
 8004472:	d0ef      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004474:	7cfb      	ldrb	r3, [r7, #19]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d15c      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800447a:	4b2c      	ldr	r3, [pc, #176]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800447c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004480:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004484:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01f      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	429a      	cmp	r2, r3
 8004496:	d019      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004498:	4b24      	ldr	r3, [pc, #144]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800449a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800449e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044a4:	4b21      	ldr	r3, [pc, #132]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044aa:	4a20      	ldr	r2, [pc, #128]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044b4:	4b1d      	ldr	r3, [pc, #116]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ba:	4a1c      	ldr	r2, [pc, #112]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044c4:	4a19      	ldr	r2, [pc, #100]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d016      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d6:	f7fd fc07 	bl	8001ce8 <HAL_GetTick>
 80044da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044dc:	e00b      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044de:	f7fd fc03 	bl	8001ce8 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d902      	bls.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	74fb      	strb	r3, [r7, #19]
            break;
 80044f4:	e006      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044f6:	4b0d      	ldr	r3, [pc, #52]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0ec      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004504:	7cfb      	ldrb	r3, [r7, #19]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10c      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800450a:	4b08      	ldr	r3, [pc, #32]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800450c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004510:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800451a:	4904      	ldr	r1, [pc, #16]	; (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004522:	e009      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004524:	7cfb      	ldrb	r3, [r7, #19]
 8004526:	74bb      	strb	r3, [r7, #18]
 8004528:	e006      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800452a:	bf00      	nop
 800452c:	40021000 	.word	0x40021000
 8004530:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004534:	7cfb      	ldrb	r3, [r7, #19]
 8004536:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004538:	7c7b      	ldrb	r3, [r7, #17]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d105      	bne.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453e:	4b9e      	ldr	r3, [pc, #632]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004542:	4a9d      	ldr	r2, [pc, #628]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004544:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004548:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004556:	4b98      	ldr	r3, [pc, #608]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800455c:	f023 0203 	bic.w	r2, r3, #3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004564:	4994      	ldr	r1, [pc, #592]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004578:	4b8f      	ldr	r3, [pc, #572]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800457a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800457e:	f023 020c 	bic.w	r2, r3, #12
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004586:	498c      	ldr	r1, [pc, #560]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0304 	and.w	r3, r3, #4
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800459a:	4b87      	ldr	r3, [pc, #540]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800459c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a8:	4983      	ldr	r1, [pc, #524]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0308 	and.w	r3, r3, #8
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045bc:	4b7e      	ldr	r3, [pc, #504]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ca:	497b      	ldr	r1, [pc, #492]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0310 	and.w	r3, r3, #16
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045de:	4b76      	ldr	r3, [pc, #472]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045ec:	4972      	ldr	r1, [pc, #456]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0320 	and.w	r3, r3, #32
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00a      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004600:	4b6d      	ldr	r3, [pc, #436]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004602:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004606:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800460e:	496a      	ldr	r1, [pc, #424]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004610:	4313      	orrs	r3, r2
 8004612:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00a      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004622:	4b65      	ldr	r3, [pc, #404]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004628:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004630:	4961      	ldr	r1, [pc, #388]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004632:	4313      	orrs	r3, r2
 8004634:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00a      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004644:	4b5c      	ldr	r3, [pc, #368]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004646:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800464a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004652:	4959      	ldr	r1, [pc, #356]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00a      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004666:	4b54      	ldr	r3, [pc, #336]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004668:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800466c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004674:	4950      	ldr	r1, [pc, #320]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004676:	4313      	orrs	r3, r2
 8004678:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00a      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004688:	4b4b      	ldr	r3, [pc, #300]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800468a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800468e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004696:	4948      	ldr	r1, [pc, #288]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004698:	4313      	orrs	r3, r2
 800469a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00a      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046aa:	4b43      	ldr	r3, [pc, #268]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046b8:	493f      	ldr	r1, [pc, #252]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d028      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046cc:	4b3a      	ldr	r3, [pc, #232]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046da:	4937      	ldr	r1, [pc, #220]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046ea:	d106      	bne.n	80046fa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046ec:	4b32      	ldr	r3, [pc, #200]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	4a31      	ldr	r2, [pc, #196]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046f6:	60d3      	str	r3, [r2, #12]
 80046f8:	e011      	b.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046fe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004702:	d10c      	bne.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3304      	adds	r3, #4
 8004708:	2101      	movs	r1, #1
 800470a:	4618      	mov	r0, r3
 800470c:	f000 f8c8 	bl	80048a0 <RCCEx_PLLSAI1_Config>
 8004710:	4603      	mov	r3, r0
 8004712:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004714:	7cfb      	ldrb	r3, [r7, #19]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800471a:	7cfb      	ldrb	r3, [r7, #19]
 800471c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d028      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800472a:	4b23      	ldr	r3, [pc, #140]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800472c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004730:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004738:	491f      	ldr	r1, [pc, #124]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800473a:	4313      	orrs	r3, r2
 800473c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004744:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004748:	d106      	bne.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800474a:	4b1b      	ldr	r3, [pc, #108]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	4a1a      	ldr	r2, [pc, #104]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004750:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004754:	60d3      	str	r3, [r2, #12]
 8004756:	e011      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800475c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004760:	d10c      	bne.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	3304      	adds	r3, #4
 8004766:	2101      	movs	r1, #1
 8004768:	4618      	mov	r0, r3
 800476a:	f000 f899 	bl	80048a0 <RCCEx_PLLSAI1_Config>
 800476e:	4603      	mov	r3, r0
 8004770:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004772:	7cfb      	ldrb	r3, [r7, #19]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d001      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004778:	7cfb      	ldrb	r3, [r7, #19]
 800477a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d02b      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004788:	4b0b      	ldr	r3, [pc, #44]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800478a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800478e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004796:	4908      	ldr	r1, [pc, #32]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004798:	4313      	orrs	r3, r2
 800479a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047a6:	d109      	bne.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047a8:	4b03      	ldr	r3, [pc, #12]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	4a02      	ldr	r2, [pc, #8]	; (80047b8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047b2:	60d3      	str	r3, [r2, #12]
 80047b4:	e014      	b.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80047b6:	bf00      	nop
 80047b8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047c0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	3304      	adds	r3, #4
 80047ca:	2101      	movs	r1, #1
 80047cc:	4618      	mov	r0, r3
 80047ce:	f000 f867 	bl	80048a0 <RCCEx_PLLSAI1_Config>
 80047d2:	4603      	mov	r3, r0
 80047d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047d6:	7cfb      	ldrb	r3, [r7, #19]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d001      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80047dc:	7cfb      	ldrb	r3, [r7, #19]
 80047de:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d02f      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047ec:	4b2b      	ldr	r3, [pc, #172]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047fa:	4928      	ldr	r1, [pc, #160]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047fc:	4313      	orrs	r3, r2
 80047fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800480a:	d10d      	bne.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	3304      	adds	r3, #4
 8004810:	2102      	movs	r1, #2
 8004812:	4618      	mov	r0, r3
 8004814:	f000 f844 	bl	80048a0 <RCCEx_PLLSAI1_Config>
 8004818:	4603      	mov	r3, r0
 800481a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800481c:	7cfb      	ldrb	r3, [r7, #19]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d014      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004822:	7cfb      	ldrb	r3, [r7, #19]
 8004824:	74bb      	strb	r3, [r7, #18]
 8004826:	e011      	b.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800482c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004830:	d10c      	bne.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	3320      	adds	r3, #32
 8004836:	2102      	movs	r1, #2
 8004838:	4618      	mov	r0, r3
 800483a:	f000 f925 	bl	8004a88 <RCCEx_PLLSAI2_Config>
 800483e:	4603      	mov	r3, r0
 8004840:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004842:	7cfb      	ldrb	r3, [r7, #19]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004848:	7cfb      	ldrb	r3, [r7, #19]
 800484a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d00a      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004858:	4b10      	ldr	r3, [pc, #64]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800485a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800485e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004866:	490d      	ldr	r1, [pc, #52]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004868:	4313      	orrs	r3, r2
 800486a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00b      	beq.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800487a:	4b08      	ldr	r3, [pc, #32]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800487c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004880:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800488a:	4904      	ldr	r1, [pc, #16]	; (800489c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800488c:	4313      	orrs	r3, r2
 800488e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004892:	7cbb      	ldrb	r3, [r7, #18]
}
 8004894:	4618      	mov	r0, r3
 8004896:	3718      	adds	r7, #24
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}
 800489c:	40021000 	.word	0x40021000

080048a0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048aa:	2300      	movs	r3, #0
 80048ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048ae:	4b75      	ldr	r3, [pc, #468]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	f003 0303 	and.w	r3, r3, #3
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d018      	beq.n	80048ec <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80048ba:	4b72      	ldr	r3, [pc, #456]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	f003 0203 	and.w	r2, r3, #3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d10d      	bne.n	80048e6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
       ||
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d009      	beq.n	80048e6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80048d2:	4b6c      	ldr	r3, [pc, #432]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	091b      	lsrs	r3, r3, #4
 80048d8:	f003 0307 	and.w	r3, r3, #7
 80048dc:	1c5a      	adds	r2, r3, #1
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
       ||
 80048e2:	429a      	cmp	r2, r3
 80048e4:	d047      	beq.n	8004976 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	73fb      	strb	r3, [r7, #15]
 80048ea:	e044      	b.n	8004976 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	2b03      	cmp	r3, #3
 80048f2:	d018      	beq.n	8004926 <RCCEx_PLLSAI1_Config+0x86>
 80048f4:	2b03      	cmp	r3, #3
 80048f6:	d825      	bhi.n	8004944 <RCCEx_PLLSAI1_Config+0xa4>
 80048f8:	2b01      	cmp	r3, #1
 80048fa:	d002      	beq.n	8004902 <RCCEx_PLLSAI1_Config+0x62>
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d009      	beq.n	8004914 <RCCEx_PLLSAI1_Config+0x74>
 8004900:	e020      	b.n	8004944 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004902:	4b60      	ldr	r3, [pc, #384]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d11d      	bne.n	800494a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004912:	e01a      	b.n	800494a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004914:	4b5b      	ldr	r3, [pc, #364]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800491c:	2b00      	cmp	r3, #0
 800491e:	d116      	bne.n	800494e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004924:	e013      	b.n	800494e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004926:	4b57      	ldr	r3, [pc, #348]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10f      	bne.n	8004952 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004932:	4b54      	ldr	r3, [pc, #336]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d109      	bne.n	8004952 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004942:	e006      	b.n	8004952 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	73fb      	strb	r3, [r7, #15]
      break;
 8004948:	e004      	b.n	8004954 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800494a:	bf00      	nop
 800494c:	e002      	b.n	8004954 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800494e:	bf00      	nop
 8004950:	e000      	b.n	8004954 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004952:	bf00      	nop
    }

    if(status == HAL_OK)
 8004954:	7bfb      	ldrb	r3, [r7, #15]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d10d      	bne.n	8004976 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800495a:	4b4a      	ldr	r3, [pc, #296]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6819      	ldr	r1, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	3b01      	subs	r3, #1
 800496c:	011b      	lsls	r3, r3, #4
 800496e:	430b      	orrs	r3, r1
 8004970:	4944      	ldr	r1, [pc, #272]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004972:	4313      	orrs	r3, r2
 8004974:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004976:	7bfb      	ldrb	r3, [r7, #15]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d17d      	bne.n	8004a78 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800497c:	4b41      	ldr	r3, [pc, #260]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a40      	ldr	r2, [pc, #256]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004982:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004986:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004988:	f7fd f9ae 	bl	8001ce8 <HAL_GetTick>
 800498c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800498e:	e009      	b.n	80049a4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004990:	f7fd f9aa 	bl	8001ce8 <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	2b02      	cmp	r3, #2
 800499c:	d902      	bls.n	80049a4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	73fb      	strb	r3, [r7, #15]
        break;
 80049a2:	e005      	b.n	80049b0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049a4:	4b37      	ldr	r3, [pc, #220]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d1ef      	bne.n	8004990 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80049b0:	7bfb      	ldrb	r3, [r7, #15]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d160      	bne.n	8004a78 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d111      	bne.n	80049e0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049bc:	4b31      	ldr	r3, [pc, #196]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049be:	691b      	ldr	r3, [r3, #16]
 80049c0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80049c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049c8:	687a      	ldr	r2, [r7, #4]
 80049ca:	6892      	ldr	r2, [r2, #8]
 80049cc:	0211      	lsls	r1, r2, #8
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	68d2      	ldr	r2, [r2, #12]
 80049d2:	0912      	lsrs	r2, r2, #4
 80049d4:	0452      	lsls	r2, r2, #17
 80049d6:	430a      	orrs	r2, r1
 80049d8:	492a      	ldr	r1, [pc, #168]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	610b      	str	r3, [r1, #16]
 80049de:	e027      	b.n	8004a30 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d112      	bne.n	8004a0c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049e6:	4b27      	ldr	r3, [pc, #156]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80049ee:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	6892      	ldr	r2, [r2, #8]
 80049f6:	0211      	lsls	r1, r2, #8
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	6912      	ldr	r2, [r2, #16]
 80049fc:	0852      	lsrs	r2, r2, #1
 80049fe:	3a01      	subs	r2, #1
 8004a00:	0552      	lsls	r2, r2, #21
 8004a02:	430a      	orrs	r2, r1
 8004a04:	491f      	ldr	r1, [pc, #124]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	610b      	str	r3, [r1, #16]
 8004a0a:	e011      	b.n	8004a30 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a0c:	4b1d      	ldr	r3, [pc, #116]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004a14:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	6892      	ldr	r2, [r2, #8]
 8004a1c:	0211      	lsls	r1, r2, #8
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	6952      	ldr	r2, [r2, #20]
 8004a22:	0852      	lsrs	r2, r2, #1
 8004a24:	3a01      	subs	r2, #1
 8004a26:	0652      	lsls	r2, r2, #25
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	4916      	ldr	r1, [pc, #88]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004a30:	4b14      	ldr	r3, [pc, #80]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a13      	ldr	r2, [pc, #76]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a36:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a3a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a3c:	f7fd f954 	bl	8001ce8 <HAL_GetTick>
 8004a40:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a42:	e009      	b.n	8004a58 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a44:	f7fd f950 	bl	8001ce8 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d902      	bls.n	8004a58 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	73fb      	strb	r3, [r7, #15]
          break;
 8004a56:	e005      	b.n	8004a64 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a58:	4b0a      	ldr	r3, [pc, #40]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d0ef      	beq.n	8004a44 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004a64:	7bfb      	ldrb	r3, [r7, #15]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d106      	bne.n	8004a78 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a6a:	4b06      	ldr	r3, [pc, #24]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a6c:	691a      	ldr	r2, [r3, #16]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	699b      	ldr	r3, [r3, #24]
 8004a72:	4904      	ldr	r1, [pc, #16]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	40021000 	.word	0x40021000

08004a88 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a92:	2300      	movs	r3, #0
 8004a94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a96:	4b6a      	ldr	r3, [pc, #424]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	f003 0303 	and.w	r3, r3, #3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d018      	beq.n	8004ad4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004aa2:	4b67      	ldr	r3, [pc, #412]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	f003 0203 	and.w	r2, r3, #3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d10d      	bne.n	8004ace <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
       ||
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d009      	beq.n	8004ace <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004aba:	4b61      	ldr	r3, [pc, #388]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	091b      	lsrs	r3, r3, #4
 8004ac0:	f003 0307 	and.w	r3, r3, #7
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
       ||
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d047      	beq.n	8004b5e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	73fb      	strb	r3, [r7, #15]
 8004ad2:	e044      	b.n	8004b5e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b03      	cmp	r3, #3
 8004ada:	d018      	beq.n	8004b0e <RCCEx_PLLSAI2_Config+0x86>
 8004adc:	2b03      	cmp	r3, #3
 8004ade:	d825      	bhi.n	8004b2c <RCCEx_PLLSAI2_Config+0xa4>
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d002      	beq.n	8004aea <RCCEx_PLLSAI2_Config+0x62>
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d009      	beq.n	8004afc <RCCEx_PLLSAI2_Config+0x74>
 8004ae8:	e020      	b.n	8004b2c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004aea:	4b55      	ldr	r3, [pc, #340]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d11d      	bne.n	8004b32 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004afa:	e01a      	b.n	8004b32 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004afc:	4b50      	ldr	r3, [pc, #320]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d116      	bne.n	8004b36 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b0c:	e013      	b.n	8004b36 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b0e:	4b4c      	ldr	r3, [pc, #304]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d10f      	bne.n	8004b3a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b1a:	4b49      	ldr	r3, [pc, #292]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d109      	bne.n	8004b3a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b2a:	e006      	b.n	8004b3a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b30:	e004      	b.n	8004b3c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b32:	bf00      	nop
 8004b34:	e002      	b.n	8004b3c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b36:	bf00      	nop
 8004b38:	e000      	b.n	8004b3c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b3a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b3c:	7bfb      	ldrb	r3, [r7, #15]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10d      	bne.n	8004b5e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b42:	4b3f      	ldr	r3, [pc, #252]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6819      	ldr	r1, [r3, #0]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	3b01      	subs	r3, #1
 8004b54:	011b      	lsls	r3, r3, #4
 8004b56:	430b      	orrs	r3, r1
 8004b58:	4939      	ldr	r1, [pc, #228]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b5e:	7bfb      	ldrb	r3, [r7, #15]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d167      	bne.n	8004c34 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004b64:	4b36      	ldr	r3, [pc, #216]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a35      	ldr	r2, [pc, #212]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b70:	f7fd f8ba 	bl	8001ce8 <HAL_GetTick>
 8004b74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b76:	e009      	b.n	8004b8c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b78:	f7fd f8b6 	bl	8001ce8 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d902      	bls.n	8004b8c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	73fb      	strb	r3, [r7, #15]
        break;
 8004b8a:	e005      	b.n	8004b98 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b8c:	4b2c      	ldr	r3, [pc, #176]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1ef      	bne.n	8004b78 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b98:	7bfb      	ldrb	r3, [r7, #15]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d14a      	bne.n	8004c34 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d111      	bne.n	8004bc8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ba4:	4b26      	ldr	r3, [pc, #152]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ba6:	695b      	ldr	r3, [r3, #20]
 8004ba8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004bac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	6892      	ldr	r2, [r2, #8]
 8004bb4:	0211      	lsls	r1, r2, #8
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	68d2      	ldr	r2, [r2, #12]
 8004bba:	0912      	lsrs	r2, r2, #4
 8004bbc:	0452      	lsls	r2, r2, #17
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	491f      	ldr	r1, [pc, #124]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	614b      	str	r3, [r1, #20]
 8004bc6:	e011      	b.n	8004bec <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004bc8:	4b1d      	ldr	r3, [pc, #116]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bca:	695b      	ldr	r3, [r3, #20]
 8004bcc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004bd0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6892      	ldr	r2, [r2, #8]
 8004bd8:	0211      	lsls	r1, r2, #8
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	6912      	ldr	r2, [r2, #16]
 8004bde:	0852      	lsrs	r2, r2, #1
 8004be0:	3a01      	subs	r2, #1
 8004be2:	0652      	lsls	r2, r2, #25
 8004be4:	430a      	orrs	r2, r1
 8004be6:	4916      	ldr	r1, [pc, #88]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004bec:	4b14      	ldr	r3, [pc, #80]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a13      	ldr	r2, [pc, #76]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bf8:	f7fd f876 	bl	8001ce8 <HAL_GetTick>
 8004bfc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bfe:	e009      	b.n	8004c14 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004c00:	f7fd f872 	bl	8001ce8 <HAL_GetTick>
 8004c04:	4602      	mov	r2, r0
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	1ad3      	subs	r3, r2, r3
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d902      	bls.n	8004c14 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004c0e:	2303      	movs	r3, #3
 8004c10:	73fb      	strb	r3, [r7, #15]
          break;
 8004c12:	e005      	b.n	8004c20 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004c14:	4b0a      	ldr	r3, [pc, #40]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d0ef      	beq.n	8004c00 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d106      	bne.n	8004c34 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004c26:	4b06      	ldr	r3, [pc, #24]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c28:	695a      	ldr	r2, [r3, #20]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	4904      	ldr	r1, [pc, #16]	; (8004c40 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3710      	adds	r7, #16
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	40021000 	.word	0x40021000

08004c44 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b084      	sub	sp, #16
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e095      	b.n	8004d82 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d108      	bne.n	8004c70 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c66:	d009      	beq.n	8004c7c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	61da      	str	r2, [r3, #28]
 8004c6e:	e005      	b.n	8004c7c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d106      	bne.n	8004c9c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2200      	movs	r2, #0
 8004c92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f7fc fe12 	bl	80018c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2202      	movs	r2, #2
 8004ca0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cb2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004cbc:	d902      	bls.n	8004cc4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	60fb      	str	r3, [r7, #12]
 8004cc2:	e002      	b.n	8004cca <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004cc8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004cd2:	d007      	beq.n	8004ce4 <HAL_SPI_Init+0xa0>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004cdc:	d002      	beq.n	8004ce4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004cf4:	431a      	orrs	r2, r3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	691b      	ldr	r3, [r3, #16]
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	431a      	orrs	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	431a      	orrs	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	699b      	ldr	r3, [r3, #24]
 8004d0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d12:	431a      	orrs	r2, r3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	69db      	ldr	r3, [r3, #28]
 8004d18:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d1c:	431a      	orrs	r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d26:	ea42 0103 	orr.w	r1, r2, r3
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d2e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	430a      	orrs	r2, r1
 8004d38:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	0c1b      	lsrs	r3, r3, #16
 8004d40:	f003 0204 	and.w	r2, r3, #4
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d48:	f003 0310 	and.w	r3, r3, #16
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d52:	f003 0308 	and.w	r3, r3, #8
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	68db      	ldr	r3, [r3, #12]
 8004d5c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004d60:	ea42 0103 	orr.w	r1, r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b088      	sub	sp, #32
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	60f8      	str	r0, [r7, #12]
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	603b      	str	r3, [r7, #0]
 8004d96:	4613      	mov	r3, r2
 8004d98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d101      	bne.n	8004dac <HAL_SPI_Transmit+0x22>
 8004da8:	2302      	movs	r3, #2
 8004daa:	e15f      	b.n	800506c <HAL_SPI_Transmit+0x2e2>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004db4:	f7fc ff98 	bl	8001ce8 <HAL_GetTick>
 8004db8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004dba:	88fb      	ldrh	r3, [r7, #6]
 8004dbc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d002      	beq.n	8004dd0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004dca:	2302      	movs	r3, #2
 8004dcc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004dce:	e148      	b.n	8005062 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d002      	beq.n	8004ddc <HAL_SPI_Transmit+0x52>
 8004dd6:	88fb      	ldrh	r3, [r7, #6]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d102      	bne.n	8004de2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004de0:	e13f      	b.n	8005062 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2203      	movs	r2, #3
 8004de6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2200      	movs	r2, #0
 8004dee:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	88fa      	ldrh	r2, [r7, #6]
 8004dfa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	88fa      	ldrh	r2, [r7, #6]
 8004e00:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	2200      	movs	r2, #0
 8004e06:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2200      	movs	r2, #0
 8004e22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e2c:	d10f      	bne.n	8004e4e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e3c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e4c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e58:	2b40      	cmp	r3, #64	; 0x40
 8004e5a:	d007      	beq.n	8004e6c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e6a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004e74:	d94f      	bls.n	8004f16 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d002      	beq.n	8004e84 <HAL_SPI_Transmit+0xfa>
 8004e7e:	8afb      	ldrh	r3, [r7, #22]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d142      	bne.n	8004f0a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e88:	881a      	ldrh	r2, [r3, #0]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e94:	1c9a      	adds	r2, r3, #2
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004ea8:	e02f      	b.n	8004f0a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d112      	bne.n	8004ede <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ebc:	881a      	ldrh	r2, [r3, #0]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec8:	1c9a      	adds	r2, r3, #2
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004edc:	e015      	b.n	8004f0a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ede:	f7fc ff03 	bl	8001ce8 <HAL_GetTick>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	683a      	ldr	r2, [r7, #0]
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d803      	bhi.n	8004ef6 <HAL_SPI_Transmit+0x16c>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ef4:	d102      	bne.n	8004efc <HAL_SPI_Transmit+0x172>
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d106      	bne.n	8004f0a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8004f08:	e0ab      	b.n	8005062 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1ca      	bne.n	8004eaa <HAL_SPI_Transmit+0x120>
 8004f14:	e080      	b.n	8005018 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d002      	beq.n	8004f24 <HAL_SPI_Transmit+0x19a>
 8004f1e:	8afb      	ldrh	r3, [r7, #22]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d174      	bne.n	800500e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d912      	bls.n	8004f54 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f32:	881a      	ldrh	r2, [r3, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f3e:	1c9a      	adds	r2, r3, #2
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	3b02      	subs	r3, #2
 8004f4c:	b29a      	uxth	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f52:	e05c      	b.n	800500e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	330c      	adds	r3, #12
 8004f5e:	7812      	ldrb	r2, [r2, #0]
 8004f60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f66:	1c5a      	adds	r2, r3, #1
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	3b01      	subs	r3, #1
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004f7a:	e048      	b.n	800500e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	689b      	ldr	r3, [r3, #8]
 8004f82:	f003 0302 	and.w	r3, r3, #2
 8004f86:	2b02      	cmp	r3, #2
 8004f88:	d12b      	bne.n	8004fe2 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d912      	bls.n	8004fba <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f98:	881a      	ldrh	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fa4:	1c9a      	adds	r2, r3, #2
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	3b02      	subs	r3, #2
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fb8:	e029      	b.n	800500e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	7812      	ldrb	r2, [r2, #0]
 8004fc6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fcc:	1c5a      	adds	r2, r3, #1
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fe0:	e015      	b.n	800500e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004fe2:	f7fc fe81 	bl	8001ce8 <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	683a      	ldr	r2, [r7, #0]
 8004fee:	429a      	cmp	r2, r3
 8004ff0:	d803      	bhi.n	8004ffa <HAL_SPI_Transmit+0x270>
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ff8:	d102      	bne.n	8005000 <HAL_SPI_Transmit+0x276>
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d106      	bne.n	800500e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005000:	2303      	movs	r3, #3
 8005002:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800500c:	e029      	b.n	8005062 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005012:	b29b      	uxth	r3, r3
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1b1      	bne.n	8004f7c <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005018:	69ba      	ldr	r2, [r7, #24]
 800501a:	6839      	ldr	r1, [r7, #0]
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 fb77 	bl	8005710 <SPI_EndRxTxTransaction>
 8005022:	4603      	mov	r3, r0
 8005024:	2b00      	cmp	r3, #0
 8005026:	d002      	beq.n	800502e <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2220      	movs	r2, #32
 800502c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10a      	bne.n	800504c <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005036:	2300      	movs	r3, #0
 8005038:	613b      	str	r3, [r7, #16]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	68db      	ldr	r3, [r3, #12]
 8005040:	613b      	str	r3, [r7, #16]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	613b      	str	r3, [r7, #16]
 800504a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005050:	2b00      	cmp	r3, #0
 8005052:	d002      	beq.n	800505a <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	77fb      	strb	r3, [r7, #31]
 8005058:	e003      	b.n	8005062 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800506a:	7ffb      	ldrb	r3, [r7, #31]
}
 800506c:	4618      	mov	r0, r3
 800506e:	3720      	adds	r7, #32
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b08a      	sub	sp, #40	; 0x28
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
 8005080:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005082:	2301      	movs	r3, #1
 8005084:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005086:	2300      	movs	r3, #0
 8005088:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005092:	2b01      	cmp	r3, #1
 8005094:	d101      	bne.n	800509a <HAL_SPI_TransmitReceive+0x26>
 8005096:	2302      	movs	r3, #2
 8005098:	e20a      	b.n	80054b0 <HAL_SPI_TransmitReceive+0x43c>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2201      	movs	r2, #1
 800509e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050a2:	f7fc fe21 	bl	8001ce8 <HAL_GetTick>
 80050a6:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80050ae:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80050b6:	887b      	ldrh	r3, [r7, #2]
 80050b8:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80050ba:	887b      	ldrh	r3, [r7, #2]
 80050bc:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80050be:	7efb      	ldrb	r3, [r7, #27]
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d00e      	beq.n	80050e2 <HAL_SPI_TransmitReceive+0x6e>
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050ca:	d106      	bne.n	80050da <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d102      	bne.n	80050da <HAL_SPI_TransmitReceive+0x66>
 80050d4:	7efb      	ldrb	r3, [r7, #27]
 80050d6:	2b04      	cmp	r3, #4
 80050d8:	d003      	beq.n	80050e2 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80050da:	2302      	movs	r3, #2
 80050dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80050e0:	e1e0      	b.n	80054a4 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d005      	beq.n	80050f4 <HAL_SPI_TransmitReceive+0x80>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <HAL_SPI_TransmitReceive+0x80>
 80050ee:	887b      	ldrh	r3, [r7, #2]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d103      	bne.n	80050fc <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80050fa:	e1d3      	b.n	80054a4 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b04      	cmp	r3, #4
 8005106:	d003      	beq.n	8005110 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2205      	movs	r2, #5
 800510c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	887a      	ldrh	r2, [r7, #2]
 8005120:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	887a      	ldrh	r2, [r7, #2]
 8005128:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	887a      	ldrh	r2, [r7, #2]
 8005136:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	887a      	ldrh	r2, [r7, #2]
 800513c:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2200      	movs	r2, #0
 8005148:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005152:	d802      	bhi.n	800515a <HAL_SPI_TransmitReceive+0xe6>
 8005154:	8a3b      	ldrh	r3, [r7, #16]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d908      	bls.n	800516c <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	685a      	ldr	r2, [r3, #4]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005168:	605a      	str	r2, [r3, #4]
 800516a:	e007      	b.n	800517c <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685a      	ldr	r2, [r3, #4]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800517a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005186:	2b40      	cmp	r3, #64	; 0x40
 8005188:	d007      	beq.n	800519a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005198:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80051a2:	f240 8081 	bls.w	80052a8 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <HAL_SPI_TransmitReceive+0x140>
 80051ae:	8a7b      	ldrh	r3, [r7, #18]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d16d      	bne.n	8005290 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b8:	881a      	ldrh	r2, [r3, #0]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c4:	1c9a      	adds	r2, r3, #2
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	3b01      	subs	r3, #1
 80051d2:	b29a      	uxth	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051d8:	e05a      	b.n	8005290 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f003 0302 	and.w	r3, r3, #2
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d11b      	bne.n	8005220 <HAL_SPI_TransmitReceive+0x1ac>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051ec:	b29b      	uxth	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d016      	beq.n	8005220 <HAL_SPI_TransmitReceive+0x1ac>
 80051f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d113      	bne.n	8005220 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fc:	881a      	ldrh	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005208:	1c9a      	adds	r2, r3, #2
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005212:	b29b      	uxth	r3, r3
 8005214:	3b01      	subs	r3, #1
 8005216:	b29a      	uxth	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f003 0301 	and.w	r3, r3, #1
 800522a:	2b01      	cmp	r3, #1
 800522c:	d11c      	bne.n	8005268 <HAL_SPI_TransmitReceive+0x1f4>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005234:	b29b      	uxth	r3, r3
 8005236:	2b00      	cmp	r3, #0
 8005238:	d016      	beq.n	8005268 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005244:	b292      	uxth	r2, r2
 8005246:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524c:	1c9a      	adds	r2, r3, #2
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005258:	b29b      	uxth	r3, r3
 800525a:	3b01      	subs	r3, #1
 800525c:	b29a      	uxth	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005264:	2301      	movs	r3, #1
 8005266:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005268:	f7fc fd3e 	bl	8001ce8 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005274:	429a      	cmp	r2, r3
 8005276:	d80b      	bhi.n	8005290 <HAL_SPI_TransmitReceive+0x21c>
 8005278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800527a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800527e:	d007      	beq.n	8005290 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800528e:	e109      	b.n	80054a4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005294:	b29b      	uxth	r3, r3
 8005296:	2b00      	cmp	r3, #0
 8005298:	d19f      	bne.n	80051da <HAL_SPI_TransmitReceive+0x166>
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d199      	bne.n	80051da <HAL_SPI_TransmitReceive+0x166>
 80052a6:	e0e3      	b.n	8005470 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d003      	beq.n	80052b8 <HAL_SPI_TransmitReceive+0x244>
 80052b0:	8a7b      	ldrh	r3, [r7, #18]
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	f040 80cf 	bne.w	8005456 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052bc:	b29b      	uxth	r3, r3
 80052be:	2b01      	cmp	r3, #1
 80052c0:	d912      	bls.n	80052e8 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052c6:	881a      	ldrh	r2, [r3, #0]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d2:	1c9a      	adds	r2, r3, #2
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052dc:	b29b      	uxth	r3, r3
 80052de:	3b02      	subs	r3, #2
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80052e6:	e0b6      	b.n	8005456 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	330c      	adds	r3, #12
 80052f2:	7812      	ldrb	r2, [r2, #0]
 80052f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052fa:	1c5a      	adds	r2, r3, #1
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005304:	b29b      	uxth	r3, r3
 8005306:	3b01      	subs	r3, #1
 8005308:	b29a      	uxth	r2, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800530e:	e0a2      	b.n	8005456 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 0302 	and.w	r3, r3, #2
 800531a:	2b02      	cmp	r3, #2
 800531c:	d134      	bne.n	8005388 <HAL_SPI_TransmitReceive+0x314>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005322:	b29b      	uxth	r3, r3
 8005324:	2b00      	cmp	r3, #0
 8005326:	d02f      	beq.n	8005388 <HAL_SPI_TransmitReceive+0x314>
 8005328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532a:	2b01      	cmp	r3, #1
 800532c:	d12c      	bne.n	8005388 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005332:	b29b      	uxth	r3, r3
 8005334:	2b01      	cmp	r3, #1
 8005336:	d912      	bls.n	800535e <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800533c:	881a      	ldrh	r2, [r3, #0]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005348:	1c9a      	adds	r2, r3, #2
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005352:	b29b      	uxth	r3, r3
 8005354:	3b02      	subs	r3, #2
 8005356:	b29a      	uxth	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800535c:	e012      	b.n	8005384 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	330c      	adds	r3, #12
 8005368:	7812      	ldrb	r2, [r2, #0]
 800536a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800537a:	b29b      	uxth	r3, r3
 800537c:	3b01      	subs	r3, #1
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b01      	cmp	r3, #1
 8005394:	d148      	bne.n	8005428 <HAL_SPI_TransmitReceive+0x3b4>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800539c:	b29b      	uxth	r3, r3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d042      	beq.n	8005428 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d923      	bls.n	80053f6 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	68da      	ldr	r2, [r3, #12]
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b8:	b292      	uxth	r2, r2
 80053ba:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c0:	1c9a      	adds	r2, r3, #2
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	3b02      	subs	r3, #2
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80053de:	b29b      	uxth	r3, r3
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d81f      	bhi.n	8005424 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	685a      	ldr	r2, [r3, #4]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80053f2:	605a      	str	r2, [r3, #4]
 80053f4:	e016      	b.n	8005424 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f103 020c 	add.w	r2, r3, #12
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005402:	7812      	ldrb	r2, [r2, #0]
 8005404:	b2d2      	uxtb	r2, r2
 8005406:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800540c:	1c5a      	adds	r2, r3, #1
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005418:	b29b      	uxth	r3, r3
 800541a:	3b01      	subs	r3, #1
 800541c:	b29a      	uxth	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005424:	2301      	movs	r3, #1
 8005426:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005428:	f7fc fc5e 	bl	8001ce8 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005434:	429a      	cmp	r2, r3
 8005436:	d803      	bhi.n	8005440 <HAL_SPI_TransmitReceive+0x3cc>
 8005438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800543e:	d102      	bne.n	8005446 <HAL_SPI_TransmitReceive+0x3d2>
 8005440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005442:	2b00      	cmp	r3, #0
 8005444:	d107      	bne.n	8005456 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8005454:	e026      	b.n	80054a4 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800545a:	b29b      	uxth	r3, r3
 800545c:	2b00      	cmp	r3, #0
 800545e:	f47f af57 	bne.w	8005310 <HAL_SPI_TransmitReceive+0x29c>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005468:	b29b      	uxth	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	f47f af50 	bne.w	8005310 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005470:	69fa      	ldr	r2, [r7, #28]
 8005472:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005474:	68f8      	ldr	r0, [r7, #12]
 8005476:	f000 f94b 	bl	8005710 <SPI_EndRxTxTransaction>
 800547a:	4603      	mov	r3, r0
 800547c:	2b00      	cmp	r3, #0
 800547e:	d005      	beq.n	800548c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2220      	movs	r2, #32
 800548a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005490:	2b00      	cmp	r3, #0
 8005492:	d003      	beq.n	800549c <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800549a:	e003      	b.n	80054a4 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80054ac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3728      	adds	r7, #40	; 0x28
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}

080054b8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054c6:	b2db      	uxtb	r3, r3
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	370c      	adds	r7, #12
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af00      	add	r7, sp, #0
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	60b9      	str	r1, [r7, #8]
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	4613      	mov	r3, r2
 80054e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80054e4:	f7fc fc00 	bl	8001ce8 <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ec:	1a9b      	subs	r3, r3, r2
 80054ee:	683a      	ldr	r2, [r7, #0]
 80054f0:	4413      	add	r3, r2
 80054f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80054f4:	f7fc fbf8 	bl	8001ce8 <HAL_GetTick>
 80054f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80054fa:	4b39      	ldr	r3, [pc, #228]	; (80055e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	015b      	lsls	r3, r3, #5
 8005500:	0d1b      	lsrs	r3, r3, #20
 8005502:	69fa      	ldr	r2, [r7, #28]
 8005504:	fb02 f303 	mul.w	r3, r2, r3
 8005508:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800550a:	e054      	b.n	80055b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005512:	d050      	beq.n	80055b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005514:	f7fc fbe8 	bl	8001ce8 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	429a      	cmp	r2, r3
 8005522:	d902      	bls.n	800552a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d13d      	bne.n	80055a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005538:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005542:	d111      	bne.n	8005568 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800554c:	d004      	beq.n	8005558 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005556:	d107      	bne.n	8005568 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005566:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005570:	d10f      	bne.n	8005592 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005580:	601a      	str	r2, [r3, #0]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005590:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e017      	b.n	80055d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d101      	bne.n	80055b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	689a      	ldr	r2, [r3, #8]
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	4013      	ands	r3, r2
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	429a      	cmp	r2, r3
 80055c4:	bf0c      	ite	eq
 80055c6:	2301      	moveq	r3, #1
 80055c8:	2300      	movne	r3, #0
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	461a      	mov	r2, r3
 80055ce:	79fb      	ldrb	r3, [r7, #7]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d19b      	bne.n	800550c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3720      	adds	r7, #32
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	20000000 	.word	0x20000000

080055e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b08a      	sub	sp, #40	; 0x28
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	60b9      	str	r1, [r7, #8]
 80055ee:	607a      	str	r2, [r7, #4]
 80055f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80055f2:	2300      	movs	r3, #0
 80055f4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80055f6:	f7fc fb77 	bl	8001ce8 <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055fe:	1a9b      	subs	r3, r3, r2
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	4413      	add	r3, r2
 8005604:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005606:	f7fc fb6f 	bl	8001ce8 <HAL_GetTick>
 800560a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	330c      	adds	r3, #12
 8005612:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005614:	4b3d      	ldr	r3, [pc, #244]	; (800570c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	4613      	mov	r3, r2
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	4413      	add	r3, r2
 800561e:	00da      	lsls	r2, r3, #3
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	0d1b      	lsrs	r3, r3, #20
 8005624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005626:	fb02 f303 	mul.w	r3, r2, r3
 800562a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800562c:	e060      	b.n	80056f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005634:	d107      	bne.n	8005646 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d104      	bne.n	8005646 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	781b      	ldrb	r3, [r3, #0]
 8005640:	b2db      	uxtb	r3, r3
 8005642:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005644:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800564c:	d050      	beq.n	80056f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800564e:	f7fc fb4b 	bl	8001ce8 <HAL_GetTick>
 8005652:	4602      	mov	r2, r0
 8005654:	6a3b      	ldr	r3, [r7, #32]
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800565a:	429a      	cmp	r2, r3
 800565c:	d902      	bls.n	8005664 <SPI_WaitFifoStateUntilTimeout+0x80>
 800565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005660:	2b00      	cmp	r3, #0
 8005662:	d13d      	bne.n	80056e0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005672:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800567c:	d111      	bne.n	80056a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	689b      	ldr	r3, [r3, #8]
 8005682:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005686:	d004      	beq.n	8005692 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005690:	d107      	bne.n	80056a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056aa:	d10f      	bne.n	80056cc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056ba:	601a      	str	r2, [r3, #0]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2200      	movs	r2, #0
 80056d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e010      	b.n	8005702 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d101      	bne.n	80056ea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80056e6:	2300      	movs	r3, #0
 80056e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	3b01      	subs	r3, #1
 80056ee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	689a      	ldr	r2, [r3, #8]
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	4013      	ands	r3, r2
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d196      	bne.n	800562e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3728      	adds	r7, #40	; 0x28
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	20000000 	.word	0x20000000

08005710 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b086      	sub	sp, #24
 8005714:	af02      	add	r7, sp, #8
 8005716:	60f8      	str	r0, [r7, #12]
 8005718:	60b9      	str	r1, [r7, #8]
 800571a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	9300      	str	r3, [sp, #0]
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	2200      	movs	r2, #0
 8005724:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005728:	68f8      	ldr	r0, [r7, #12]
 800572a:	f7ff ff5b 	bl	80055e4 <SPI_WaitFifoStateUntilTimeout>
 800572e:	4603      	mov	r3, r0
 8005730:	2b00      	cmp	r3, #0
 8005732:	d007      	beq.n	8005744 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005738:	f043 0220 	orr.w	r2, r3, #32
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e027      	b.n	8005794 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2200      	movs	r2, #0
 800574c:	2180      	movs	r1, #128	; 0x80
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f7ff fec0 	bl	80054d4 <SPI_WaitFlagStateUntilTimeout>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d007      	beq.n	800576a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800575e:	f043 0220 	orr.w	r2, r3, #32
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e014      	b.n	8005794 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	9300      	str	r3, [sp, #0]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	2200      	movs	r2, #0
 8005772:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005776:	68f8      	ldr	r0, [r7, #12]
 8005778:	f7ff ff34 	bl	80055e4 <SPI_WaitFifoStateUntilTimeout>
 800577c:	4603      	mov	r3, r0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d007      	beq.n	8005792 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005786:	f043 0220 	orr.w	r2, r3, #32
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e000      	b.n	8005794 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3710      	adds	r7, #16
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800579c:	b084      	sub	sp, #16
 800579e:	b580      	push	{r7, lr}
 80057a0:	b084      	sub	sp, #16
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
 80057a6:	f107 001c 	add.w	r0, r7, #28
 80057aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f001 fa1c 	bl	8006bf8 <USB_CoreReset>
 80057c0:	4603      	mov	r3, r0
 80057c2:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80057c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d106      	bne.n	80057d8 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ce:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	639a      	str	r2, [r3, #56]	; 0x38
 80057d6:	e005      	b.n	80057e4 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057dc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80057f0:	b004      	add	sp, #16
 80057f2:	4770      	bx	lr

080057f4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b087      	sub	sp, #28
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	4613      	mov	r3, r2
 8005800:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005802:	79fb      	ldrb	r3, [r7, #7]
 8005804:	2b02      	cmp	r3, #2
 8005806:	d165      	bne.n	80058d4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	4a3e      	ldr	r2, [pc, #248]	; (8005904 <USB_SetTurnaroundTime+0x110>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d906      	bls.n	800581e <USB_SetTurnaroundTime+0x2a>
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	4a3d      	ldr	r2, [pc, #244]	; (8005908 <USB_SetTurnaroundTime+0x114>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d202      	bcs.n	800581e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005818:	230f      	movs	r3, #15
 800581a:	617b      	str	r3, [r7, #20]
 800581c:	e05c      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	4a39      	ldr	r2, [pc, #228]	; (8005908 <USB_SetTurnaroundTime+0x114>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d306      	bcc.n	8005834 <USB_SetTurnaroundTime+0x40>
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	4a38      	ldr	r2, [pc, #224]	; (800590c <USB_SetTurnaroundTime+0x118>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d202      	bcs.n	8005834 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800582e:	230e      	movs	r3, #14
 8005830:	617b      	str	r3, [r7, #20]
 8005832:	e051      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	4a35      	ldr	r2, [pc, #212]	; (800590c <USB_SetTurnaroundTime+0x118>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d306      	bcc.n	800584a <USB_SetTurnaroundTime+0x56>
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	4a34      	ldr	r2, [pc, #208]	; (8005910 <USB_SetTurnaroundTime+0x11c>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d202      	bcs.n	800584a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005844:	230d      	movs	r3, #13
 8005846:	617b      	str	r3, [r7, #20]
 8005848:	e046      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	4a30      	ldr	r2, [pc, #192]	; (8005910 <USB_SetTurnaroundTime+0x11c>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d306      	bcc.n	8005860 <USB_SetTurnaroundTime+0x6c>
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	4a2f      	ldr	r2, [pc, #188]	; (8005914 <USB_SetTurnaroundTime+0x120>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d802      	bhi.n	8005860 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800585a:	230c      	movs	r3, #12
 800585c:	617b      	str	r3, [r7, #20]
 800585e:	e03b      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	4a2c      	ldr	r2, [pc, #176]	; (8005914 <USB_SetTurnaroundTime+0x120>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d906      	bls.n	8005876 <USB_SetTurnaroundTime+0x82>
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	4a2b      	ldr	r2, [pc, #172]	; (8005918 <USB_SetTurnaroundTime+0x124>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d802      	bhi.n	8005876 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005870:	230b      	movs	r3, #11
 8005872:	617b      	str	r3, [r7, #20]
 8005874:	e030      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	4a27      	ldr	r2, [pc, #156]	; (8005918 <USB_SetTurnaroundTime+0x124>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d906      	bls.n	800588c <USB_SetTurnaroundTime+0x98>
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	4a26      	ldr	r2, [pc, #152]	; (800591c <USB_SetTurnaroundTime+0x128>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d802      	bhi.n	800588c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005886:	230a      	movs	r3, #10
 8005888:	617b      	str	r3, [r7, #20]
 800588a:	e025      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	4a23      	ldr	r2, [pc, #140]	; (800591c <USB_SetTurnaroundTime+0x128>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d906      	bls.n	80058a2 <USB_SetTurnaroundTime+0xae>
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	4a22      	ldr	r2, [pc, #136]	; (8005920 <USB_SetTurnaroundTime+0x12c>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d202      	bcs.n	80058a2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800589c:	2309      	movs	r3, #9
 800589e:	617b      	str	r3, [r7, #20]
 80058a0:	e01a      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	4a1e      	ldr	r2, [pc, #120]	; (8005920 <USB_SetTurnaroundTime+0x12c>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d306      	bcc.n	80058b8 <USB_SetTurnaroundTime+0xc4>
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	4a1d      	ldr	r2, [pc, #116]	; (8005924 <USB_SetTurnaroundTime+0x130>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d802      	bhi.n	80058b8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80058b2:	2308      	movs	r3, #8
 80058b4:	617b      	str	r3, [r7, #20]
 80058b6:	e00f      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	4a1a      	ldr	r2, [pc, #104]	; (8005924 <USB_SetTurnaroundTime+0x130>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d906      	bls.n	80058ce <USB_SetTurnaroundTime+0xda>
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	4a19      	ldr	r2, [pc, #100]	; (8005928 <USB_SetTurnaroundTime+0x134>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d202      	bcs.n	80058ce <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80058c8:	2307      	movs	r3, #7
 80058ca:	617b      	str	r3, [r7, #20]
 80058cc:	e004      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80058ce:	2306      	movs	r3, #6
 80058d0:	617b      	str	r3, [r7, #20]
 80058d2:	e001      	b.n	80058d8 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80058d4:	2309      	movs	r3, #9
 80058d6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	68da      	ldr	r2, [r3, #12]
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	029b      	lsls	r3, r3, #10
 80058ec:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80058f0:	431a      	orrs	r2, r3
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80058f6:	2300      	movs	r3, #0
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	371c      	adds	r7, #28
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr
 8005904:	00d8acbf 	.word	0x00d8acbf
 8005908:	00e4e1c0 	.word	0x00e4e1c0
 800590c:	00f42400 	.word	0x00f42400
 8005910:	01067380 	.word	0x01067380
 8005914:	011a499f 	.word	0x011a499f
 8005918:	01312cff 	.word	0x01312cff
 800591c:	014ca43f 	.word	0x014ca43f
 8005920:	016e3600 	.word	0x016e3600
 8005924:	01a6ab1f 	.word	0x01a6ab1f
 8005928:	01e84800 	.word	0x01e84800

0800592c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800592c:	b480      	push	{r7}
 800592e:	b083      	sub	sp, #12
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	f043 0201 	orr.w	r2, r3, #1
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	370c      	adds	r7, #12
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr

0800594e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800594e:	b480      	push	{r7}
 8005950:	b083      	sub	sp, #12
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f023 0201 	bic.w	r2, r3, #1
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005962:	2300      	movs	r3, #0
}
 8005964:	4618      	mov	r0, r3
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596e:	4770      	bx	lr

08005970 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	460b      	mov	r3, r1
 800597a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800597c:	2300      	movs	r3, #0
 800597e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800598c:	78fb      	ldrb	r3, [r7, #3]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d115      	bne.n	80059be <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800599e:	2001      	movs	r0, #1
 80059a0:	f7fc f9ae 	bl	8001d00 <HAL_Delay>
      ms++;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	3301      	adds	r3, #1
 80059a8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f001 f8ab 	bl	8006b06 <USB_GetMode>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d01e      	beq.n	80059f4 <USB_SetCurrentMode+0x84>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2b31      	cmp	r3, #49	; 0x31
 80059ba:	d9f0      	bls.n	800599e <USB_SetCurrentMode+0x2e>
 80059bc:	e01a      	b.n	80059f4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80059be:	78fb      	ldrb	r3, [r7, #3]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d115      	bne.n	80059f0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80059d0:	2001      	movs	r0, #1
 80059d2:	f7fc f995 	bl	8001d00 <HAL_Delay>
      ms++;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	3301      	adds	r3, #1
 80059da:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f001 f892 	bl	8006b06 <USB_GetMode>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d005      	beq.n	80059f4 <USB_SetCurrentMode+0x84>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2b31      	cmp	r3, #49	; 0x31
 80059ec:	d9f0      	bls.n	80059d0 <USB_SetCurrentMode+0x60>
 80059ee:	e001      	b.n	80059f4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e005      	b.n	8005a00 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2b32      	cmp	r3, #50	; 0x32
 80059f8:	d101      	bne.n	80059fe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e000      	b.n	8005a00 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80059fe:	2300      	movs	r3, #0
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3710      	adds	r7, #16
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a08:	b084      	sub	sp, #16
 8005a0a:	b580      	push	{r7, lr}
 8005a0c:	b086      	sub	sp, #24
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]
 8005a12:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005a16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005a22:	2300      	movs	r3, #0
 8005a24:	613b      	str	r3, [r7, #16]
 8005a26:	e009      	b.n	8005a3c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	3340      	adds	r3, #64	; 0x40
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4413      	add	r3, r2
 8005a32:	2200      	movs	r2, #0
 8005a34:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	3301      	adds	r3, #1
 8005a3a:	613b      	str	r3, [r7, #16]
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	2b0e      	cmp	r3, #14
 8005a40:	d9f2      	bls.n	8005a28 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d11c      	bne.n	8005a82 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a56:	f043 0302 	orr.w	r3, r3, #2
 8005a5a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a60:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	601a      	str	r2, [r3, #0]
 8005a80:	e005      	b.n	8005a8e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a86:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005a94:	461a      	mov	r2, r3
 8005a96:	2300      	movs	r3, #0
 8005a98:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005a9a:	2103      	movs	r1, #3
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f000 f959 	bl	8005d54 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005aa2:	2110      	movs	r1, #16
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f8f1 	bl	8005c8c <USB_FlushTxFifo>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d001      	beq.n	8005ab4 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 f91d 	bl	8005cf4 <USB_FlushRxFifo>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d001      	beq.n	8005ac4 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005aca:	461a      	mov	r2, r3
 8005acc:	2300      	movs	r3, #0
 8005ace:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	2300      	movs	r3, #0
 8005ada:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ae8:	2300      	movs	r3, #0
 8005aea:	613b      	str	r3, [r7, #16]
 8005aec:	e043      	b.n	8005b76 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	015a      	lsls	r2, r3, #5
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	4413      	add	r3, r2
 8005af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b00:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b04:	d118      	bne.n	8005b38 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10a      	bne.n	8005b22 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005b0c:	693b      	ldr	r3, [r7, #16]
 8005b0e:	015a      	lsls	r2, r3, #5
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4413      	add	r3, r2
 8005b14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b18:	461a      	mov	r2, r3
 8005b1a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005b1e:	6013      	str	r3, [r2, #0]
 8005b20:	e013      	b.n	8005b4a <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	015a      	lsls	r2, r3, #5
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	4413      	add	r3, r2
 8005b2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b2e:	461a      	mov	r2, r3
 8005b30:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005b34:	6013      	str	r3, [r2, #0]
 8005b36:	e008      	b.n	8005b4a <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	015a      	lsls	r2, r3, #5
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	4413      	add	r3, r2
 8005b40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b44:	461a      	mov	r2, r3
 8005b46:	2300      	movs	r3, #0
 8005b48:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	015a      	lsls	r2, r3, #5
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4413      	add	r3, r2
 8005b52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b56:	461a      	mov	r2, r3
 8005b58:	2300      	movs	r3, #0
 8005b5a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	015a      	lsls	r2, r3, #5
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	4413      	add	r3, r2
 8005b64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b68:	461a      	mov	r2, r3
 8005b6a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b6e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	3301      	adds	r3, #1
 8005b74:	613b      	str	r3, [r7, #16]
 8005b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b78:	693a      	ldr	r2, [r7, #16]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d3b7      	bcc.n	8005aee <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b7e:	2300      	movs	r3, #0
 8005b80:	613b      	str	r3, [r7, #16]
 8005b82:	e043      	b.n	8005c0c <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	015a      	lsls	r2, r3, #5
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	4413      	add	r3, r2
 8005b8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b96:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b9a:	d118      	bne.n	8005bce <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d10a      	bne.n	8005bb8 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	015a      	lsls	r2, r3, #5
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	4413      	add	r3, r2
 8005baa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005bb4:	6013      	str	r3, [r2, #0]
 8005bb6:	e013      	b.n	8005be0 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	015a      	lsls	r2, r3, #5
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005bca:	6013      	str	r3, [r2, #0]
 8005bcc:	e008      	b.n	8005be0 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	015a      	lsls	r2, r3, #5
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bda:	461a      	mov	r2, r3
 8005bdc:	2300      	movs	r3, #0
 8005bde:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	015a      	lsls	r2, r3, #5
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	4413      	add	r3, r2
 8005be8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bec:	461a      	mov	r2, r3
 8005bee:	2300      	movs	r3, #0
 8005bf0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	015a      	lsls	r2, r3, #5
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	4413      	add	r3, r2
 8005bfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bfe:	461a      	mov	r2, r3
 8005c00:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c04:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	3301      	adds	r3, #1
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d3b7      	bcc.n	8005b84 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c26:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005c34:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	f043 0210 	orr.w	r2, r3, #16
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	699a      	ldr	r2, [r3, #24]
 8005c46:	4b10      	ldr	r3, [pc, #64]	; (8005c88 <USB_DevInit+0x280>)
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005c4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d005      	beq.n	8005c60 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	699b      	ldr	r3, [r3, #24]
 8005c58:	f043 0208 	orr.w	r2, r3, #8
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005c60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d107      	bne.n	8005c76 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c6e:	f043 0304 	orr.w	r3, r3, #4
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3718      	adds	r7, #24
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c82:	b004      	add	sp, #16
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	803c3800 	.word	0x803c3800

08005c8c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b085      	sub	sp, #20
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005c96:	2300      	movs	r3, #0
 8005c98:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	4a13      	ldr	r2, [pc, #76]	; (8005cf0 <USB_FlushTxFifo+0x64>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d901      	bls.n	8005cac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	e01b      	b.n	8005ce4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	daf2      	bge.n	8005c9a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	019b      	lsls	r3, r3, #6
 8005cbc:	f043 0220 	orr.w	r2, r3, #32
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	3301      	adds	r3, #1
 8005cc8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	4a08      	ldr	r2, [pc, #32]	; (8005cf0 <USB_FlushTxFifo+0x64>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d901      	bls.n	8005cd6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e006      	b.n	8005ce4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	f003 0320 	and.w	r3, r3, #32
 8005cde:	2b20      	cmp	r3, #32
 8005ce0:	d0f0      	beq.n	8005cc4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005ce2:	2300      	movs	r3, #0
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3714      	adds	r7, #20
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr
 8005cf0:	00030d40 	.word	0x00030d40

08005cf4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	3301      	adds	r3, #1
 8005d04:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	4a11      	ldr	r2, [pc, #68]	; (8005d50 <USB_FlushRxFifo+0x5c>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d901      	bls.n	8005d12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e018      	b.n	8005d44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	daf2      	bge.n	8005d00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2210      	movs	r2, #16
 8005d22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	3301      	adds	r3, #1
 8005d28:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	4a08      	ldr	r2, [pc, #32]	; (8005d50 <USB_FlushRxFifo+0x5c>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d901      	bls.n	8005d36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e006      	b.n	8005d44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	691b      	ldr	r3, [r3, #16]
 8005d3a:	f003 0310 	and.w	r3, r3, #16
 8005d3e:	2b10      	cmp	r3, #16
 8005d40:	d0f0      	beq.n	8005d24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005d42:	2300      	movs	r3, #0
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	3714      	adds	r7, #20
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr
 8005d50:	00030d40 	.word	0x00030d40

08005d54 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	78fb      	ldrb	r3, [r7, #3]
 8005d6e:	68f9      	ldr	r1, [r7, #12]
 8005d70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d74:	4313      	orrs	r3, r2
 8005d76:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3714      	adds	r7, #20
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr

08005d86 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8005d86:	b480      	push	{r7}
 8005d88:	b087      	sub	sp, #28
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f003 0306 	and.w	r3, r3, #6
 8005d9e:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2b02      	cmp	r3, #2
 8005da4:	d002      	beq.n	8005dac <USB_GetDevSpeed+0x26>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2b06      	cmp	r3, #6
 8005daa:	d102      	bne.n	8005db2 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005dac:	2302      	movs	r3, #2
 8005dae:	75fb      	strb	r3, [r7, #23]
 8005db0:	e001      	b.n	8005db6 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8005db2:	230f      	movs	r3, #15
 8005db4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	371c      	adds	r7, #28
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b085      	sub	sp, #20
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	781b      	ldrb	r3, [r3, #0]
 8005dd6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	785b      	ldrb	r3, [r3, #1]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d13a      	bne.n	8005e56 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005de6:	69da      	ldr	r2, [r3, #28]
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	f003 030f 	and.w	r3, r3, #15
 8005df0:	2101      	movs	r1, #1
 8005df2:	fa01 f303 	lsl.w	r3, r1, r3
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	68f9      	ldr	r1, [r7, #12]
 8005dfa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	015a      	lsls	r2, r3, #5
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4413      	add	r3, r2
 8005e0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d155      	bne.n	8005ec4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	015a      	lsls	r2, r3, #5
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	791b      	ldrb	r3, [r3, #4]
 8005e32:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005e34:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	059b      	lsls	r3, r3, #22
 8005e3a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	0151      	lsls	r1, r2, #5
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	440a      	add	r2, r1
 8005e46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e52:	6013      	str	r3, [r2, #0]
 8005e54:	e036      	b.n	8005ec4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e5c:	69da      	ldr	r2, [r3, #28]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	f003 030f 	and.w	r3, r3, #15
 8005e66:	2101      	movs	r1, #1
 8005e68:	fa01 f303 	lsl.w	r3, r1, r3
 8005e6c:	041b      	lsls	r3, r3, #16
 8005e6e:	68f9      	ldr	r1, [r7, #12]
 8005e70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e74:	4313      	orrs	r3, r2
 8005e76:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	015a      	lsls	r2, r3, #5
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	4413      	add	r3, r2
 8005e80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d11a      	bne.n	8005ec4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	015a      	lsls	r2, r3, #5
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	4413      	add	r3, r2
 8005e96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	791b      	ldrb	r3, [r3, #4]
 8005ea8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005eaa:	430b      	orrs	r3, r1
 8005eac:	4313      	orrs	r3, r2
 8005eae:	68ba      	ldr	r2, [r7, #8]
 8005eb0:	0151      	lsls	r1, r2, #5
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	440a      	add	r2, r1
 8005eb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ebe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ec2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005ec4:	2300      	movs	r3, #0
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3714      	adds	r7, #20
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
	...

08005ed4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b085      	sub	sp, #20
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	785b      	ldrb	r3, [r3, #1]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d161      	bne.n	8005fb4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ef0:	68bb      	ldr	r3, [r7, #8]
 8005ef2:	015a      	lsls	r2, r3, #5
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f06:	d11f      	bne.n	8005f48 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	015a      	lsls	r2, r3, #5
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	4413      	add	r3, r2
 8005f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68ba      	ldr	r2, [r7, #8]
 8005f18:	0151      	lsls	r1, r2, #5
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	440a      	add	r2, r1
 8005f1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005f26:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	015a      	lsls	r2, r3, #5
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	4413      	add	r3, r2
 8005f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68ba      	ldr	r2, [r7, #8]
 8005f38:	0151      	lsls	r1, r2, #5
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	440a      	add	r2, r1
 8005f3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f42:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f46:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	f003 030f 	and.w	r3, r3, #15
 8005f58:	2101      	movs	r1, #1
 8005f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	43db      	mvns	r3, r3
 8005f62:	68f9      	ldr	r1, [r7, #12]
 8005f64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f68:	4013      	ands	r3, r2
 8005f6a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f72:	69da      	ldr	r2, [r3, #28]
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	f003 030f 	and.w	r3, r3, #15
 8005f7c:	2101      	movs	r1, #1
 8005f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	43db      	mvns	r3, r3
 8005f86:	68f9      	ldr	r1, [r7, #12]
 8005f88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	015a      	lsls	r2, r3, #5
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	4413      	add	r3, r2
 8005f98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	0159      	lsls	r1, r3, #5
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	440b      	add	r3, r1
 8005fa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005faa:	4619      	mov	r1, r3
 8005fac:	4b35      	ldr	r3, [pc, #212]	; (8006084 <USB_DeactivateEndpoint+0x1b0>)
 8005fae:	4013      	ands	r3, r2
 8005fb0:	600b      	str	r3, [r1, #0]
 8005fb2:	e060      	b.n	8006076 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	015a      	lsls	r2, r3, #5
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4413      	add	r3, r2
 8005fbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005fc6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005fca:	d11f      	bne.n	800600c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	015a      	lsls	r2, r3, #5
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	4413      	add	r3, r2
 8005fd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68ba      	ldr	r2, [r7, #8]
 8005fdc:	0151      	lsls	r1, r2, #5
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	440a      	add	r2, r1
 8005fe2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fe6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005fea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	015a      	lsls	r2, r3, #5
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	4413      	add	r3, r2
 8005ff4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	0151      	lsls	r1, r2, #5
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	440a      	add	r2, r1
 8006002:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006006:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800600a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006012:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	f003 030f 	and.w	r3, r3, #15
 800601c:	2101      	movs	r1, #1
 800601e:	fa01 f303 	lsl.w	r3, r1, r3
 8006022:	041b      	lsls	r3, r3, #16
 8006024:	43db      	mvns	r3, r3
 8006026:	68f9      	ldr	r1, [r7, #12]
 8006028:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800602c:	4013      	ands	r3, r2
 800602e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006036:	69da      	ldr	r2, [r3, #28]
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	f003 030f 	and.w	r3, r3, #15
 8006040:	2101      	movs	r1, #1
 8006042:	fa01 f303 	lsl.w	r3, r1, r3
 8006046:	041b      	lsls	r3, r3, #16
 8006048:	43db      	mvns	r3, r3
 800604a:	68f9      	ldr	r1, [r7, #12]
 800604c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006050:	4013      	ands	r3, r2
 8006052:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	015a      	lsls	r2, r3, #5
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	4413      	add	r3, r2
 800605c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	0159      	lsls	r1, r3, #5
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	440b      	add	r3, r1
 800606a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800606e:	4619      	mov	r1, r3
 8006070:	4b05      	ldr	r3, [pc, #20]	; (8006088 <USB_DeactivateEndpoint+0x1b4>)
 8006072:	4013      	ands	r3, r2
 8006074:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	ec337800 	.word	0xec337800
 8006088:	eff37800 	.word	0xeff37800

0800608c <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b086      	sub	sp, #24
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	781b      	ldrb	r3, [r3, #0]
 800609e:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	785b      	ldrb	r3, [r3, #1]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	f040 8128 	bne.w	80062fa <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	691b      	ldr	r3, [r3, #16]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d132      	bne.n	8006118 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80060b2:	693b      	ldr	r3, [r7, #16]
 80060b4:	015a      	lsls	r2, r3, #5
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	4413      	add	r3, r2
 80060ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060be:	691b      	ldr	r3, [r3, #16]
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	0151      	lsls	r1, r2, #5
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	440a      	add	r2, r1
 80060c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060cc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80060d0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80060d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	015a      	lsls	r2, r3, #5
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	4413      	add	r3, r2
 80060de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060e2:	691b      	ldr	r3, [r3, #16]
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	0151      	lsls	r1, r2, #5
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	440a      	add	r2, r1
 80060ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80060f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	015a      	lsls	r2, r3, #5
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	4413      	add	r3, r2
 80060fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006102:	691b      	ldr	r3, [r3, #16]
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	0151      	lsls	r1, r2, #5
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	440a      	add	r2, r1
 800610c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006110:	0cdb      	lsrs	r3, r3, #19
 8006112:	04db      	lsls	r3, r3, #19
 8006114:	6113      	str	r3, [r2, #16]
 8006116:	e092      	b.n	800623e <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	015a      	lsls	r2, r3, #5
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	4413      	add	r3, r2
 8006120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	693a      	ldr	r2, [r7, #16]
 8006128:	0151      	lsls	r1, r2, #5
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	440a      	add	r2, r1
 800612e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006132:	0cdb      	lsrs	r3, r3, #19
 8006134:	04db      	lsls	r3, r3, #19
 8006136:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	015a      	lsls	r2, r3, #5
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	4413      	add	r3, r2
 8006140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	0151      	lsls	r1, r2, #5
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	440a      	add	r2, r1
 800614e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006152:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006156:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800615a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d11a      	bne.n	8006198 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	691a      	ldr	r2, [r3, #16]
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	429a      	cmp	r2, r3
 800616c:	d903      	bls.n	8006176 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	689a      	ldr	r2, [r3, #8]
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	015a      	lsls	r2, r3, #5
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	4413      	add	r3, r2
 800617e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	693a      	ldr	r2, [r7, #16]
 8006186:	0151      	lsls	r1, r2, #5
 8006188:	697a      	ldr	r2, [r7, #20]
 800618a:	440a      	add	r2, r1
 800618c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006190:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006194:	6113      	str	r3, [r2, #16]
 8006196:	e01b      	b.n	80061d0 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	015a      	lsls	r2, r3, #5
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	4413      	add	r3, r2
 80061a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061a4:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	6919      	ldr	r1, [r3, #16]
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	440b      	add	r3, r1
 80061b0:	1e59      	subs	r1, r3, #1
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80061ba:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80061bc:	4b8d      	ldr	r3, [pc, #564]	; (80063f4 <USB_EPStartXfer+0x368>)
 80061be:	400b      	ands	r3, r1
 80061c0:	6939      	ldr	r1, [r7, #16]
 80061c2:	0148      	lsls	r0, r1, #5
 80061c4:	6979      	ldr	r1, [r7, #20]
 80061c6:	4401      	add	r1, r0
 80061c8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80061cc:	4313      	orrs	r3, r2
 80061ce:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	015a      	lsls	r2, r3, #5
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	4413      	add	r3, r2
 80061d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061dc:	691a      	ldr	r2, [r3, #16]
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061e6:	6939      	ldr	r1, [r7, #16]
 80061e8:	0148      	lsls	r0, r1, #5
 80061ea:	6979      	ldr	r1, [r7, #20]
 80061ec:	4401      	add	r1, r0
 80061ee:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80061f2:	4313      	orrs	r3, r2
 80061f4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	791b      	ldrb	r3, [r3, #4]
 80061fa:	2b01      	cmp	r3, #1
 80061fc:	d11f      	bne.n	800623e <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	015a      	lsls	r2, r3, #5
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	4413      	add	r3, r2
 8006206:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800620a:	691b      	ldr	r3, [r3, #16]
 800620c:	693a      	ldr	r2, [r7, #16]
 800620e:	0151      	lsls	r1, r2, #5
 8006210:	697a      	ldr	r2, [r7, #20]
 8006212:	440a      	add	r2, r1
 8006214:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006218:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800621c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	015a      	lsls	r2, r3, #5
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	4413      	add	r3, r2
 8006226:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800622a:	691b      	ldr	r3, [r3, #16]
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	0151      	lsls	r1, r2, #5
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	440a      	add	r2, r1
 8006234:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006238:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800623c:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	015a      	lsls	r2, r3, #5
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	4413      	add	r3, r2
 8006246:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	0151      	lsls	r1, r2, #5
 8006250:	697a      	ldr	r2, [r7, #20]
 8006252:	440a      	add	r2, r1
 8006254:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006258:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800625c:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	791b      	ldrb	r3, [r3, #4]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d015      	beq.n	8006292 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	2b00      	cmp	r3, #0
 800626c:	f000 8139 	beq.w	80064e2 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006276:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	f003 030f 	and.w	r3, r3, #15
 8006280:	2101      	movs	r1, #1
 8006282:	fa01 f303 	lsl.w	r3, r1, r3
 8006286:	6979      	ldr	r1, [r7, #20]
 8006288:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800628c:	4313      	orrs	r3, r2
 800628e:	634b      	str	r3, [r1, #52]	; 0x34
 8006290:	e127      	b.n	80064e2 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d110      	bne.n	80062c4 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	015a      	lsls	r2, r3, #5
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	4413      	add	r3, r2
 80062aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	0151      	lsls	r1, r2, #5
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	440a      	add	r2, r1
 80062b8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80062c0:	6013      	str	r3, [r2, #0]
 80062c2:	e00f      	b.n	80062e4 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	0151      	lsls	r1, r2, #5
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	440a      	add	r2, r1
 80062da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062e2:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	68d9      	ldr	r1, [r3, #12]
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	781a      	ldrb	r2, [r3, #0]
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f000 f9a6 	bl	8006644 <USB_WritePacket>
 80062f8:	e0f3      	b.n	80064e2 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	015a      	lsls	r2, r3, #5
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	4413      	add	r3, r2
 8006302:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	0151      	lsls	r1, r2, #5
 800630c:	697a      	ldr	r2, [r7, #20]
 800630e:	440a      	add	r2, r1
 8006310:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006314:	0cdb      	lsrs	r3, r3, #19
 8006316:	04db      	lsls	r3, r3, #19
 8006318:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	4413      	add	r3, r2
 8006322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	693a      	ldr	r2, [r7, #16]
 800632a:	0151      	lsls	r1, r2, #5
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	440a      	add	r2, r1
 8006330:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006334:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006338:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800633c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d12f      	bne.n	80063a4 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d003      	beq.n	8006354 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	689a      	ldr	r2, [r3, #8]
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	689a      	ldr	r2, [r3, #8]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	015a      	lsls	r2, r3, #5
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	4413      	add	r3, r2
 8006364:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006368:	691a      	ldr	r2, [r3, #16]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006372:	6939      	ldr	r1, [r7, #16]
 8006374:	0148      	lsls	r0, r1, #5
 8006376:	6979      	ldr	r1, [r7, #20]
 8006378:	4401      	add	r1, r0
 800637a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800637e:	4313      	orrs	r3, r2
 8006380:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	015a      	lsls	r2, r3, #5
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	4413      	add	r3, r2
 800638a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	693a      	ldr	r2, [r7, #16]
 8006392:	0151      	lsls	r1, r2, #5
 8006394:	697a      	ldr	r2, [r7, #20]
 8006396:	440a      	add	r2, r1
 8006398:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800639c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80063a0:	6113      	str	r3, [r2, #16]
 80063a2:	e061      	b.n	8006468 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d125      	bne.n	80063f8 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	015a      	lsls	r2, r3, #5
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	4413      	add	r3, r2
 80063b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063b8:	691a      	ldr	r2, [r3, #16]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063c2:	6939      	ldr	r1, [r7, #16]
 80063c4:	0148      	lsls	r0, r1, #5
 80063c6:	6979      	ldr	r1, [r7, #20]
 80063c8:	4401      	add	r1, r0
 80063ca:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80063ce:	4313      	orrs	r3, r2
 80063d0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	015a      	lsls	r2, r3, #5
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	4413      	add	r3, r2
 80063da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063de:	691b      	ldr	r3, [r3, #16]
 80063e0:	693a      	ldr	r2, [r7, #16]
 80063e2:	0151      	lsls	r1, r2, #5
 80063e4:	697a      	ldr	r2, [r7, #20]
 80063e6:	440a      	add	r2, r1
 80063e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80063f0:	6113      	str	r3, [r2, #16]
 80063f2:	e039      	b.n	8006468 <USB_EPStartXfer+0x3dc>
 80063f4:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	691a      	ldr	r2, [r3, #16]
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	4413      	add	r3, r2
 8006402:	1e5a      	subs	r2, r3, #1
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	fbb2 f3f3 	udiv	r3, r2, r3
 800640c:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	89fa      	ldrh	r2, [r7, #14]
 8006414:	fb03 f202 	mul.w	r2, r3, r2
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	015a      	lsls	r2, r3, #5
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	4413      	add	r3, r2
 8006424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	89fb      	ldrh	r3, [r7, #14]
 800642c:	04d9      	lsls	r1, r3, #19
 800642e:	4b2f      	ldr	r3, [pc, #188]	; (80064ec <USB_EPStartXfer+0x460>)
 8006430:	400b      	ands	r3, r1
 8006432:	6939      	ldr	r1, [r7, #16]
 8006434:	0148      	lsls	r0, r1, #5
 8006436:	6979      	ldr	r1, [r7, #20]
 8006438:	4401      	add	r1, r0
 800643a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800643e:	4313      	orrs	r3, r2
 8006440:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	015a      	lsls	r2, r3, #5
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	4413      	add	r3, r2
 800644a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800644e:	691a      	ldr	r2, [r3, #16]
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	6a1b      	ldr	r3, [r3, #32]
 8006454:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006458:	6939      	ldr	r1, [r7, #16]
 800645a:	0148      	lsls	r0, r1, #5
 800645c:	6979      	ldr	r1, [r7, #20]
 800645e:	4401      	add	r1, r0
 8006460:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006464:	4313      	orrs	r3, r2
 8006466:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	791b      	ldrb	r3, [r3, #4]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d128      	bne.n	80064c2 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800647c:	2b00      	cmp	r3, #0
 800647e:	d110      	bne.n	80064a2 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	015a      	lsls	r2, r3, #5
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	4413      	add	r3, r2
 8006488:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	693a      	ldr	r2, [r7, #16]
 8006490:	0151      	lsls	r1, r2, #5
 8006492:	697a      	ldr	r2, [r7, #20]
 8006494:	440a      	add	r2, r1
 8006496:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800649a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800649e:	6013      	str	r3, [r2, #0]
 80064a0:	e00f      	b.n	80064c2 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	015a      	lsls	r2, r3, #5
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	4413      	add	r3, r2
 80064aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	693a      	ldr	r2, [r7, #16]
 80064b2:	0151      	lsls	r1, r2, #5
 80064b4:	697a      	ldr	r2, [r7, #20]
 80064b6:	440a      	add	r2, r1
 80064b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064c0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	015a      	lsls	r2, r3, #5
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	4413      	add	r3, r2
 80064ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	0151      	lsls	r1, r2, #5
 80064d4:	697a      	ldr	r2, [r7, #20]
 80064d6:	440a      	add	r2, r1
 80064d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064dc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80064e0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80064e2:	2300      	movs	r3, #0
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3718      	adds	r7, #24
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	1ff80000 	.word	0x1ff80000

080064f0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b087      	sub	sp, #28
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064fa:	2300      	movs	r3, #0
 80064fc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80064fe:	2300      	movs	r3, #0
 8006500:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	785b      	ldrb	r3, [r3, #1]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d14a      	bne.n	80065a4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	015a      	lsls	r2, r3, #5
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	4413      	add	r3, r2
 8006518:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006522:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006526:	f040 8086 	bne.w	8006636 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	015a      	lsls	r2, r3, #5
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	4413      	add	r3, r2
 8006534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	7812      	ldrb	r2, [r2, #0]
 800653e:	0151      	lsls	r1, r2, #5
 8006540:	693a      	ldr	r2, [r7, #16]
 8006542:	440a      	add	r2, r1
 8006544:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006548:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800654c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	015a      	lsls	r2, r3, #5
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	4413      	add	r3, r2
 8006558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	683a      	ldr	r2, [r7, #0]
 8006560:	7812      	ldrb	r2, [r2, #0]
 8006562:	0151      	lsls	r1, r2, #5
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	440a      	add	r2, r1
 8006568:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800656c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006570:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	3301      	adds	r3, #1
 8006576:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	f242 7210 	movw	r2, #10000	; 0x2710
 800657e:	4293      	cmp	r3, r2
 8006580:	d902      	bls.n	8006588 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	75fb      	strb	r3, [r7, #23]
          break;
 8006586:	e056      	b.n	8006636 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	781b      	ldrb	r3, [r3, #0]
 800658c:	015a      	lsls	r2, r3, #5
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	4413      	add	r3, r2
 8006592:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800659c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065a0:	d0e7      	beq.n	8006572 <USB_EPStopXfer+0x82>
 80065a2:	e048      	b.n	8006636 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	015a      	lsls	r2, r3, #5
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	4413      	add	r3, r2
 80065ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80065b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80065bc:	d13b      	bne.n	8006636 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	015a      	lsls	r2, r3, #5
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	4413      	add	r3, r2
 80065c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	683a      	ldr	r2, [r7, #0]
 80065d0:	7812      	ldrb	r2, [r2, #0]
 80065d2:	0151      	lsls	r1, r2, #5
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	440a      	add	r2, r1
 80065d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80065e0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	781b      	ldrb	r3, [r3, #0]
 80065e6:	015a      	lsls	r2, r3, #5
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	4413      	add	r3, r2
 80065ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	683a      	ldr	r2, [r7, #0]
 80065f4:	7812      	ldrb	r2, [r2, #0]
 80065f6:	0151      	lsls	r1, r2, #5
 80065f8:	693a      	ldr	r2, [r7, #16]
 80065fa:	440a      	add	r2, r1
 80065fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006600:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006604:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	3301      	adds	r3, #1
 800660a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f242 7210 	movw	r2, #10000	; 0x2710
 8006612:	4293      	cmp	r3, r2
 8006614:	d902      	bls.n	800661c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	75fb      	strb	r3, [r7, #23]
          break;
 800661a:	e00c      	b.n	8006636 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	015a      	lsls	r2, r3, #5
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	4413      	add	r3, r2
 8006626:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006630:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006634:	d0e7      	beq.n	8006606 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006636:	7dfb      	ldrb	r3, [r7, #23]
}
 8006638:	4618      	mov	r0, r3
 800663a:	371c      	adds	r7, #28
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr

08006644 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8006644:	b480      	push	{r7}
 8006646:	b089      	sub	sp, #36	; 0x24
 8006648:	af00      	add	r7, sp, #0
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	60b9      	str	r1, [r7, #8]
 800664e:	4611      	mov	r1, r2
 8006650:	461a      	mov	r2, r3
 8006652:	460b      	mov	r3, r1
 8006654:	71fb      	strb	r3, [r7, #7]
 8006656:	4613      	mov	r3, r2
 8006658:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8006662:	88bb      	ldrh	r3, [r7, #4]
 8006664:	3303      	adds	r3, #3
 8006666:	089b      	lsrs	r3, r3, #2
 8006668:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800666a:	2300      	movs	r3, #0
 800666c:	61bb      	str	r3, [r7, #24]
 800666e:	e018      	b.n	80066a2 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006670:	79fb      	ldrb	r3, [r7, #7]
 8006672:	031a      	lsls	r2, r3, #12
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	4413      	add	r3, r2
 8006678:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800667c:	461a      	mov	r2, r3
 800667e:	69fb      	ldr	r3, [r7, #28]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	6013      	str	r3, [r2, #0]
    pSrc++;
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	3301      	adds	r3, #1
 8006688:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	3301      	adds	r3, #1
 800668e:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	3301      	adds	r3, #1
 8006694:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006696:	69fb      	ldr	r3, [r7, #28]
 8006698:	3301      	adds	r3, #1
 800669a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	3301      	adds	r3, #1
 80066a0:	61bb      	str	r3, [r7, #24]
 80066a2:	69ba      	ldr	r2, [r7, #24]
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d3e2      	bcc.n	8006670 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80066aa:	2300      	movs	r3, #0
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3724      	adds	r7, #36	; 0x24
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b08b      	sub	sp, #44	; 0x2c
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	4613      	mov	r3, r2
 80066c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80066ce:	88fb      	ldrh	r3, [r7, #6]
 80066d0:	089b      	lsrs	r3, r3, #2
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80066d6:	88fb      	ldrh	r3, [r7, #6]
 80066d8:	f003 0303 	and.w	r3, r3, #3
 80066dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80066de:	2300      	movs	r3, #0
 80066e0:	623b      	str	r3, [r7, #32]
 80066e2:	e014      	b.n	800670e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ee:	601a      	str	r2, [r3, #0]
    pDest++;
 80066f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f2:	3301      	adds	r3, #1
 80066f4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80066f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f8:	3301      	adds	r3, #1
 80066fa:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80066fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fe:	3301      	adds	r3, #1
 8006700:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8006702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006704:	3301      	adds	r3, #1
 8006706:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8006708:	6a3b      	ldr	r3, [r7, #32]
 800670a:	3301      	adds	r3, #1
 800670c:	623b      	str	r3, [r7, #32]
 800670e:	6a3a      	ldr	r2, [r7, #32]
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	429a      	cmp	r2, r3
 8006714:	d3e6      	bcc.n	80066e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006716:	8bfb      	ldrh	r3, [r7, #30]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d01e      	beq.n	800675a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800671c:	2300      	movs	r3, #0
 800671e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006720:	69bb      	ldr	r3, [r7, #24]
 8006722:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006726:	461a      	mov	r2, r3
 8006728:	f107 0310 	add.w	r3, r7, #16
 800672c:	6812      	ldr	r2, [r2, #0]
 800672e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006730:	693a      	ldr	r2, [r7, #16]
 8006732:	6a3b      	ldr	r3, [r7, #32]
 8006734:	b2db      	uxtb	r3, r3
 8006736:	00db      	lsls	r3, r3, #3
 8006738:	fa22 f303 	lsr.w	r3, r2, r3
 800673c:	b2da      	uxtb	r2, r3
 800673e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006740:	701a      	strb	r2, [r3, #0]
      i++;
 8006742:	6a3b      	ldr	r3, [r7, #32]
 8006744:	3301      	adds	r3, #1
 8006746:	623b      	str	r3, [r7, #32]
      pDest++;
 8006748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674a:	3301      	adds	r3, #1
 800674c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800674e:	8bfb      	ldrh	r3, [r7, #30]
 8006750:	3b01      	subs	r3, #1
 8006752:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006754:	8bfb      	ldrh	r3, [r7, #30]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1ea      	bne.n	8006730 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800675a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800675c:	4618      	mov	r0, r3
 800675e:	372c      	adds	r7, #44	; 0x2c
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	785b      	ldrb	r3, [r3, #1]
 8006780:	2b01      	cmp	r3, #1
 8006782:	d12c      	bne.n	80067de <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	015a      	lsls	r2, r3, #5
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4413      	add	r3, r2
 800678c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	db12      	blt.n	80067bc <USB_EPSetStall+0x54>
 8006796:	68bb      	ldr	r3, [r7, #8]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d00f      	beq.n	80067bc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	015a      	lsls	r2, r3, #5
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	4413      	add	r3, r2
 80067a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	68ba      	ldr	r2, [r7, #8]
 80067ac:	0151      	lsls	r1, r2, #5
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	440a      	add	r2, r1
 80067b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067b6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80067ba:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	015a      	lsls	r2, r3, #5
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	4413      	add	r3, r2
 80067c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	68ba      	ldr	r2, [r7, #8]
 80067cc:	0151      	lsls	r1, r2, #5
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	440a      	add	r2, r1
 80067d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80067d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80067da:	6013      	str	r3, [r2, #0]
 80067dc:	e02b      	b.n	8006836 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	015a      	lsls	r2, r3, #5
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	4413      	add	r3, r2
 80067e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	db12      	blt.n	8006816 <USB_EPSetStall+0xae>
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00f      	beq.n	8006816 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	015a      	lsls	r2, r3, #5
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	4413      	add	r3, r2
 80067fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68ba      	ldr	r2, [r7, #8]
 8006806:	0151      	lsls	r1, r2, #5
 8006808:	68fa      	ldr	r2, [r7, #12]
 800680a:	440a      	add	r2, r1
 800680c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006810:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006814:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	015a      	lsls	r2, r3, #5
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	4413      	add	r3, r2
 800681e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	0151      	lsls	r1, r2, #5
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	440a      	add	r2, r1
 800682c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006830:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006834:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006836:	2300      	movs	r3, #0
}
 8006838:	4618      	mov	r0, r3
 800683a:	3714      	adds	r7, #20
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006844:	b480      	push	{r7}
 8006846:	b085      	sub	sp, #20
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	781b      	ldrb	r3, [r3, #0]
 8006856:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	785b      	ldrb	r3, [r3, #1]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d128      	bne.n	80068b2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	015a      	lsls	r2, r3, #5
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	4413      	add	r3, r2
 8006868:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	0151      	lsls	r1, r2, #5
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	440a      	add	r2, r1
 8006876:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800687a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800687e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	791b      	ldrb	r3, [r3, #4]
 8006884:	2b03      	cmp	r3, #3
 8006886:	d003      	beq.n	8006890 <USB_EPClearStall+0x4c>
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	791b      	ldrb	r3, [r3, #4]
 800688c:	2b02      	cmp	r3, #2
 800688e:	d138      	bne.n	8006902 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	015a      	lsls	r2, r3, #5
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	4413      	add	r3, r2
 8006898:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	68ba      	ldr	r2, [r7, #8]
 80068a0:	0151      	lsls	r1, r2, #5
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	440a      	add	r2, r1
 80068a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068ae:	6013      	str	r3, [r2, #0]
 80068b0:	e027      	b.n	8006902 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	015a      	lsls	r2, r3, #5
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	4413      	add	r3, r2
 80068ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68ba      	ldr	r2, [r7, #8]
 80068c2:	0151      	lsls	r1, r2, #5
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	440a      	add	r2, r1
 80068c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068cc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80068d0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	791b      	ldrb	r3, [r3, #4]
 80068d6:	2b03      	cmp	r3, #3
 80068d8:	d003      	beq.n	80068e2 <USB_EPClearStall+0x9e>
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	791b      	ldrb	r3, [r3, #4]
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d10f      	bne.n	8006902 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	015a      	lsls	r2, r3, #5
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	4413      	add	r3, r2
 80068ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	68ba      	ldr	r2, [r7, #8]
 80068f2:	0151      	lsls	r1, r2, #5
 80068f4:	68fa      	ldr	r2, [r7, #12]
 80068f6:	440a      	add	r2, r1
 80068f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80068fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006900:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006902:	2300      	movs	r3, #0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3714      	adds	r7, #20
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	460b      	mov	r3, r1
 800691a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800692e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006932:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	78fb      	ldrb	r3, [r7, #3]
 800693e:	011b      	lsls	r3, r3, #4
 8006940:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006944:	68f9      	ldr	r1, [r7, #12]
 8006946:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800694a:	4313      	orrs	r3, r2
 800694c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800695c:	b480      	push	{r7}
 800695e:	b085      	sub	sp, #20
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	68fa      	ldr	r2, [r7, #12]
 8006972:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006976:	f023 0303 	bic.w	r3, r3, #3
 800697a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800698a:	f023 0302 	bic.w	r3, r3, #2
 800698e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3714      	adds	r7, #20
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800699e:	b480      	push	{r7}
 80069a0:	b085      	sub	sp, #20
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80069b8:	f023 0303 	bic.w	r3, r3, #3
 80069bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	68fa      	ldr	r2, [r7, #12]
 80069c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80069cc:	f043 0302 	orr.w	r3, r3, #2
 80069d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80069d2:	2300      	movs	r3, #0
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3714      	adds	r7, #20
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	4013      	ands	r3, r2
 80069f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80069f8:	68fb      	ldr	r3, [r7, #12]
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3714      	adds	r7, #20
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a06:	b480      	push	{r7}
 8006a08:	b085      	sub	sp, #20
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	68ba      	ldr	r2, [r7, #8]
 8006a26:	4013      	ands	r3, r2
 8006a28:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	0c1b      	lsrs	r3, r3, #16
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3714      	adds	r7, #20
 8006a32:	46bd      	mov	sp, r7
 8006a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a38:	4770      	bx	lr

08006a3a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a3a:	b480      	push	{r7}
 8006a3c:	b085      	sub	sp, #20
 8006a3e:	af00      	add	r7, sp, #0
 8006a40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a4c:	699b      	ldr	r3, [r3, #24]
 8006a4e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a56:	69db      	ldr	r3, [r3, #28]
 8006a58:	68ba      	ldr	r2, [r7, #8]
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	b29b      	uxth	r3, r3
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr

08006a6e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b085      	sub	sp, #20
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
 8006a76:	460b      	mov	r3, r1
 8006a78:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006a7e:	78fb      	ldrb	r3, [r7, #3]
 8006a80:	015a      	lsls	r2, r3, #5
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	4413      	add	r3, r2
 8006a86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a94:	695b      	ldr	r3, [r3, #20]
 8006a96:	68ba      	ldr	r2, [r7, #8]
 8006a98:	4013      	ands	r3, r2
 8006a9a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006a9c:	68bb      	ldr	r3, [r7, #8]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3714      	adds	r7, #20
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr

08006aaa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b087      	sub	sp, #28
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ac0:	691b      	ldr	r3, [r3, #16]
 8006ac2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006acc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006ace:	78fb      	ldrb	r3, [r7, #3]
 8006ad0:	f003 030f 	and.w	r3, r3, #15
 8006ad4:	68fa      	ldr	r2, [r7, #12]
 8006ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8006ada:	01db      	lsls	r3, r3, #7
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	693a      	ldr	r2, [r7, #16]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006ae4:	78fb      	ldrb	r3, [r7, #3]
 8006ae6:	015a      	lsls	r2, r3, #5
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	4413      	add	r3, r2
 8006aec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006af0:	689b      	ldr	r3, [r3, #8]
 8006af2:	693a      	ldr	r2, [r7, #16]
 8006af4:	4013      	ands	r3, r2
 8006af6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006af8:	68bb      	ldr	r3, [r7, #8]
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	371c      	adds	r7, #28
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr

08006b06 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006b06:	b480      	push	{r7}
 8006b08:	b083      	sub	sp, #12
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	695b      	ldr	r3, [r3, #20]
 8006b12:	f003 0301 	and.w	r3, r3, #1
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	370c      	adds	r7, #12
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr

08006b22 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b085      	sub	sp, #20
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68fa      	ldr	r2, [r7, #12]
 8006b38:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006b3c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006b40:	f023 0307 	bic.w	r3, r3, #7
 8006b44:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b58:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3714      	adds	r7, #20
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	333c      	adds	r3, #60	; 0x3c
 8006b7a:	3304      	adds	r3, #4
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	4a1c      	ldr	r2, [pc, #112]	; (8006bf4 <USB_EP0_OutStart+0x8c>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d90a      	bls.n	8006b9e <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b98:	d101      	bne.n	8006b9e <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	e024      	b.n	8006be8 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ba4:	461a      	mov	r2, r3
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bb0:	691b      	ldr	r3, [r3, #16]
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bb8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006bbc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	68fa      	ldr	r2, [r7, #12]
 8006bc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006bcc:	f043 0318 	orr.w	r3, r3, #24
 8006bd0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bd8:	691b      	ldr	r3, [r3, #16]
 8006bda:	68fa      	ldr	r2, [r7, #12]
 8006bdc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006be0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006be4:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8006be6:	2300      	movs	r3, #0
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3714      	adds	r7, #20
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr
 8006bf4:	4f54300a 	.word	0x4f54300a

08006bf8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b085      	sub	sp, #20
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c00:	2300      	movs	r3, #0
 8006c02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	3301      	adds	r3, #1
 8006c08:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	4a13      	ldr	r2, [pc, #76]	; (8006c5c <USB_CoreReset+0x64>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d901      	bls.n	8006c16 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006c12:	2303      	movs	r3, #3
 8006c14:	e01b      	b.n	8006c4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	691b      	ldr	r3, [r3, #16]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	daf2      	bge.n	8006c04 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	f043 0201 	orr.w	r2, r3, #1
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	3301      	adds	r3, #1
 8006c32:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	4a09      	ldr	r2, [pc, #36]	; (8006c5c <USB_CoreReset+0x64>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d901      	bls.n	8006c40 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006c3c:	2303      	movs	r3, #3
 8006c3e:	e006      	b.n	8006c4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	f003 0301 	and.w	r3, r3, #1
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d0f0      	beq.n	8006c2e <USB_CoreReset+0x36>

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3714      	adds	r7, #20
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	00030d40 	.word	0x00030d40

08006c60 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b084      	sub	sp, #16
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	460b      	mov	r3, r1
 8006c6a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006c6c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006c70:	f002 fe26 	bl	80098c0 <USBD_static_malloc>
 8006c74:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d109      	bne.n	8006c90 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	32b0      	adds	r2, #176	; 0xb0
 8006c86:	2100      	movs	r1, #0
 8006c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006c8c:	2302      	movs	r3, #2
 8006c8e:	e0d4      	b.n	8006e3a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006c90:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8006c94:	2100      	movs	r1, #0
 8006c96:	68f8      	ldr	r0, [r7, #12]
 8006c98:	f003 fb78 	bl	800a38c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	32b0      	adds	r2, #176	; 0xb0
 8006ca6:	68f9      	ldr	r1, [r7, #12]
 8006ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	32b0      	adds	r2, #176	; 0xb0
 8006cb6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	7c1b      	ldrb	r3, [r3, #16]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d138      	bne.n	8006d3a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006cc8:	4b5e      	ldr	r3, [pc, #376]	; (8006e44 <USBD_CDC_Init+0x1e4>)
 8006cca:	7819      	ldrb	r1, [r3, #0]
 8006ccc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006cd0:	2202      	movs	r2, #2
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f002 fbe0 	bl	8009498 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006cd8:	4b5a      	ldr	r3, [pc, #360]	; (8006e44 <USBD_CDC_Init+0x1e4>)
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	f003 020f 	and.w	r2, r3, #15
 8006ce0:	6879      	ldr	r1, [r7, #4]
 8006ce2:	4613      	mov	r3, r2
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	4413      	add	r3, r2
 8006ce8:	009b      	lsls	r3, r3, #2
 8006cea:	440b      	add	r3, r1
 8006cec:	3324      	adds	r3, #36	; 0x24
 8006cee:	2201      	movs	r2, #1
 8006cf0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006cf2:	4b55      	ldr	r3, [pc, #340]	; (8006e48 <USBD_CDC_Init+0x1e8>)
 8006cf4:	7819      	ldrb	r1, [r3, #0]
 8006cf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006cfa:	2202      	movs	r2, #2
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f002 fbcb 	bl	8009498 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006d02:	4b51      	ldr	r3, [pc, #324]	; (8006e48 <USBD_CDC_Init+0x1e8>)
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	f003 020f 	and.w	r2, r3, #15
 8006d0a:	6879      	ldr	r1, [r7, #4]
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4413      	add	r3, r2
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	440b      	add	r3, r1
 8006d16:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006d1e:	4b4b      	ldr	r3, [pc, #300]	; (8006e4c <USBD_CDC_Init+0x1ec>)
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	f003 020f 	and.w	r2, r3, #15
 8006d26:	6879      	ldr	r1, [r7, #4]
 8006d28:	4613      	mov	r3, r2
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	4413      	add	r3, r2
 8006d2e:	009b      	lsls	r3, r3, #2
 8006d30:	440b      	add	r3, r1
 8006d32:	3326      	adds	r3, #38	; 0x26
 8006d34:	2210      	movs	r2, #16
 8006d36:	801a      	strh	r2, [r3, #0]
 8006d38:	e035      	b.n	8006da6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006d3a:	4b42      	ldr	r3, [pc, #264]	; (8006e44 <USBD_CDC_Init+0x1e4>)
 8006d3c:	7819      	ldrb	r1, [r3, #0]
 8006d3e:	2340      	movs	r3, #64	; 0x40
 8006d40:	2202      	movs	r2, #2
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f002 fba8 	bl	8009498 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006d48:	4b3e      	ldr	r3, [pc, #248]	; (8006e44 <USBD_CDC_Init+0x1e4>)
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	f003 020f 	and.w	r2, r3, #15
 8006d50:	6879      	ldr	r1, [r7, #4]
 8006d52:	4613      	mov	r3, r2
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	4413      	add	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	440b      	add	r3, r1
 8006d5c:	3324      	adds	r3, #36	; 0x24
 8006d5e:	2201      	movs	r2, #1
 8006d60:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006d62:	4b39      	ldr	r3, [pc, #228]	; (8006e48 <USBD_CDC_Init+0x1e8>)
 8006d64:	7819      	ldrb	r1, [r3, #0]
 8006d66:	2340      	movs	r3, #64	; 0x40
 8006d68:	2202      	movs	r2, #2
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f002 fb94 	bl	8009498 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006d70:	4b35      	ldr	r3, [pc, #212]	; (8006e48 <USBD_CDC_Init+0x1e8>)
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	f003 020f 	and.w	r2, r3, #15
 8006d78:	6879      	ldr	r1, [r7, #4]
 8006d7a:	4613      	mov	r3, r2
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	4413      	add	r3, r2
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	440b      	add	r3, r1
 8006d84:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006d88:	2201      	movs	r2, #1
 8006d8a:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006d8c:	4b2f      	ldr	r3, [pc, #188]	; (8006e4c <USBD_CDC_Init+0x1ec>)
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	f003 020f 	and.w	r2, r3, #15
 8006d94:	6879      	ldr	r1, [r7, #4]
 8006d96:	4613      	mov	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	440b      	add	r3, r1
 8006da0:	3326      	adds	r3, #38	; 0x26
 8006da2:	2210      	movs	r2, #16
 8006da4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006da6:	4b29      	ldr	r3, [pc, #164]	; (8006e4c <USBD_CDC_Init+0x1ec>)
 8006da8:	7819      	ldrb	r1, [r3, #0]
 8006daa:	2308      	movs	r3, #8
 8006dac:	2203      	movs	r2, #3
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f002 fb72 	bl	8009498 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006db4:	4b25      	ldr	r3, [pc, #148]	; (8006e4c <USBD_CDC_Init+0x1ec>)
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	f003 020f 	and.w	r2, r3, #15
 8006dbc:	6879      	ldr	r1, [r7, #4]
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	4413      	add	r3, r2
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	440b      	add	r3, r1
 8006dc8:	3324      	adds	r3, #36	; 0x24
 8006dca:	2201      	movs	r2, #1
 8006dcc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	33b0      	adds	r3, #176	; 0xb0
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	4413      	add	r3, r2
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2200      	movs	r2, #0
 8006dee:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d101      	bne.n	8006e08 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006e04:	2302      	movs	r3, #2
 8006e06:	e018      	b.n	8006e3a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	7c1b      	ldrb	r3, [r3, #16]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d10a      	bne.n	8006e26 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006e10:	4b0d      	ldr	r3, [pc, #52]	; (8006e48 <USBD_CDC_Init+0x1e8>)
 8006e12:	7819      	ldrb	r1, [r3, #0]
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f002 fcb4 	bl	800978c <USBD_LL_PrepareReceive>
 8006e24:	e008      	b.n	8006e38 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006e26:	4b08      	ldr	r3, [pc, #32]	; (8006e48 <USBD_CDC_Init+0x1e8>)
 8006e28:	7819      	ldrb	r1, [r3, #0]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006e30:	2340      	movs	r3, #64	; 0x40
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f002 fcaa 	bl	800978c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3710      	adds	r7, #16
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	20000093 	.word	0x20000093
 8006e48:	20000094 	.word	0x20000094
 8006e4c:	20000095 	.word	0x20000095

08006e50 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	460b      	mov	r3, r1
 8006e5a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006e5c:	4b3a      	ldr	r3, [pc, #232]	; (8006f48 <USBD_CDC_DeInit+0xf8>)
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	4619      	mov	r1, r3
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f002 fb56 	bl	8009514 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006e68:	4b37      	ldr	r3, [pc, #220]	; (8006f48 <USBD_CDC_DeInit+0xf8>)
 8006e6a:	781b      	ldrb	r3, [r3, #0]
 8006e6c:	f003 020f 	and.w	r2, r3, #15
 8006e70:	6879      	ldr	r1, [r7, #4]
 8006e72:	4613      	mov	r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	4413      	add	r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	440b      	add	r3, r1
 8006e7c:	3324      	adds	r3, #36	; 0x24
 8006e7e:	2200      	movs	r2, #0
 8006e80:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006e82:	4b32      	ldr	r3, [pc, #200]	; (8006f4c <USBD_CDC_DeInit+0xfc>)
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	4619      	mov	r1, r3
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f002 fb43 	bl	8009514 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006e8e:	4b2f      	ldr	r3, [pc, #188]	; (8006f4c <USBD_CDC_DeInit+0xfc>)
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	f003 020f 	and.w	r2, r3, #15
 8006e96:	6879      	ldr	r1, [r7, #4]
 8006e98:	4613      	mov	r3, r2
 8006e9a:	009b      	lsls	r3, r3, #2
 8006e9c:	4413      	add	r3, r2
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	440b      	add	r3, r1
 8006ea2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006eaa:	4b29      	ldr	r3, [pc, #164]	; (8006f50 <USBD_CDC_DeInit+0x100>)
 8006eac:	781b      	ldrb	r3, [r3, #0]
 8006eae:	4619      	mov	r1, r3
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f002 fb2f 	bl	8009514 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006eb6:	4b26      	ldr	r3, [pc, #152]	; (8006f50 <USBD_CDC_DeInit+0x100>)
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	f003 020f 	and.w	r2, r3, #15
 8006ebe:	6879      	ldr	r1, [r7, #4]
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	4413      	add	r3, r2
 8006ec6:	009b      	lsls	r3, r3, #2
 8006ec8:	440b      	add	r3, r1
 8006eca:	3324      	adds	r3, #36	; 0x24
 8006ecc:	2200      	movs	r2, #0
 8006ece:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006ed0:	4b1f      	ldr	r3, [pc, #124]	; (8006f50 <USBD_CDC_DeInit+0x100>)
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	f003 020f 	and.w	r2, r3, #15
 8006ed8:	6879      	ldr	r1, [r7, #4]
 8006eda:	4613      	mov	r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	4413      	add	r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	440b      	add	r3, r1
 8006ee4:	3326      	adds	r3, #38	; 0x26
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	32b0      	adds	r2, #176	; 0xb0
 8006ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d01f      	beq.n	8006f3c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	33b0      	adds	r3, #176	; 0xb0
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	4413      	add	r3, r2
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	32b0      	adds	r2, #176	; 0xb0
 8006f1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f002 fcdc 	bl	80098dc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	32b0      	adds	r2, #176	; 0xb0
 8006f2e:	2100      	movs	r1, #0
 8006f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006f3c:	2300      	movs	r3, #0
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3708      	adds	r7, #8
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	20000093 	.word	0x20000093
 8006f4c:	20000094 	.word	0x20000094
 8006f50:	20000095 	.word	0x20000095

08006f54 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b086      	sub	sp, #24
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	32b0      	adds	r2, #176	; 0xb0
 8006f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f6c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006f72:	2300      	movs	r3, #0
 8006f74:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006f76:	2300      	movs	r3, #0
 8006f78:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006f7a:	693b      	ldr	r3, [r7, #16]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006f80:	2303      	movs	r3, #3
 8006f82:	e0bf      	b.n	8007104 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	781b      	ldrb	r3, [r3, #0]
 8006f88:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d050      	beq.n	8007032 <USBD_CDC_Setup+0xde>
 8006f90:	2b20      	cmp	r3, #32
 8006f92:	f040 80af 	bne.w	80070f4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	88db      	ldrh	r3, [r3, #6]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d03a      	beq.n	8007014 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	781b      	ldrb	r3, [r3, #0]
 8006fa2:	b25b      	sxtb	r3, r3
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	da1b      	bge.n	8006fe0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8006fae:	687a      	ldr	r2, [r7, #4]
 8006fb0:	33b0      	adds	r3, #176	; 0xb0
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	4413      	add	r3, r2
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	683a      	ldr	r2, [r7, #0]
 8006fbc:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006fbe:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006fc0:	683a      	ldr	r2, [r7, #0]
 8006fc2:	88d2      	ldrh	r2, [r2, #6]
 8006fc4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	88db      	ldrh	r3, [r3, #6]
 8006fca:	2b07      	cmp	r3, #7
 8006fcc:	bf28      	it	cs
 8006fce:	2307      	movcs	r3, #7
 8006fd0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	89fa      	ldrh	r2, [r7, #14]
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f001 fdb3 	bl	8008b44 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006fde:	e090      	b.n	8007102 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	785a      	ldrb	r2, [r3, #1]
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	88db      	ldrh	r3, [r3, #6]
 8006fee:	2b3f      	cmp	r3, #63	; 0x3f
 8006ff0:	d803      	bhi.n	8006ffa <USBD_CDC_Setup+0xa6>
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	88db      	ldrh	r3, [r3, #6]
 8006ff6:	b2da      	uxtb	r2, r3
 8006ff8:	e000      	b.n	8006ffc <USBD_CDC_Setup+0xa8>
 8006ffa:	2240      	movs	r2, #64	; 0x40
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007002:	6939      	ldr	r1, [r7, #16]
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800700a:	461a      	mov	r2, r3
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f001 fdc5 	bl	8008b9c <USBD_CtlPrepareRx>
      break;
 8007012:	e076      	b.n	8007102 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800701a:	687a      	ldr	r2, [r7, #4]
 800701c:	33b0      	adds	r3, #176	; 0xb0
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	4413      	add	r3, r2
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	683a      	ldr	r2, [r7, #0]
 8007028:	7850      	ldrb	r0, [r2, #1]
 800702a:	2200      	movs	r2, #0
 800702c:	6839      	ldr	r1, [r7, #0]
 800702e:	4798      	blx	r3
      break;
 8007030:	e067      	b.n	8007102 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	785b      	ldrb	r3, [r3, #1]
 8007036:	2b0b      	cmp	r3, #11
 8007038:	d851      	bhi.n	80070de <USBD_CDC_Setup+0x18a>
 800703a:	a201      	add	r2, pc, #4	; (adr r2, 8007040 <USBD_CDC_Setup+0xec>)
 800703c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007040:	08007071 	.word	0x08007071
 8007044:	080070ed 	.word	0x080070ed
 8007048:	080070df 	.word	0x080070df
 800704c:	080070df 	.word	0x080070df
 8007050:	080070df 	.word	0x080070df
 8007054:	080070df 	.word	0x080070df
 8007058:	080070df 	.word	0x080070df
 800705c:	080070df 	.word	0x080070df
 8007060:	080070df 	.word	0x080070df
 8007064:	080070df 	.word	0x080070df
 8007068:	0800709b 	.word	0x0800709b
 800706c:	080070c5 	.word	0x080070c5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007076:	b2db      	uxtb	r3, r3
 8007078:	2b03      	cmp	r3, #3
 800707a:	d107      	bne.n	800708c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800707c:	f107 030a 	add.w	r3, r7, #10
 8007080:	2202      	movs	r2, #2
 8007082:	4619      	mov	r1, r3
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f001 fd5d 	bl	8008b44 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800708a:	e032      	b.n	80070f2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800708c:	6839      	ldr	r1, [r7, #0]
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f001 fce7 	bl	8008a62 <USBD_CtlError>
            ret = USBD_FAIL;
 8007094:	2303      	movs	r3, #3
 8007096:	75fb      	strb	r3, [r7, #23]
          break;
 8007098:	e02b      	b.n	80070f2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	2b03      	cmp	r3, #3
 80070a4:	d107      	bne.n	80070b6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80070a6:	f107 030d 	add.w	r3, r7, #13
 80070aa:	2201      	movs	r2, #1
 80070ac:	4619      	mov	r1, r3
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f001 fd48 	bl	8008b44 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80070b4:	e01d      	b.n	80070f2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80070b6:	6839      	ldr	r1, [r7, #0]
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f001 fcd2 	bl	8008a62 <USBD_CtlError>
            ret = USBD_FAIL;
 80070be:	2303      	movs	r3, #3
 80070c0:	75fb      	strb	r3, [r7, #23]
          break;
 80070c2:	e016      	b.n	80070f2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	2b03      	cmp	r3, #3
 80070ce:	d00f      	beq.n	80070f0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80070d0:	6839      	ldr	r1, [r7, #0]
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f001 fcc5 	bl	8008a62 <USBD_CtlError>
            ret = USBD_FAIL;
 80070d8:	2303      	movs	r3, #3
 80070da:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80070dc:	e008      	b.n	80070f0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80070de:	6839      	ldr	r1, [r7, #0]
 80070e0:	6878      	ldr	r0, [r7, #4]
 80070e2:	f001 fcbe 	bl	8008a62 <USBD_CtlError>
          ret = USBD_FAIL;
 80070e6:	2303      	movs	r3, #3
 80070e8:	75fb      	strb	r3, [r7, #23]
          break;
 80070ea:	e002      	b.n	80070f2 <USBD_CDC_Setup+0x19e>
          break;
 80070ec:	bf00      	nop
 80070ee:	e008      	b.n	8007102 <USBD_CDC_Setup+0x1ae>
          break;
 80070f0:	bf00      	nop
      }
      break;
 80070f2:	e006      	b.n	8007102 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80070f4:	6839      	ldr	r1, [r7, #0]
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f001 fcb3 	bl	8008a62 <USBD_CtlError>
      ret = USBD_FAIL;
 80070fc:	2303      	movs	r3, #3
 80070fe:	75fb      	strb	r3, [r7, #23]
      break;
 8007100:	bf00      	nop
  }

  return (uint8_t)ret;
 8007102:	7dfb      	ldrb	r3, [r7, #23]
}
 8007104:	4618      	mov	r0, r3
 8007106:	3718      	adds	r7, #24
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b084      	sub	sp, #16
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	460b      	mov	r3, r1
 8007116:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800711e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	32b0      	adds	r2, #176	; 0xb0
 800712a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d101      	bne.n	8007136 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8007132:	2303      	movs	r3, #3
 8007134:	e065      	b.n	8007202 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	32b0      	adds	r2, #176	; 0xb0
 8007140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007144:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007146:	78fb      	ldrb	r3, [r7, #3]
 8007148:	f003 020f 	and.w	r2, r3, #15
 800714c:	6879      	ldr	r1, [r7, #4]
 800714e:	4613      	mov	r3, r2
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	4413      	add	r3, r2
 8007154:	009b      	lsls	r3, r3, #2
 8007156:	440b      	add	r3, r1
 8007158:	3318      	adds	r3, #24
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d02f      	beq.n	80071c0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007160:	78fb      	ldrb	r3, [r7, #3]
 8007162:	f003 020f 	and.w	r2, r3, #15
 8007166:	6879      	ldr	r1, [r7, #4]
 8007168:	4613      	mov	r3, r2
 800716a:	009b      	lsls	r3, r3, #2
 800716c:	4413      	add	r3, r2
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	440b      	add	r3, r1
 8007172:	3318      	adds	r3, #24
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	78fb      	ldrb	r3, [r7, #3]
 8007178:	f003 010f 	and.w	r1, r3, #15
 800717c:	68f8      	ldr	r0, [r7, #12]
 800717e:	460b      	mov	r3, r1
 8007180:	00db      	lsls	r3, r3, #3
 8007182:	440b      	add	r3, r1
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	4403      	add	r3, r0
 8007188:	3344      	adds	r3, #68	; 0x44
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	fbb2 f1f3 	udiv	r1, r2, r3
 8007190:	fb01 f303 	mul.w	r3, r1, r3
 8007194:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007196:	2b00      	cmp	r3, #0
 8007198:	d112      	bne.n	80071c0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800719a:	78fb      	ldrb	r3, [r7, #3]
 800719c:	f003 020f 	and.w	r2, r3, #15
 80071a0:	6879      	ldr	r1, [r7, #4]
 80071a2:	4613      	mov	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	4413      	add	r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	440b      	add	r3, r1
 80071ac:	3318      	adds	r3, #24
 80071ae:	2200      	movs	r2, #0
 80071b0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80071b2:	78f9      	ldrb	r1, [r7, #3]
 80071b4:	2300      	movs	r3, #0
 80071b6:	2200      	movs	r2, #0
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f002 faaf 	bl	800971c <USBD_LL_Transmit>
 80071be:	e01f      	b.n	8007200 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	33b0      	adds	r3, #176	; 0xb0
 80071d2:	009b      	lsls	r3, r3, #2
 80071d4:	4413      	add	r3, r2
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d010      	beq.n	8007200 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	33b0      	adds	r3, #176	; 0xb0
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	4413      	add	r3, r2
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	691b      	ldr	r3, [r3, #16]
 80071f0:	68ba      	ldr	r2, [r7, #8]
 80071f2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80071f6:	68ba      	ldr	r2, [r7, #8]
 80071f8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80071fc:	78fa      	ldrb	r2, [r7, #3]
 80071fe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3710      	adds	r7, #16
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}

0800720a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800720a:	b580      	push	{r7, lr}
 800720c:	b084      	sub	sp, #16
 800720e:	af00      	add	r7, sp, #0
 8007210:	6078      	str	r0, [r7, #4]
 8007212:	460b      	mov	r3, r1
 8007214:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	32b0      	adds	r2, #176	; 0xb0
 8007220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007224:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	32b0      	adds	r2, #176	; 0xb0
 8007230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d101      	bne.n	800723c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007238:	2303      	movs	r3, #3
 800723a:	e01a      	b.n	8007272 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800723c:	78fb      	ldrb	r3, [r7, #3]
 800723e:	4619      	mov	r1, r3
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f002 fadb 	bl	80097fc <USBD_LL_GetRxDataSize>
 8007246:	4602      	mov	r2, r0
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	33b0      	adds	r3, #176	; 0xb0
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	4413      	add	r3, r2
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007266:	68fa      	ldr	r2, [r7, #12]
 8007268:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800726c:	4611      	mov	r1, r2
 800726e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007270:	2300      	movs	r3, #0
}
 8007272:	4618      	mov	r0, r3
 8007274:	3710      	adds	r7, #16
 8007276:	46bd      	mov	sp, r7
 8007278:	bd80      	pop	{r7, pc}

0800727a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b084      	sub	sp, #16
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	32b0      	adds	r2, #176	; 0xb0
 800728c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007290:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007298:	2303      	movs	r3, #3
 800729a:	e025      	b.n	80072e8 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	33b0      	adds	r3, #176	; 0xb0
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	4413      	add	r3, r2
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d01a      	beq.n	80072e6 <USBD_CDC_EP0_RxReady+0x6c>
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80072b6:	2bff      	cmp	r3, #255	; 0xff
 80072b8:	d015      	beq.n	80072e6 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80072c0:	687a      	ldr	r2, [r7, #4]
 80072c2:	33b0      	adds	r3, #176	; 0xb0
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	4413      	add	r3, r2
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	68fa      	ldr	r2, [r7, #12]
 80072ce:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80072d2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80072da:	b292      	uxth	r2, r2
 80072dc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	22ff      	movs	r2, #255	; 0xff
 80072e2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b086      	sub	sp, #24
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80072f8:	2182      	movs	r1, #130	; 0x82
 80072fa:	4818      	ldr	r0, [pc, #96]	; (800735c <USBD_CDC_GetFSCfgDesc+0x6c>)
 80072fc:	f000 fd4f 	bl	8007d9e <USBD_GetEpDesc>
 8007300:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007302:	2101      	movs	r1, #1
 8007304:	4815      	ldr	r0, [pc, #84]	; (800735c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007306:	f000 fd4a 	bl	8007d9e <USBD_GetEpDesc>
 800730a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800730c:	2181      	movs	r1, #129	; 0x81
 800730e:	4813      	ldr	r0, [pc, #76]	; (800735c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007310:	f000 fd45 	bl	8007d9e <USBD_GetEpDesc>
 8007314:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d002      	beq.n	8007322 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	2210      	movs	r2, #16
 8007320:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d006      	beq.n	8007336 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	2200      	movs	r2, #0
 800732c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007330:	711a      	strb	r2, [r3, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d006      	beq.n	800734a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2200      	movs	r2, #0
 8007340:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007344:	711a      	strb	r2, [r3, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2243      	movs	r2, #67	; 0x43
 800734e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007350:	4b02      	ldr	r3, [pc, #8]	; (800735c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8007352:	4618      	mov	r0, r3
 8007354:	3718      	adds	r7, #24
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}
 800735a:	bf00      	nop
 800735c:	20000050 	.word	0x20000050

08007360 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b086      	sub	sp, #24
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007368:	2182      	movs	r1, #130	; 0x82
 800736a:	4818      	ldr	r0, [pc, #96]	; (80073cc <USBD_CDC_GetHSCfgDesc+0x6c>)
 800736c:	f000 fd17 	bl	8007d9e <USBD_GetEpDesc>
 8007370:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007372:	2101      	movs	r1, #1
 8007374:	4815      	ldr	r0, [pc, #84]	; (80073cc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007376:	f000 fd12 	bl	8007d9e <USBD_GetEpDesc>
 800737a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800737c:	2181      	movs	r1, #129	; 0x81
 800737e:	4813      	ldr	r0, [pc, #76]	; (80073cc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007380:	f000 fd0d 	bl	8007d9e <USBD_GetEpDesc>
 8007384:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d002      	beq.n	8007392 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	2210      	movs	r2, #16
 8007390:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d006      	beq.n	80073a6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007398:	693b      	ldr	r3, [r7, #16]
 800739a:	2200      	movs	r2, #0
 800739c:	711a      	strb	r2, [r3, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	f042 0202 	orr.w	r2, r2, #2
 80073a4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d006      	beq.n	80073ba <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	711a      	strb	r2, [r3, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	f042 0202 	orr.w	r2, r2, #2
 80073b8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2243      	movs	r2, #67	; 0x43
 80073be:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80073c0:	4b02      	ldr	r3, [pc, #8]	; (80073cc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3718      	adds	r7, #24
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	bf00      	nop
 80073cc:	20000050 	.word	0x20000050

080073d0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b086      	sub	sp, #24
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80073d8:	2182      	movs	r1, #130	; 0x82
 80073da:	4818      	ldr	r0, [pc, #96]	; (800743c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80073dc:	f000 fcdf 	bl	8007d9e <USBD_GetEpDesc>
 80073e0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80073e2:	2101      	movs	r1, #1
 80073e4:	4815      	ldr	r0, [pc, #84]	; (800743c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80073e6:	f000 fcda 	bl	8007d9e <USBD_GetEpDesc>
 80073ea:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80073ec:	2181      	movs	r1, #129	; 0x81
 80073ee:	4813      	ldr	r0, [pc, #76]	; (800743c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80073f0:	f000 fcd5 	bl	8007d9e <USBD_GetEpDesc>
 80073f4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d002      	beq.n	8007402 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	2210      	movs	r2, #16
 8007400:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d006      	beq.n	8007416 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	2200      	movs	r2, #0
 800740c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007410:	711a      	strb	r2, [r3, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d006      	beq.n	800742a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007424:	711a      	strb	r2, [r3, #4]
 8007426:	2200      	movs	r2, #0
 8007428:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2243      	movs	r2, #67	; 0x43
 800742e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007430:	4b02      	ldr	r3, [pc, #8]	; (800743c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8007432:	4618      	mov	r0, r3
 8007434:	3718      	adds	r7, #24
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	20000050 	.word	0x20000050

08007440 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	220a      	movs	r2, #10
 800744c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800744e:	4b03      	ldr	r3, [pc, #12]	; (800745c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007450:	4618      	mov	r0, r3
 8007452:	370c      	adds	r7, #12
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr
 800745c:	2000000c 	.word	0x2000000c

08007460 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d101      	bne.n	8007474 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007470:	2303      	movs	r3, #3
 8007472:	e009      	b.n	8007488 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800747a:	687a      	ldr	r2, [r7, #4]
 800747c:	33b0      	adds	r3, #176	; 0xb0
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	4413      	add	r3, r2
 8007482:	683a      	ldr	r2, [r7, #0]
 8007484:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007486:	2300      	movs	r3, #0
}
 8007488:	4618      	mov	r0, r3
 800748a:	370c      	adds	r7, #12
 800748c:	46bd      	mov	sp, r7
 800748e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007492:	4770      	bx	lr

08007494 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007494:	b480      	push	{r7}
 8007496:	b087      	sub	sp, #28
 8007498:	af00      	add	r7, sp, #0
 800749a:	60f8      	str	r0, [r7, #12]
 800749c:	60b9      	str	r1, [r7, #8]
 800749e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	32b0      	adds	r2, #176	; 0xb0
 80074aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074ae:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80074b0:	697b      	ldr	r3, [r7, #20]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d101      	bne.n	80074ba <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80074b6:	2303      	movs	r3, #3
 80074b8:	e008      	b.n	80074cc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	68ba      	ldr	r2, [r7, #8]
 80074be:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	371c      	adds	r7, #28
 80074d0:	46bd      	mov	sp, r7
 80074d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d6:	4770      	bx	lr

080074d8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80074d8:	b480      	push	{r7}
 80074da:	b085      	sub	sp, #20
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
 80074e0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	32b0      	adds	r2, #176	; 0xb0
 80074ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074f0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d101      	bne.n	80074fc <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80074f8:	2303      	movs	r3, #3
 80074fa:	e004      	b.n	8007506 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	683a      	ldr	r2, [r7, #0]
 8007500:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007504:	2300      	movs	r3, #0
}
 8007506:	4618      	mov	r0, r3
 8007508:	3714      	adds	r7, #20
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr
	...

08007514 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	32b0      	adds	r2, #176	; 0xb0
 8007526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800752a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800752c:	2301      	movs	r3, #1
 800752e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007536:	2303      	movs	r3, #3
 8007538:	e025      	b.n	8007586 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007540:	2b00      	cmp	r3, #0
 8007542:	d11f      	bne.n	8007584 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	2201      	movs	r2, #1
 8007548:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800754c:	4b10      	ldr	r3, [pc, #64]	; (8007590 <USBD_CDC_TransmitPacket+0x7c>)
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	f003 020f 	and.w	r2, r3, #15
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	4613      	mov	r3, r2
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	4413      	add	r3, r2
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	4403      	add	r3, r0
 8007566:	3318      	adds	r3, #24
 8007568:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800756a:	4b09      	ldr	r3, [pc, #36]	; (8007590 <USBD_CDC_TransmitPacket+0x7c>)
 800756c:	7819      	ldrb	r1, [r3, #0]
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f002 f8ce 	bl	800971c <USBD_LL_Transmit>

    ret = USBD_OK;
 8007580:	2300      	movs	r3, #0
 8007582:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007584:	7bfb      	ldrb	r3, [r7, #15]
}
 8007586:	4618      	mov	r0, r3
 8007588:	3710      	adds	r7, #16
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	20000093 	.word	0x20000093

08007594 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b084      	sub	sp, #16
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	32b0      	adds	r2, #176	; 0xb0
 80075a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075aa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	32b0      	adds	r2, #176	; 0xb0
 80075b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d101      	bne.n	80075c2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80075be:	2303      	movs	r3, #3
 80075c0:	e018      	b.n	80075f4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	7c1b      	ldrb	r3, [r3, #16]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d10a      	bne.n	80075e0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80075ca:	4b0c      	ldr	r3, [pc, #48]	; (80075fc <USBD_CDC_ReceivePacket+0x68>)
 80075cc:	7819      	ldrb	r1, [r3, #0]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80075d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f002 f8d7 	bl	800978c <USBD_LL_PrepareReceive>
 80075de:	e008      	b.n	80075f2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80075e0:	4b06      	ldr	r3, [pc, #24]	; (80075fc <USBD_CDC_ReceivePacket+0x68>)
 80075e2:	7819      	ldrb	r1, [r3, #0]
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80075ea:	2340      	movs	r3, #64	; 0x40
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f002 f8cd 	bl	800978c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3710      	adds	r7, #16
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}
 80075fc:	20000094 	.word	0x20000094

08007600 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b086      	sub	sp, #24
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	4613      	mov	r3, r2
 800760c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d101      	bne.n	8007618 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007614:	2303      	movs	r3, #3
 8007616:	e01f      	b.n	8007658 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2200      	movs	r2, #0
 800761c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d003      	beq.n	800763e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2201      	movs	r2, #1
 8007642:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	79fa      	ldrb	r2, [r7, #7]
 800764a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f001 fea5 	bl	800939c <USBD_LL_Init>
 8007652:	4603      	mov	r3, r0
 8007654:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007656:	7dfb      	ldrb	r3, [r7, #23]
}
 8007658:	4618      	mov	r0, r3
 800765a:	3718      	adds	r7, #24
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b084      	sub	sp, #16
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800766a:	2300      	movs	r3, #0
 800766c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d101      	bne.n	8007678 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007674:	2303      	movs	r3, #3
 8007676:	e025      	b.n	80076c4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	32ae      	adds	r2, #174	; 0xae
 800768a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800768e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007690:	2b00      	cmp	r3, #0
 8007692:	d00f      	beq.n	80076b4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	32ae      	adds	r2, #174	; 0xae
 800769e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076a4:	f107 020e 	add.w	r2, r7, #14
 80076a8:	4610      	mov	r0, r2
 80076aa:	4798      	blx	r3
 80076ac:	4602      	mov	r2, r0
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80076ba:	1c5a      	adds	r2, r3, #1
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80076c2:	2300      	movs	r3, #0
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3710      	adds	r7, #16
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b082      	sub	sp, #8
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f001 fead 	bl	8009434 <USBD_LL_Start>
 80076da:	4603      	mov	r3, r0
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3708      	adds	r7, #8
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80076e4:	b480      	push	{r7}
 80076e6:	b083      	sub	sp, #12
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80076ec:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	370c      	adds	r7, #12
 80076f2:	46bd      	mov	sp, r7
 80076f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f8:	4770      	bx	lr

080076fa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b084      	sub	sp, #16
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
 8007702:	460b      	mov	r3, r1
 8007704:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007706:	2300      	movs	r3, #0
 8007708:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007710:	2b00      	cmp	r3, #0
 8007712:	d009      	beq.n	8007728 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	78fa      	ldrb	r2, [r7, #3]
 800771e:	4611      	mov	r1, r2
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	4798      	blx	r3
 8007724:	4603      	mov	r3, r0
 8007726:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007728:	7bfb      	ldrb	r3, [r7, #15]
}
 800772a:	4618      	mov	r0, r3
 800772c:	3710      	adds	r7, #16
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}

08007732 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007732:	b580      	push	{r7, lr}
 8007734:	b084      	sub	sp, #16
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
 800773a:	460b      	mov	r3, r1
 800773c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800773e:	2300      	movs	r3, #0
 8007740:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	78fa      	ldrb	r2, [r7, #3]
 800774c:	4611      	mov	r1, r2
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	4798      	blx	r3
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d001      	beq.n	800775c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007758:	2303      	movs	r3, #3
 800775a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800775c:	7bfb      	ldrb	r3, [r7, #15]
}
 800775e:	4618      	mov	r0, r3
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007766:	b580      	push	{r7, lr}
 8007768:	b084      	sub	sp, #16
 800776a:	af00      	add	r7, sp, #0
 800776c:	6078      	str	r0, [r7, #4]
 800776e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007776:	6839      	ldr	r1, [r7, #0]
 8007778:	4618      	mov	r0, r3
 800777a:	f001 f938 	bl	80089ee <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2201      	movs	r2, #1
 8007782:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800778c:	461a      	mov	r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800779a:	f003 031f 	and.w	r3, r3, #31
 800779e:	2b02      	cmp	r3, #2
 80077a0:	d01a      	beq.n	80077d8 <USBD_LL_SetupStage+0x72>
 80077a2:	2b02      	cmp	r3, #2
 80077a4:	d822      	bhi.n	80077ec <USBD_LL_SetupStage+0x86>
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d002      	beq.n	80077b0 <USBD_LL_SetupStage+0x4a>
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d00a      	beq.n	80077c4 <USBD_LL_SetupStage+0x5e>
 80077ae:	e01d      	b.n	80077ec <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80077b6:	4619      	mov	r1, r3
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 fb65 	bl	8007e88 <USBD_StdDevReq>
 80077be:	4603      	mov	r3, r0
 80077c0:	73fb      	strb	r3, [r7, #15]
      break;
 80077c2:	e020      	b.n	8007806 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80077ca:	4619      	mov	r1, r3
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 fbcd 	bl	8007f6c <USBD_StdItfReq>
 80077d2:	4603      	mov	r3, r0
 80077d4:	73fb      	strb	r3, [r7, #15]
      break;
 80077d6:	e016      	b.n	8007806 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80077de:	4619      	mov	r1, r3
 80077e0:	6878      	ldr	r0, [r7, #4]
 80077e2:	f000 fc2f 	bl	8008044 <USBD_StdEPReq>
 80077e6:	4603      	mov	r3, r0
 80077e8:	73fb      	strb	r3, [r7, #15]
      break;
 80077ea:	e00c      	b.n	8007806 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80077f2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	4619      	mov	r1, r3
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f001 fec0 	bl	8009580 <USBD_LL_StallEP>
 8007800:	4603      	mov	r3, r0
 8007802:	73fb      	strb	r3, [r7, #15]
      break;
 8007804:	bf00      	nop
  }

  return ret;
 8007806:	7bfb      	ldrb	r3, [r7, #15]
}
 8007808:	4618      	mov	r0, r3
 800780a:	3710      	adds	r7, #16
 800780c:	46bd      	mov	sp, r7
 800780e:	bd80      	pop	{r7, pc}

08007810 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b086      	sub	sp, #24
 8007814:	af00      	add	r7, sp, #0
 8007816:	60f8      	str	r0, [r7, #12]
 8007818:	460b      	mov	r3, r1
 800781a:	607a      	str	r2, [r7, #4]
 800781c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800781e:	2300      	movs	r3, #0
 8007820:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007822:	7afb      	ldrb	r3, [r7, #11]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d16e      	bne.n	8007906 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800782e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007836:	2b03      	cmp	r3, #3
 8007838:	f040 8098 	bne.w	800796c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	689a      	ldr	r2, [r3, #8]
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	429a      	cmp	r2, r3
 8007846:	d913      	bls.n	8007870 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	689a      	ldr	r2, [r3, #8]
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	1ad2      	subs	r2, r2, r3
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	68da      	ldr	r2, [r3, #12]
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	4293      	cmp	r3, r2
 8007860:	bf28      	it	cs
 8007862:	4613      	movcs	r3, r2
 8007864:	461a      	mov	r2, r3
 8007866:	6879      	ldr	r1, [r7, #4]
 8007868:	68f8      	ldr	r0, [r7, #12]
 800786a:	f001 f9b4 	bl	8008bd6 <USBD_CtlContinueRx>
 800786e:	e07d      	b.n	800796c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007876:	f003 031f 	and.w	r3, r3, #31
 800787a:	2b02      	cmp	r3, #2
 800787c:	d014      	beq.n	80078a8 <USBD_LL_DataOutStage+0x98>
 800787e:	2b02      	cmp	r3, #2
 8007880:	d81d      	bhi.n	80078be <USBD_LL_DataOutStage+0xae>
 8007882:	2b00      	cmp	r3, #0
 8007884:	d002      	beq.n	800788c <USBD_LL_DataOutStage+0x7c>
 8007886:	2b01      	cmp	r3, #1
 8007888:	d003      	beq.n	8007892 <USBD_LL_DataOutStage+0x82>
 800788a:	e018      	b.n	80078be <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800788c:	2300      	movs	r3, #0
 800788e:	75bb      	strb	r3, [r7, #22]
            break;
 8007890:	e018      	b.n	80078c4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007898:	b2db      	uxtb	r3, r3
 800789a:	4619      	mov	r1, r3
 800789c:	68f8      	ldr	r0, [r7, #12]
 800789e:	f000 fa64 	bl	8007d6a <USBD_CoreFindIF>
 80078a2:	4603      	mov	r3, r0
 80078a4:	75bb      	strb	r3, [r7, #22]
            break;
 80078a6:	e00d      	b.n	80078c4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	4619      	mov	r1, r3
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 fa66 	bl	8007d84 <USBD_CoreFindEP>
 80078b8:	4603      	mov	r3, r0
 80078ba:	75bb      	strb	r3, [r7, #22]
            break;
 80078bc:	e002      	b.n	80078c4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80078be:	2300      	movs	r3, #0
 80078c0:	75bb      	strb	r3, [r7, #22]
            break;
 80078c2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80078c4:	7dbb      	ldrb	r3, [r7, #22]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d119      	bne.n	80078fe <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	2b03      	cmp	r3, #3
 80078d4:	d113      	bne.n	80078fe <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80078d6:	7dba      	ldrb	r2, [r7, #22]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	32ae      	adds	r2, #174	; 0xae
 80078dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078e0:	691b      	ldr	r3, [r3, #16]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00b      	beq.n	80078fe <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80078e6:	7dba      	ldrb	r2, [r7, #22]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80078ee:	7dba      	ldrb	r2, [r7, #22]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	32ae      	adds	r2, #174	; 0xae
 80078f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078f8:	691b      	ldr	r3, [r3, #16]
 80078fa:	68f8      	ldr	r0, [r7, #12]
 80078fc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80078fe:	68f8      	ldr	r0, [r7, #12]
 8007900:	f001 f97a 	bl	8008bf8 <USBD_CtlSendStatus>
 8007904:	e032      	b.n	800796c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007906:	7afb      	ldrb	r3, [r7, #11]
 8007908:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800790c:	b2db      	uxtb	r3, r3
 800790e:	4619      	mov	r1, r3
 8007910:	68f8      	ldr	r0, [r7, #12]
 8007912:	f000 fa37 	bl	8007d84 <USBD_CoreFindEP>
 8007916:	4603      	mov	r3, r0
 8007918:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800791a:	7dbb      	ldrb	r3, [r7, #22]
 800791c:	2bff      	cmp	r3, #255	; 0xff
 800791e:	d025      	beq.n	800796c <USBD_LL_DataOutStage+0x15c>
 8007920:	7dbb      	ldrb	r3, [r7, #22]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d122      	bne.n	800796c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800792c:	b2db      	uxtb	r3, r3
 800792e:	2b03      	cmp	r3, #3
 8007930:	d117      	bne.n	8007962 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007932:	7dba      	ldrb	r2, [r7, #22]
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	32ae      	adds	r2, #174	; 0xae
 8007938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800793c:	699b      	ldr	r3, [r3, #24]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00f      	beq.n	8007962 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007942:	7dba      	ldrb	r2, [r7, #22]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800794a:	7dba      	ldrb	r2, [r7, #22]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	32ae      	adds	r2, #174	; 0xae
 8007950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007954:	699b      	ldr	r3, [r3, #24]
 8007956:	7afa      	ldrb	r2, [r7, #11]
 8007958:	4611      	mov	r1, r2
 800795a:	68f8      	ldr	r0, [r7, #12]
 800795c:	4798      	blx	r3
 800795e:	4603      	mov	r3, r0
 8007960:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007962:	7dfb      	ldrb	r3, [r7, #23]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d001      	beq.n	800796c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007968:	7dfb      	ldrb	r3, [r7, #23]
 800796a:	e000      	b.n	800796e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800796c:	2300      	movs	r3, #0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3718      	adds	r7, #24
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}

08007976 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007976:	b580      	push	{r7, lr}
 8007978:	b086      	sub	sp, #24
 800797a:	af00      	add	r7, sp, #0
 800797c:	60f8      	str	r0, [r7, #12]
 800797e:	460b      	mov	r3, r1
 8007980:	607a      	str	r2, [r7, #4]
 8007982:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007984:	7afb      	ldrb	r3, [r7, #11]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d16f      	bne.n	8007a6a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	3314      	adds	r3, #20
 800798e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007996:	2b02      	cmp	r3, #2
 8007998:	d15a      	bne.n	8007a50 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	689a      	ldr	r2, [r3, #8]
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d914      	bls.n	80079d0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	689a      	ldr	r2, [r3, #8]
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	68db      	ldr	r3, [r3, #12]
 80079ae:	1ad2      	subs	r2, r2, r3
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	461a      	mov	r2, r3
 80079ba:	6879      	ldr	r1, [r7, #4]
 80079bc:	68f8      	ldr	r0, [r7, #12]
 80079be:	f001 f8dc 	bl	8008b7a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80079c2:	2300      	movs	r3, #0
 80079c4:	2200      	movs	r2, #0
 80079c6:	2100      	movs	r1, #0
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f001 fedf 	bl	800978c <USBD_LL_PrepareReceive>
 80079ce:	e03f      	b.n	8007a50 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	68da      	ldr	r2, [r3, #12]
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	429a      	cmp	r2, r3
 80079da:	d11c      	bne.n	8007a16 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80079dc:	693b      	ldr	r3, [r7, #16]
 80079de:	685a      	ldr	r2, [r3, #4]
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d316      	bcc.n	8007a16 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	685a      	ldr	r2, [r3, #4]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80079f2:	429a      	cmp	r2, r3
 80079f4:	d20f      	bcs.n	8007a16 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80079f6:	2200      	movs	r2, #0
 80079f8:	2100      	movs	r1, #0
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f001 f8bd 	bl	8008b7a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2200      	movs	r2, #0
 8007a04:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007a08:	2300      	movs	r3, #0
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	2100      	movs	r1, #0
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	f001 febc 	bl	800978c <USBD_LL_PrepareReceive>
 8007a14:	e01c      	b.n	8007a50 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	2b03      	cmp	r3, #3
 8007a20:	d10f      	bne.n	8007a42 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d009      	beq.n	8007a42 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2200      	movs	r2, #0
 8007a32:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	68f8      	ldr	r0, [r7, #12]
 8007a40:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007a42:	2180      	movs	r1, #128	; 0x80
 8007a44:	68f8      	ldr	r0, [r7, #12]
 8007a46:	f001 fd9b 	bl	8009580 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007a4a:	68f8      	ldr	r0, [r7, #12]
 8007a4c:	f001 f8e7 	bl	8008c1e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d03a      	beq.n	8007ad0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f7ff fe42 	bl	80076e4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007a68:	e032      	b.n	8007ad0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007a6a:	7afb      	ldrb	r3, [r7, #11]
 8007a6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	4619      	mov	r1, r3
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 f985 	bl	8007d84 <USBD_CoreFindEP>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a7e:	7dfb      	ldrb	r3, [r7, #23]
 8007a80:	2bff      	cmp	r3, #255	; 0xff
 8007a82:	d025      	beq.n	8007ad0 <USBD_LL_DataInStage+0x15a>
 8007a84:	7dfb      	ldrb	r3, [r7, #23]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d122      	bne.n	8007ad0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a90:	b2db      	uxtb	r3, r3
 8007a92:	2b03      	cmp	r3, #3
 8007a94:	d11c      	bne.n	8007ad0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007a96:	7dfa      	ldrb	r2, [r7, #23]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	32ae      	adds	r2, #174	; 0xae
 8007a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d014      	beq.n	8007ad0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007aa6:	7dfa      	ldrb	r2, [r7, #23]
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007aae:	7dfa      	ldrb	r2, [r7, #23]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	32ae      	adds	r2, #174	; 0xae
 8007ab4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	7afa      	ldrb	r2, [r7, #11]
 8007abc:	4611      	mov	r1, r2
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	4798      	blx	r3
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007ac6:	7dbb      	ldrb	r3, [r7, #22]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d001      	beq.n	8007ad0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007acc:	7dbb      	ldrb	r3, [r7, #22]
 8007ace:	e000      	b.n	8007ad2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3718      	adds	r7, #24
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}

08007ada <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b084      	sub	sp, #16
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2201      	movs	r2, #1
 8007aea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d014      	beq.n	8007b40 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00e      	beq.n	8007b40 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b28:	685b      	ldr	r3, [r3, #4]
 8007b2a:	687a      	ldr	r2, [r7, #4]
 8007b2c:	6852      	ldr	r2, [r2, #4]
 8007b2e:	b2d2      	uxtb	r2, r2
 8007b30:	4611      	mov	r1, r2
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	4798      	blx	r3
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d001      	beq.n	8007b40 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007b3c:	2303      	movs	r3, #3
 8007b3e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007b40:	2340      	movs	r3, #64	; 0x40
 8007b42:	2200      	movs	r2, #0
 8007b44:	2100      	movs	r1, #0
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f001 fca6 	bl	8009498 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2240      	movs	r2, #64	; 0x40
 8007b58:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007b5c:	2340      	movs	r3, #64	; 0x40
 8007b5e:	2200      	movs	r2, #0
 8007b60:	2180      	movs	r1, #128	; 0x80
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f001 fc98 	bl	8009498 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2240      	movs	r2, #64	; 0x40
 8007b72:	621a      	str	r2, [r3, #32]

  return ret;
 8007b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3710      	adds	r7, #16
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}

08007b7e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007b7e:	b480      	push	{r7}
 8007b80:	b083      	sub	sp, #12
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
 8007b86:	460b      	mov	r3, r1
 8007b88:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	78fa      	ldrb	r2, [r7, #3]
 8007b8e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	370c      	adds	r7, #12
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr

08007b9e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007b9e:	b480      	push	{r7}
 8007ba0:	b083      	sub	sp, #12
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bac:	b2db      	uxtb	r3, r3
 8007bae:	2b04      	cmp	r3, #4
 8007bb0:	d006      	beq.n	8007bc0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bb8:	b2da      	uxtb	r2, r3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2204      	movs	r2, #4
 8007bc4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007bc8:	2300      	movs	r3, #0
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	370c      	adds	r7, #12
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd4:	4770      	bx	lr

08007bd6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007bd6:	b480      	push	{r7}
 8007bd8:	b083      	sub	sp, #12
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	2b04      	cmp	r3, #4
 8007be8:	d106      	bne.n	8007bf8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8007bf0:	b2da      	uxtb	r2, r3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	370c      	adds	r7, #12
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr

08007c06 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007c06:	b580      	push	{r7, lr}
 8007c08:	b082      	sub	sp, #8
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	2b03      	cmp	r3, #3
 8007c18:	d110      	bne.n	8007c3c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00b      	beq.n	8007c3c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c2a:	69db      	ldr	r3, [r3, #28]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d005      	beq.n	8007c3c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c36:	69db      	ldr	r3, [r3, #28]
 8007c38:	6878      	ldr	r0, [r7, #4]
 8007c3a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007c3c:	2300      	movs	r3, #0
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3708      	adds	r7, #8
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}

08007c46 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007c46:	b580      	push	{r7, lr}
 8007c48:	b082      	sub	sp, #8
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6078      	str	r0, [r7, #4]
 8007c4e:	460b      	mov	r3, r1
 8007c50:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	32ae      	adds	r2, #174	; 0xae
 8007c5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d101      	bne.n	8007c68 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007c64:	2303      	movs	r3, #3
 8007c66:	e01c      	b.n	8007ca2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	2b03      	cmp	r3, #3
 8007c72:	d115      	bne.n	8007ca0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	32ae      	adds	r2, #174	; 0xae
 8007c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c82:	6a1b      	ldr	r3, [r3, #32]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d00b      	beq.n	8007ca0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	32ae      	adds	r2, #174	; 0xae
 8007c92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c96:	6a1b      	ldr	r3, [r3, #32]
 8007c98:	78fa      	ldrb	r2, [r7, #3]
 8007c9a:	4611      	mov	r1, r2
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007ca0:	2300      	movs	r3, #0
}
 8007ca2:	4618      	mov	r0, r3
 8007ca4:	3708      	adds	r7, #8
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}

08007caa <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007caa:	b580      	push	{r7, lr}
 8007cac:	b082      	sub	sp, #8
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	6078      	str	r0, [r7, #4]
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	32ae      	adds	r2, #174	; 0xae
 8007cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d101      	bne.n	8007ccc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007cc8:	2303      	movs	r3, #3
 8007cca:	e01c      	b.n	8007d06 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	2b03      	cmp	r3, #3
 8007cd6:	d115      	bne.n	8007d04 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	32ae      	adds	r2, #174	; 0xae
 8007ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00b      	beq.n	8007d04 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	32ae      	adds	r2, #174	; 0xae
 8007cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cfc:	78fa      	ldrb	r2, [r7, #3]
 8007cfe:	4611      	mov	r1, r2
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007d04:	2300      	movs	r3, #0
}
 8007d06:	4618      	mov	r0, r3
 8007d08:	3708      	adds	r7, #8
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007d0e:	b480      	push	{r7}
 8007d10:	b083      	sub	sp, #12
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b084      	sub	sp, #16
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d00e      	beq.n	8007d60 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	687a      	ldr	r2, [r7, #4]
 8007d4c:	6852      	ldr	r2, [r2, #4]
 8007d4e:	b2d2      	uxtb	r2, r2
 8007d50:	4611      	mov	r1, r2
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	4798      	blx	r3
 8007d56:	4603      	mov	r3, r0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d001      	beq.n	8007d60 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007d5c:	2303      	movs	r3, #3
 8007d5e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3710      	adds	r7, #16
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}

08007d6a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007d6a:	b480      	push	{r7}
 8007d6c:	b083      	sub	sp, #12
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
 8007d72:	460b      	mov	r3, r1
 8007d74:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007d76:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	370c      	adds	r7, #12
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
 8007d8c:	460b      	mov	r3, r1
 8007d8e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007d90:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	370c      	adds	r7, #12
 8007d96:	46bd      	mov	sp, r7
 8007d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9c:	4770      	bx	lr

08007d9e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007d9e:	b580      	push	{r7, lr}
 8007da0:	b086      	sub	sp, #24
 8007da2:	af00      	add	r7, sp, #0
 8007da4:	6078      	str	r0, [r7, #4]
 8007da6:	460b      	mov	r3, r1
 8007da8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007db2:	2300      	movs	r3, #0
 8007db4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	885b      	ldrh	r3, [r3, #2]
 8007dba:	b29a      	uxth	r2, r3
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	b29b      	uxth	r3, r3
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d920      	bls.n	8007e08 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	781b      	ldrb	r3, [r3, #0]
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007dce:	e013      	b.n	8007df8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007dd0:	f107 030a 	add.w	r3, r7, #10
 8007dd4:	4619      	mov	r1, r3
 8007dd6:	6978      	ldr	r0, [r7, #20]
 8007dd8:	f000 f81b 	bl	8007e12 <USBD_GetNextDesc>
 8007ddc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	785b      	ldrb	r3, [r3, #1]
 8007de2:	2b05      	cmp	r3, #5
 8007de4:	d108      	bne.n	8007df8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	789b      	ldrb	r3, [r3, #2]
 8007dee:	78fa      	ldrb	r2, [r7, #3]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d008      	beq.n	8007e06 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007df4:	2300      	movs	r3, #0
 8007df6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	885b      	ldrh	r3, [r3, #2]
 8007dfc:	b29a      	uxth	r2, r3
 8007dfe:	897b      	ldrh	r3, [r7, #10]
 8007e00:	429a      	cmp	r2, r3
 8007e02:	d8e5      	bhi.n	8007dd0 <USBD_GetEpDesc+0x32>
 8007e04:	e000      	b.n	8007e08 <USBD_GetEpDesc+0x6a>
          break;
 8007e06:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007e08:	693b      	ldr	r3, [r7, #16]
}
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	3718      	adds	r7, #24
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}

08007e12 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007e12:	b480      	push	{r7}
 8007e14:	b085      	sub	sp, #20
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	6078      	str	r0, [r7, #4]
 8007e1a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	881a      	ldrh	r2, [r3, #0]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	b29b      	uxth	r3, r3
 8007e2a:	4413      	add	r3, r2
 8007e2c:	b29a      	uxth	r2, r3
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	461a      	mov	r2, r3
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3714      	adds	r7, #20
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b087      	sub	sp, #28
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	781b      	ldrb	r3, [r3, #0]
 8007e5c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	3301      	adds	r3, #1
 8007e62:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007e6a:	8a3b      	ldrh	r3, [r7, #16]
 8007e6c:	021b      	lsls	r3, r3, #8
 8007e6e:	b21a      	sxth	r2, r3
 8007e70:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007e74:	4313      	orrs	r3, r2
 8007e76:	b21b      	sxth	r3, r3
 8007e78:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007e7a:	89fb      	ldrh	r3, [r7, #14]
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	371c      	adds	r7, #28
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e92:	2300      	movs	r3, #0
 8007e94:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	781b      	ldrb	r3, [r3, #0]
 8007e9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e9e:	2b40      	cmp	r3, #64	; 0x40
 8007ea0:	d005      	beq.n	8007eae <USBD_StdDevReq+0x26>
 8007ea2:	2b40      	cmp	r3, #64	; 0x40
 8007ea4:	d857      	bhi.n	8007f56 <USBD_StdDevReq+0xce>
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00f      	beq.n	8007eca <USBD_StdDevReq+0x42>
 8007eaa:	2b20      	cmp	r3, #32
 8007eac:	d153      	bne.n	8007f56 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	32ae      	adds	r2, #174	; 0xae
 8007eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	6839      	ldr	r1, [r7, #0]
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	4798      	blx	r3
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	73fb      	strb	r3, [r7, #15]
      break;
 8007ec8:	e04a      	b.n	8007f60 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	785b      	ldrb	r3, [r3, #1]
 8007ece:	2b09      	cmp	r3, #9
 8007ed0:	d83b      	bhi.n	8007f4a <USBD_StdDevReq+0xc2>
 8007ed2:	a201      	add	r2, pc, #4	; (adr r2, 8007ed8 <USBD_StdDevReq+0x50>)
 8007ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed8:	08007f2d 	.word	0x08007f2d
 8007edc:	08007f41 	.word	0x08007f41
 8007ee0:	08007f4b 	.word	0x08007f4b
 8007ee4:	08007f37 	.word	0x08007f37
 8007ee8:	08007f4b 	.word	0x08007f4b
 8007eec:	08007f0b 	.word	0x08007f0b
 8007ef0:	08007f01 	.word	0x08007f01
 8007ef4:	08007f4b 	.word	0x08007f4b
 8007ef8:	08007f23 	.word	0x08007f23
 8007efc:	08007f15 	.word	0x08007f15
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007f00:	6839      	ldr	r1, [r7, #0]
 8007f02:	6878      	ldr	r0, [r7, #4]
 8007f04:	f000 fa3c 	bl	8008380 <USBD_GetDescriptor>
          break;
 8007f08:	e024      	b.n	8007f54 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007f0a:	6839      	ldr	r1, [r7, #0]
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 fbcb 	bl	80086a8 <USBD_SetAddress>
          break;
 8007f12:	e01f      	b.n	8007f54 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007f14:	6839      	ldr	r1, [r7, #0]
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f000 fc0a 	bl	8008730 <USBD_SetConfig>
 8007f1c:	4603      	mov	r3, r0
 8007f1e:	73fb      	strb	r3, [r7, #15]
          break;
 8007f20:	e018      	b.n	8007f54 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007f22:	6839      	ldr	r1, [r7, #0]
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f000 fcad 	bl	8008884 <USBD_GetConfig>
          break;
 8007f2a:	e013      	b.n	8007f54 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007f2c:	6839      	ldr	r1, [r7, #0]
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 fcde 	bl	80088f0 <USBD_GetStatus>
          break;
 8007f34:	e00e      	b.n	8007f54 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007f36:	6839      	ldr	r1, [r7, #0]
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 fd0d 	bl	8008958 <USBD_SetFeature>
          break;
 8007f3e:	e009      	b.n	8007f54 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007f40:	6839      	ldr	r1, [r7, #0]
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 fd31 	bl	80089aa <USBD_ClrFeature>
          break;
 8007f48:	e004      	b.n	8007f54 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007f4a:	6839      	ldr	r1, [r7, #0]
 8007f4c:	6878      	ldr	r0, [r7, #4]
 8007f4e:	f000 fd88 	bl	8008a62 <USBD_CtlError>
          break;
 8007f52:	bf00      	nop
      }
      break;
 8007f54:	e004      	b.n	8007f60 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007f56:	6839      	ldr	r1, [r7, #0]
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f000 fd82 	bl	8008a62 <USBD_CtlError>
      break;
 8007f5e:	bf00      	nop
  }

  return ret;
 8007f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f62:	4618      	mov	r0, r3
 8007f64:	3710      	adds	r7, #16
 8007f66:	46bd      	mov	sp, r7
 8007f68:	bd80      	pop	{r7, pc}
 8007f6a:	bf00      	nop

08007f6c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f76:	2300      	movs	r3, #0
 8007f78:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	781b      	ldrb	r3, [r3, #0]
 8007f7e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007f82:	2b40      	cmp	r3, #64	; 0x40
 8007f84:	d005      	beq.n	8007f92 <USBD_StdItfReq+0x26>
 8007f86:	2b40      	cmp	r3, #64	; 0x40
 8007f88:	d852      	bhi.n	8008030 <USBD_StdItfReq+0xc4>
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d001      	beq.n	8007f92 <USBD_StdItfReq+0x26>
 8007f8e:	2b20      	cmp	r3, #32
 8007f90:	d14e      	bne.n	8008030 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	3b01      	subs	r3, #1
 8007f9c:	2b02      	cmp	r3, #2
 8007f9e:	d840      	bhi.n	8008022 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	889b      	ldrh	r3, [r3, #4]
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	2b01      	cmp	r3, #1
 8007fa8:	d836      	bhi.n	8008018 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	889b      	ldrh	r3, [r3, #4]
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	4619      	mov	r1, r3
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f7ff fed9 	bl	8007d6a <USBD_CoreFindIF>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007fbc:	7bbb      	ldrb	r3, [r7, #14]
 8007fbe:	2bff      	cmp	r3, #255	; 0xff
 8007fc0:	d01d      	beq.n	8007ffe <USBD_StdItfReq+0x92>
 8007fc2:	7bbb      	ldrb	r3, [r7, #14]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d11a      	bne.n	8007ffe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007fc8:	7bba      	ldrb	r2, [r7, #14]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	32ae      	adds	r2, #174	; 0xae
 8007fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fd2:	689b      	ldr	r3, [r3, #8]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d00f      	beq.n	8007ff8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007fd8:	7bba      	ldrb	r2, [r7, #14]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007fe0:	7bba      	ldrb	r2, [r7, #14]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	32ae      	adds	r2, #174	; 0xae
 8007fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	6839      	ldr	r1, [r7, #0]
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	4798      	blx	r3
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007ff6:	e004      	b.n	8008002 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007ff8:	2303      	movs	r3, #3
 8007ffa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007ffc:	e001      	b.n	8008002 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007ffe:	2303      	movs	r3, #3
 8008000:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	88db      	ldrh	r3, [r3, #6]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d110      	bne.n	800802c <USBD_StdItfReq+0xc0>
 800800a:	7bfb      	ldrb	r3, [r7, #15]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d10d      	bne.n	800802c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 fdf1 	bl	8008bf8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008016:	e009      	b.n	800802c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008018:	6839      	ldr	r1, [r7, #0]
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f000 fd21 	bl	8008a62 <USBD_CtlError>
          break;
 8008020:	e004      	b.n	800802c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008022:	6839      	ldr	r1, [r7, #0]
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 fd1c 	bl	8008a62 <USBD_CtlError>
          break;
 800802a:	e000      	b.n	800802e <USBD_StdItfReq+0xc2>
          break;
 800802c:	bf00      	nop
      }
      break;
 800802e:	e004      	b.n	800803a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008030:	6839      	ldr	r1, [r7, #0]
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 fd15 	bl	8008a62 <USBD_CtlError>
      break;
 8008038:	bf00      	nop
  }

  return ret;
 800803a:	7bfb      	ldrb	r3, [r7, #15]
}
 800803c:	4618      	mov	r0, r3
 800803e:	3710      	adds	r7, #16
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
 800804c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800804e:	2300      	movs	r3, #0
 8008050:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	889b      	ldrh	r3, [r3, #4]
 8008056:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008060:	2b40      	cmp	r3, #64	; 0x40
 8008062:	d007      	beq.n	8008074 <USBD_StdEPReq+0x30>
 8008064:	2b40      	cmp	r3, #64	; 0x40
 8008066:	f200 817f 	bhi.w	8008368 <USBD_StdEPReq+0x324>
 800806a:	2b00      	cmp	r3, #0
 800806c:	d02a      	beq.n	80080c4 <USBD_StdEPReq+0x80>
 800806e:	2b20      	cmp	r3, #32
 8008070:	f040 817a 	bne.w	8008368 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008074:	7bbb      	ldrb	r3, [r7, #14]
 8008076:	4619      	mov	r1, r3
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f7ff fe83 	bl	8007d84 <USBD_CoreFindEP>
 800807e:	4603      	mov	r3, r0
 8008080:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008082:	7b7b      	ldrb	r3, [r7, #13]
 8008084:	2bff      	cmp	r3, #255	; 0xff
 8008086:	f000 8174 	beq.w	8008372 <USBD_StdEPReq+0x32e>
 800808a:	7b7b      	ldrb	r3, [r7, #13]
 800808c:	2b00      	cmp	r3, #0
 800808e:	f040 8170 	bne.w	8008372 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008092:	7b7a      	ldrb	r2, [r7, #13]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800809a:	7b7a      	ldrb	r2, [r7, #13]
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	32ae      	adds	r2, #174	; 0xae
 80080a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080a4:	689b      	ldr	r3, [r3, #8]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	f000 8163 	beq.w	8008372 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80080ac:	7b7a      	ldrb	r2, [r7, #13]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	32ae      	adds	r2, #174	; 0xae
 80080b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	6839      	ldr	r1, [r7, #0]
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	4798      	blx	r3
 80080be:	4603      	mov	r3, r0
 80080c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80080c2:	e156      	b.n	8008372 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	785b      	ldrb	r3, [r3, #1]
 80080c8:	2b03      	cmp	r3, #3
 80080ca:	d008      	beq.n	80080de <USBD_StdEPReq+0x9a>
 80080cc:	2b03      	cmp	r3, #3
 80080ce:	f300 8145 	bgt.w	800835c <USBD_StdEPReq+0x318>
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	f000 809b 	beq.w	800820e <USBD_StdEPReq+0x1ca>
 80080d8:	2b01      	cmp	r3, #1
 80080da:	d03c      	beq.n	8008156 <USBD_StdEPReq+0x112>
 80080dc:	e13e      	b.n	800835c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	2b02      	cmp	r3, #2
 80080e8:	d002      	beq.n	80080f0 <USBD_StdEPReq+0xac>
 80080ea:	2b03      	cmp	r3, #3
 80080ec:	d016      	beq.n	800811c <USBD_StdEPReq+0xd8>
 80080ee:	e02c      	b.n	800814a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80080f0:	7bbb      	ldrb	r3, [r7, #14]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00d      	beq.n	8008112 <USBD_StdEPReq+0xce>
 80080f6:	7bbb      	ldrb	r3, [r7, #14]
 80080f8:	2b80      	cmp	r3, #128	; 0x80
 80080fa:	d00a      	beq.n	8008112 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80080fc:	7bbb      	ldrb	r3, [r7, #14]
 80080fe:	4619      	mov	r1, r3
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f001 fa3d 	bl	8009580 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008106:	2180      	movs	r1, #128	; 0x80
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f001 fa39 	bl	8009580 <USBD_LL_StallEP>
 800810e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008110:	e020      	b.n	8008154 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008112:	6839      	ldr	r1, [r7, #0]
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f000 fca4 	bl	8008a62 <USBD_CtlError>
              break;
 800811a:	e01b      	b.n	8008154 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	885b      	ldrh	r3, [r3, #2]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d10e      	bne.n	8008142 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008124:	7bbb      	ldrb	r3, [r7, #14]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d00b      	beq.n	8008142 <USBD_StdEPReq+0xfe>
 800812a:	7bbb      	ldrb	r3, [r7, #14]
 800812c:	2b80      	cmp	r3, #128	; 0x80
 800812e:	d008      	beq.n	8008142 <USBD_StdEPReq+0xfe>
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	88db      	ldrh	r3, [r3, #6]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d104      	bne.n	8008142 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008138:	7bbb      	ldrb	r3, [r7, #14]
 800813a:	4619      	mov	r1, r3
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f001 fa1f 	bl	8009580 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fd58 	bl	8008bf8 <USBD_CtlSendStatus>

              break;
 8008148:	e004      	b.n	8008154 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800814a:	6839      	ldr	r1, [r7, #0]
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 fc88 	bl	8008a62 <USBD_CtlError>
              break;
 8008152:	bf00      	nop
          }
          break;
 8008154:	e107      	b.n	8008366 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800815c:	b2db      	uxtb	r3, r3
 800815e:	2b02      	cmp	r3, #2
 8008160:	d002      	beq.n	8008168 <USBD_StdEPReq+0x124>
 8008162:	2b03      	cmp	r3, #3
 8008164:	d016      	beq.n	8008194 <USBD_StdEPReq+0x150>
 8008166:	e04b      	b.n	8008200 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008168:	7bbb      	ldrb	r3, [r7, #14]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00d      	beq.n	800818a <USBD_StdEPReq+0x146>
 800816e:	7bbb      	ldrb	r3, [r7, #14]
 8008170:	2b80      	cmp	r3, #128	; 0x80
 8008172:	d00a      	beq.n	800818a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008174:	7bbb      	ldrb	r3, [r7, #14]
 8008176:	4619      	mov	r1, r3
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f001 fa01 	bl	8009580 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800817e:	2180      	movs	r1, #128	; 0x80
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f001 f9fd 	bl	8009580 <USBD_LL_StallEP>
 8008186:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008188:	e040      	b.n	800820c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800818a:	6839      	ldr	r1, [r7, #0]
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 fc68 	bl	8008a62 <USBD_CtlError>
              break;
 8008192:	e03b      	b.n	800820c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	885b      	ldrh	r3, [r3, #2]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d136      	bne.n	800820a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800819c:	7bbb      	ldrb	r3, [r7, #14]
 800819e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d004      	beq.n	80081b0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80081a6:	7bbb      	ldrb	r3, [r7, #14]
 80081a8:	4619      	mov	r1, r3
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f001 fa1e 	bl	80095ec <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 fd21 	bl	8008bf8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80081b6:	7bbb      	ldrb	r3, [r7, #14]
 80081b8:	4619      	mov	r1, r3
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f7ff fde2 	bl	8007d84 <USBD_CoreFindEP>
 80081c0:	4603      	mov	r3, r0
 80081c2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80081c4:	7b7b      	ldrb	r3, [r7, #13]
 80081c6:	2bff      	cmp	r3, #255	; 0xff
 80081c8:	d01f      	beq.n	800820a <USBD_StdEPReq+0x1c6>
 80081ca:	7b7b      	ldrb	r3, [r7, #13]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d11c      	bne.n	800820a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80081d0:	7b7a      	ldrb	r2, [r7, #13]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80081d8:	7b7a      	ldrb	r2, [r7, #13]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	32ae      	adds	r2, #174	; 0xae
 80081de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d010      	beq.n	800820a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80081e8:	7b7a      	ldrb	r2, [r7, #13]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	32ae      	adds	r2, #174	; 0xae
 80081ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	6839      	ldr	r1, [r7, #0]
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	4798      	blx	r3
 80081fa:	4603      	mov	r3, r0
 80081fc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80081fe:	e004      	b.n	800820a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008200:	6839      	ldr	r1, [r7, #0]
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fc2d 	bl	8008a62 <USBD_CtlError>
              break;
 8008208:	e000      	b.n	800820c <USBD_StdEPReq+0x1c8>
              break;
 800820a:	bf00      	nop
          }
          break;
 800820c:	e0ab      	b.n	8008366 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008214:	b2db      	uxtb	r3, r3
 8008216:	2b02      	cmp	r3, #2
 8008218:	d002      	beq.n	8008220 <USBD_StdEPReq+0x1dc>
 800821a:	2b03      	cmp	r3, #3
 800821c:	d032      	beq.n	8008284 <USBD_StdEPReq+0x240>
 800821e:	e097      	b.n	8008350 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008220:	7bbb      	ldrb	r3, [r7, #14]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d007      	beq.n	8008236 <USBD_StdEPReq+0x1f2>
 8008226:	7bbb      	ldrb	r3, [r7, #14]
 8008228:	2b80      	cmp	r3, #128	; 0x80
 800822a:	d004      	beq.n	8008236 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800822c:	6839      	ldr	r1, [r7, #0]
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f000 fc17 	bl	8008a62 <USBD_CtlError>
                break;
 8008234:	e091      	b.n	800835a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008236:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800823a:	2b00      	cmp	r3, #0
 800823c:	da0b      	bge.n	8008256 <USBD_StdEPReq+0x212>
 800823e:	7bbb      	ldrb	r3, [r7, #14]
 8008240:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008244:	4613      	mov	r3, r2
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	4413      	add	r3, r2
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	3310      	adds	r3, #16
 800824e:	687a      	ldr	r2, [r7, #4]
 8008250:	4413      	add	r3, r2
 8008252:	3304      	adds	r3, #4
 8008254:	e00b      	b.n	800826e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008256:	7bbb      	ldrb	r3, [r7, #14]
 8008258:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800825c:	4613      	mov	r3, r2
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	4413      	add	r3, r2
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	4413      	add	r3, r2
 800826c:	3304      	adds	r3, #4
 800826e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	2200      	movs	r2, #0
 8008274:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	2202      	movs	r2, #2
 800827a:	4619      	mov	r1, r3
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 fc61 	bl	8008b44 <USBD_CtlSendData>
              break;
 8008282:	e06a      	b.n	800835a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008284:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008288:	2b00      	cmp	r3, #0
 800828a:	da11      	bge.n	80082b0 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800828c:	7bbb      	ldrb	r3, [r7, #14]
 800828e:	f003 020f 	and.w	r2, r3, #15
 8008292:	6879      	ldr	r1, [r7, #4]
 8008294:	4613      	mov	r3, r2
 8008296:	009b      	lsls	r3, r3, #2
 8008298:	4413      	add	r3, r2
 800829a:	009b      	lsls	r3, r3, #2
 800829c:	440b      	add	r3, r1
 800829e:	3324      	adds	r3, #36	; 0x24
 80082a0:	881b      	ldrh	r3, [r3, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d117      	bne.n	80082d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80082a6:	6839      	ldr	r1, [r7, #0]
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 fbda 	bl	8008a62 <USBD_CtlError>
                  break;
 80082ae:	e054      	b.n	800835a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80082b0:	7bbb      	ldrb	r3, [r7, #14]
 80082b2:	f003 020f 	and.w	r2, r3, #15
 80082b6:	6879      	ldr	r1, [r7, #4]
 80082b8:	4613      	mov	r3, r2
 80082ba:	009b      	lsls	r3, r3, #2
 80082bc:	4413      	add	r3, r2
 80082be:	009b      	lsls	r3, r3, #2
 80082c0:	440b      	add	r3, r1
 80082c2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80082c6:	881b      	ldrh	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d104      	bne.n	80082d6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80082cc:	6839      	ldr	r1, [r7, #0]
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f000 fbc7 	bl	8008a62 <USBD_CtlError>
                  break;
 80082d4:	e041      	b.n	800835a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	da0b      	bge.n	80082f6 <USBD_StdEPReq+0x2b2>
 80082de:	7bbb      	ldrb	r3, [r7, #14]
 80082e0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80082e4:	4613      	mov	r3, r2
 80082e6:	009b      	lsls	r3, r3, #2
 80082e8:	4413      	add	r3, r2
 80082ea:	009b      	lsls	r3, r3, #2
 80082ec:	3310      	adds	r3, #16
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	4413      	add	r3, r2
 80082f2:	3304      	adds	r3, #4
 80082f4:	e00b      	b.n	800830e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80082f6:	7bbb      	ldrb	r3, [r7, #14]
 80082f8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082fc:	4613      	mov	r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	4413      	add	r3, r2
 8008302:	009b      	lsls	r3, r3, #2
 8008304:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	4413      	add	r3, r2
 800830c:	3304      	adds	r3, #4
 800830e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008310:	7bbb      	ldrb	r3, [r7, #14]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d002      	beq.n	800831c <USBD_StdEPReq+0x2d8>
 8008316:	7bbb      	ldrb	r3, [r7, #14]
 8008318:	2b80      	cmp	r3, #128	; 0x80
 800831a:	d103      	bne.n	8008324 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	2200      	movs	r2, #0
 8008320:	601a      	str	r2, [r3, #0]
 8008322:	e00e      	b.n	8008342 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008324:	7bbb      	ldrb	r3, [r7, #14]
 8008326:	4619      	mov	r1, r3
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f001 f995 	bl	8009658 <USBD_LL_IsStallEP>
 800832e:	4603      	mov	r3, r0
 8008330:	2b00      	cmp	r3, #0
 8008332:	d003      	beq.n	800833c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	2201      	movs	r2, #1
 8008338:	601a      	str	r2, [r3, #0]
 800833a:	e002      	b.n	8008342 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	2200      	movs	r2, #0
 8008340:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008342:	68bb      	ldr	r3, [r7, #8]
 8008344:	2202      	movs	r2, #2
 8008346:	4619      	mov	r1, r3
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 fbfb 	bl	8008b44 <USBD_CtlSendData>
              break;
 800834e:	e004      	b.n	800835a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008350:	6839      	ldr	r1, [r7, #0]
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f000 fb85 	bl	8008a62 <USBD_CtlError>
              break;
 8008358:	bf00      	nop
          }
          break;
 800835a:	e004      	b.n	8008366 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800835c:	6839      	ldr	r1, [r7, #0]
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 fb7f 	bl	8008a62 <USBD_CtlError>
          break;
 8008364:	bf00      	nop
      }
      break;
 8008366:	e005      	b.n	8008374 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008368:	6839      	ldr	r1, [r7, #0]
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fb79 	bl	8008a62 <USBD_CtlError>
      break;
 8008370:	e000      	b.n	8008374 <USBD_StdEPReq+0x330>
      break;
 8008372:	bf00      	nop
  }

  return ret;
 8008374:	7bfb      	ldrb	r3, [r7, #15]
}
 8008376:	4618      	mov	r0, r3
 8008378:	3710      	adds	r7, #16
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}
	...

08008380 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b084      	sub	sp, #16
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
 8008388:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800838a:	2300      	movs	r3, #0
 800838c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800838e:	2300      	movs	r3, #0
 8008390:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008392:	2300      	movs	r3, #0
 8008394:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	885b      	ldrh	r3, [r3, #2]
 800839a:	0a1b      	lsrs	r3, r3, #8
 800839c:	b29b      	uxth	r3, r3
 800839e:	3b01      	subs	r3, #1
 80083a0:	2b0e      	cmp	r3, #14
 80083a2:	f200 8152 	bhi.w	800864a <USBD_GetDescriptor+0x2ca>
 80083a6:	a201      	add	r2, pc, #4	; (adr r2, 80083ac <USBD_GetDescriptor+0x2c>)
 80083a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ac:	0800841d 	.word	0x0800841d
 80083b0:	08008435 	.word	0x08008435
 80083b4:	08008475 	.word	0x08008475
 80083b8:	0800864b 	.word	0x0800864b
 80083bc:	0800864b 	.word	0x0800864b
 80083c0:	080085eb 	.word	0x080085eb
 80083c4:	08008617 	.word	0x08008617
 80083c8:	0800864b 	.word	0x0800864b
 80083cc:	0800864b 	.word	0x0800864b
 80083d0:	0800864b 	.word	0x0800864b
 80083d4:	0800864b 	.word	0x0800864b
 80083d8:	0800864b 	.word	0x0800864b
 80083dc:	0800864b 	.word	0x0800864b
 80083e0:	0800864b 	.word	0x0800864b
 80083e4:	080083e9 	.word	0x080083e9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083ee:	69db      	ldr	r3, [r3, #28]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d00b      	beq.n	800840c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80083fa:	69db      	ldr	r3, [r3, #28]
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	7c12      	ldrb	r2, [r2, #16]
 8008400:	f107 0108 	add.w	r1, r7, #8
 8008404:	4610      	mov	r0, r2
 8008406:	4798      	blx	r3
 8008408:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800840a:	e126      	b.n	800865a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800840c:	6839      	ldr	r1, [r7, #0]
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 fb27 	bl	8008a62 <USBD_CtlError>
        err++;
 8008414:	7afb      	ldrb	r3, [r7, #11]
 8008416:	3301      	adds	r3, #1
 8008418:	72fb      	strb	r3, [r7, #11]
      break;
 800841a:	e11e      	b.n	800865a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	7c12      	ldrb	r2, [r2, #16]
 8008428:	f107 0108 	add.w	r1, r7, #8
 800842c:	4610      	mov	r0, r2
 800842e:	4798      	blx	r3
 8008430:	60f8      	str	r0, [r7, #12]
      break;
 8008432:	e112      	b.n	800865a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	7c1b      	ldrb	r3, [r3, #16]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d10d      	bne.n	8008458 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008444:	f107 0208 	add.w	r2, r7, #8
 8008448:	4610      	mov	r0, r2
 800844a:	4798      	blx	r3
 800844c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	3301      	adds	r3, #1
 8008452:	2202      	movs	r2, #2
 8008454:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008456:	e100      	b.n	800865a <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800845e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008460:	f107 0208 	add.w	r2, r7, #8
 8008464:	4610      	mov	r0, r2
 8008466:	4798      	blx	r3
 8008468:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	3301      	adds	r3, #1
 800846e:	2202      	movs	r2, #2
 8008470:	701a      	strb	r2, [r3, #0]
      break;
 8008472:	e0f2      	b.n	800865a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	885b      	ldrh	r3, [r3, #2]
 8008478:	b2db      	uxtb	r3, r3
 800847a:	2b05      	cmp	r3, #5
 800847c:	f200 80ac 	bhi.w	80085d8 <USBD_GetDescriptor+0x258>
 8008480:	a201      	add	r2, pc, #4	; (adr r2, 8008488 <USBD_GetDescriptor+0x108>)
 8008482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008486:	bf00      	nop
 8008488:	080084a1 	.word	0x080084a1
 800848c:	080084d5 	.word	0x080084d5
 8008490:	08008509 	.word	0x08008509
 8008494:	0800853d 	.word	0x0800853d
 8008498:	08008571 	.word	0x08008571
 800849c:	080085a5 	.word	0x080085a5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d00b      	beq.n	80084c4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	7c12      	ldrb	r2, [r2, #16]
 80084b8:	f107 0108 	add.w	r1, r7, #8
 80084bc:	4610      	mov	r0, r2
 80084be:	4798      	blx	r3
 80084c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084c2:	e091      	b.n	80085e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80084c4:	6839      	ldr	r1, [r7, #0]
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 facb 	bl	8008a62 <USBD_CtlError>
            err++;
 80084cc:	7afb      	ldrb	r3, [r7, #11]
 80084ce:	3301      	adds	r3, #1
 80084d0:	72fb      	strb	r3, [r7, #11]
          break;
 80084d2:	e089      	b.n	80085e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d00b      	beq.n	80084f8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	687a      	ldr	r2, [r7, #4]
 80084ea:	7c12      	ldrb	r2, [r2, #16]
 80084ec:	f107 0108 	add.w	r1, r7, #8
 80084f0:	4610      	mov	r0, r2
 80084f2:	4798      	blx	r3
 80084f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084f6:	e077      	b.n	80085e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80084f8:	6839      	ldr	r1, [r7, #0]
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 fab1 	bl	8008a62 <USBD_CtlError>
            err++;
 8008500:	7afb      	ldrb	r3, [r7, #11]
 8008502:	3301      	adds	r3, #1
 8008504:	72fb      	strb	r3, [r7, #11]
          break;
 8008506:	e06f      	b.n	80085e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00b      	beq.n	800852c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800851a:	68db      	ldr	r3, [r3, #12]
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	7c12      	ldrb	r2, [r2, #16]
 8008520:	f107 0108 	add.w	r1, r7, #8
 8008524:	4610      	mov	r0, r2
 8008526:	4798      	blx	r3
 8008528:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800852a:	e05d      	b.n	80085e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800852c:	6839      	ldr	r1, [r7, #0]
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 fa97 	bl	8008a62 <USBD_CtlError>
            err++;
 8008534:	7afb      	ldrb	r3, [r7, #11]
 8008536:	3301      	adds	r3, #1
 8008538:	72fb      	strb	r3, [r7, #11]
          break;
 800853a:	e055      	b.n	80085e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d00b      	beq.n	8008560 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800854e:	691b      	ldr	r3, [r3, #16]
 8008550:	687a      	ldr	r2, [r7, #4]
 8008552:	7c12      	ldrb	r2, [r2, #16]
 8008554:	f107 0108 	add.w	r1, r7, #8
 8008558:	4610      	mov	r0, r2
 800855a:	4798      	blx	r3
 800855c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800855e:	e043      	b.n	80085e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008560:	6839      	ldr	r1, [r7, #0]
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 fa7d 	bl	8008a62 <USBD_CtlError>
            err++;
 8008568:	7afb      	ldrb	r3, [r7, #11]
 800856a:	3301      	adds	r3, #1
 800856c:	72fb      	strb	r3, [r7, #11]
          break;
 800856e:	e03b      	b.n	80085e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008576:	695b      	ldr	r3, [r3, #20]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d00b      	beq.n	8008594 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008582:	695b      	ldr	r3, [r3, #20]
 8008584:	687a      	ldr	r2, [r7, #4]
 8008586:	7c12      	ldrb	r2, [r2, #16]
 8008588:	f107 0108 	add.w	r1, r7, #8
 800858c:	4610      	mov	r0, r2
 800858e:	4798      	blx	r3
 8008590:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008592:	e029      	b.n	80085e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008594:	6839      	ldr	r1, [r7, #0]
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f000 fa63 	bl	8008a62 <USBD_CtlError>
            err++;
 800859c:	7afb      	ldrb	r3, [r7, #11]
 800859e:	3301      	adds	r3, #1
 80085a0:	72fb      	strb	r3, [r7, #11]
          break;
 80085a2:	e021      	b.n	80085e8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085aa:	699b      	ldr	r3, [r3, #24]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d00b      	beq.n	80085c8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	7c12      	ldrb	r2, [r2, #16]
 80085bc:	f107 0108 	add.w	r1, r7, #8
 80085c0:	4610      	mov	r0, r2
 80085c2:	4798      	blx	r3
 80085c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085c6:	e00f      	b.n	80085e8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80085c8:	6839      	ldr	r1, [r7, #0]
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 fa49 	bl	8008a62 <USBD_CtlError>
            err++;
 80085d0:	7afb      	ldrb	r3, [r7, #11]
 80085d2:	3301      	adds	r3, #1
 80085d4:	72fb      	strb	r3, [r7, #11]
          break;
 80085d6:	e007      	b.n	80085e8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80085d8:	6839      	ldr	r1, [r7, #0]
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f000 fa41 	bl	8008a62 <USBD_CtlError>
          err++;
 80085e0:	7afb      	ldrb	r3, [r7, #11]
 80085e2:	3301      	adds	r3, #1
 80085e4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80085e6:	bf00      	nop
      }
      break;
 80085e8:	e037      	b.n	800865a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	7c1b      	ldrb	r3, [r3, #16]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d109      	bne.n	8008606 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085fa:	f107 0208 	add.w	r2, r7, #8
 80085fe:	4610      	mov	r0, r2
 8008600:	4798      	blx	r3
 8008602:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008604:	e029      	b.n	800865a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008606:	6839      	ldr	r1, [r7, #0]
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 fa2a 	bl	8008a62 <USBD_CtlError>
        err++;
 800860e:	7afb      	ldrb	r3, [r7, #11]
 8008610:	3301      	adds	r3, #1
 8008612:	72fb      	strb	r3, [r7, #11]
      break;
 8008614:	e021      	b.n	800865a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	7c1b      	ldrb	r3, [r3, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d10d      	bne.n	800863a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008626:	f107 0208 	add.w	r2, r7, #8
 800862a:	4610      	mov	r0, r2
 800862c:	4798      	blx	r3
 800862e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	3301      	adds	r3, #1
 8008634:	2207      	movs	r2, #7
 8008636:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008638:	e00f      	b.n	800865a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800863a:	6839      	ldr	r1, [r7, #0]
 800863c:	6878      	ldr	r0, [r7, #4]
 800863e:	f000 fa10 	bl	8008a62 <USBD_CtlError>
        err++;
 8008642:	7afb      	ldrb	r3, [r7, #11]
 8008644:	3301      	adds	r3, #1
 8008646:	72fb      	strb	r3, [r7, #11]
      break;
 8008648:	e007      	b.n	800865a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800864a:	6839      	ldr	r1, [r7, #0]
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fa08 	bl	8008a62 <USBD_CtlError>
      err++;
 8008652:	7afb      	ldrb	r3, [r7, #11]
 8008654:	3301      	adds	r3, #1
 8008656:	72fb      	strb	r3, [r7, #11]
      break;
 8008658:	bf00      	nop
  }

  if (err != 0U)
 800865a:	7afb      	ldrb	r3, [r7, #11]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d11e      	bne.n	800869e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	88db      	ldrh	r3, [r3, #6]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d016      	beq.n	8008696 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008668:	893b      	ldrh	r3, [r7, #8]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d00e      	beq.n	800868c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	88da      	ldrh	r2, [r3, #6]
 8008672:	893b      	ldrh	r3, [r7, #8]
 8008674:	4293      	cmp	r3, r2
 8008676:	bf28      	it	cs
 8008678:	4613      	movcs	r3, r2
 800867a:	b29b      	uxth	r3, r3
 800867c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800867e:	893b      	ldrh	r3, [r7, #8]
 8008680:	461a      	mov	r2, r3
 8008682:	68f9      	ldr	r1, [r7, #12]
 8008684:	6878      	ldr	r0, [r7, #4]
 8008686:	f000 fa5d 	bl	8008b44 <USBD_CtlSendData>
 800868a:	e009      	b.n	80086a0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800868c:	6839      	ldr	r1, [r7, #0]
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 f9e7 	bl	8008a62 <USBD_CtlError>
 8008694:	e004      	b.n	80086a0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 faae 	bl	8008bf8 <USBD_CtlSendStatus>
 800869c:	e000      	b.n	80086a0 <USBD_GetDescriptor+0x320>
    return;
 800869e:	bf00      	nop
  }
}
 80086a0:	3710      	adds	r7, #16
 80086a2:	46bd      	mov	sp, r7
 80086a4:	bd80      	pop	{r7, pc}
 80086a6:	bf00      	nop

080086a8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b084      	sub	sp, #16
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
 80086b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	889b      	ldrh	r3, [r3, #4]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d131      	bne.n	800871e <USBD_SetAddress+0x76>
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	88db      	ldrh	r3, [r3, #6]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d12d      	bne.n	800871e <USBD_SetAddress+0x76>
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	885b      	ldrh	r3, [r3, #2]
 80086c6:	2b7f      	cmp	r3, #127	; 0x7f
 80086c8:	d829      	bhi.n	800871e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	885b      	ldrh	r3, [r3, #2]
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086d4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80086dc:	b2db      	uxtb	r3, r3
 80086de:	2b03      	cmp	r3, #3
 80086e0:	d104      	bne.n	80086ec <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80086e2:	6839      	ldr	r1, [r7, #0]
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 f9bc 	bl	8008a62 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80086ea:	e01d      	b.n	8008728 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	7bfa      	ldrb	r2, [r7, #15]
 80086f0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80086f4:	7bfb      	ldrb	r3, [r7, #15]
 80086f6:	4619      	mov	r1, r3
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 ffd9 	bl	80096b0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 fa7a 	bl	8008bf8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008704:	7bfb      	ldrb	r3, [r7, #15]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d004      	beq.n	8008714 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2202      	movs	r2, #2
 800870e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008712:	e009      	b.n	8008728 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800871c:	e004      	b.n	8008728 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800871e:	6839      	ldr	r1, [r7, #0]
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 f99e 	bl	8008a62 <USBD_CtlError>
  }
}
 8008726:	bf00      	nop
 8008728:	bf00      	nop
 800872a:	3710      	adds	r7, #16
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800873a:	2300      	movs	r3, #0
 800873c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	885b      	ldrh	r3, [r3, #2]
 8008742:	b2da      	uxtb	r2, r3
 8008744:	4b4e      	ldr	r3, [pc, #312]	; (8008880 <USBD_SetConfig+0x150>)
 8008746:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008748:	4b4d      	ldr	r3, [pc, #308]	; (8008880 <USBD_SetConfig+0x150>)
 800874a:	781b      	ldrb	r3, [r3, #0]
 800874c:	2b01      	cmp	r3, #1
 800874e:	d905      	bls.n	800875c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008750:	6839      	ldr	r1, [r7, #0]
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 f985 	bl	8008a62 <USBD_CtlError>
    return USBD_FAIL;
 8008758:	2303      	movs	r3, #3
 800875a:	e08c      	b.n	8008876 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008762:	b2db      	uxtb	r3, r3
 8008764:	2b02      	cmp	r3, #2
 8008766:	d002      	beq.n	800876e <USBD_SetConfig+0x3e>
 8008768:	2b03      	cmp	r3, #3
 800876a:	d029      	beq.n	80087c0 <USBD_SetConfig+0x90>
 800876c:	e075      	b.n	800885a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800876e:	4b44      	ldr	r3, [pc, #272]	; (8008880 <USBD_SetConfig+0x150>)
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d020      	beq.n	80087b8 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008776:	4b42      	ldr	r3, [pc, #264]	; (8008880 <USBD_SetConfig+0x150>)
 8008778:	781b      	ldrb	r3, [r3, #0]
 800877a:	461a      	mov	r2, r3
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008780:	4b3f      	ldr	r3, [pc, #252]	; (8008880 <USBD_SetConfig+0x150>)
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	4619      	mov	r1, r3
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f7fe ffb7 	bl	80076fa <USBD_SetClassConfig>
 800878c:	4603      	mov	r3, r0
 800878e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008790:	7bfb      	ldrb	r3, [r7, #15]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d008      	beq.n	80087a8 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008796:	6839      	ldr	r1, [r7, #0]
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f000 f962 	bl	8008a62 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	2202      	movs	r2, #2
 80087a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80087a6:	e065      	b.n	8008874 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 fa25 	bl	8008bf8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2203      	movs	r2, #3
 80087b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80087b6:	e05d      	b.n	8008874 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80087b8:	6878      	ldr	r0, [r7, #4]
 80087ba:	f000 fa1d 	bl	8008bf8 <USBD_CtlSendStatus>
      break;
 80087be:	e059      	b.n	8008874 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80087c0:	4b2f      	ldr	r3, [pc, #188]	; (8008880 <USBD_SetConfig+0x150>)
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d112      	bne.n	80087ee <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2202      	movs	r2, #2
 80087cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80087d0:	4b2b      	ldr	r3, [pc, #172]	; (8008880 <USBD_SetConfig+0x150>)
 80087d2:	781b      	ldrb	r3, [r3, #0]
 80087d4:	461a      	mov	r2, r3
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80087da:	4b29      	ldr	r3, [pc, #164]	; (8008880 <USBD_SetConfig+0x150>)
 80087dc:	781b      	ldrb	r3, [r3, #0]
 80087de:	4619      	mov	r1, r3
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f7fe ffa6 	bl	8007732 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 fa06 	bl	8008bf8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80087ec:	e042      	b.n	8008874 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80087ee:	4b24      	ldr	r3, [pc, #144]	; (8008880 <USBD_SetConfig+0x150>)
 80087f0:	781b      	ldrb	r3, [r3, #0]
 80087f2:	461a      	mov	r2, r3
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	429a      	cmp	r2, r3
 80087fa:	d02a      	beq.n	8008852 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	b2db      	uxtb	r3, r3
 8008802:	4619      	mov	r1, r3
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f7fe ff94 	bl	8007732 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800880a:	4b1d      	ldr	r3, [pc, #116]	; (8008880 <USBD_SetConfig+0x150>)
 800880c:	781b      	ldrb	r3, [r3, #0]
 800880e:	461a      	mov	r2, r3
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008814:	4b1a      	ldr	r3, [pc, #104]	; (8008880 <USBD_SetConfig+0x150>)
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	4619      	mov	r1, r3
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7fe ff6d 	bl	80076fa <USBD_SetClassConfig>
 8008820:	4603      	mov	r3, r0
 8008822:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008824:	7bfb      	ldrb	r3, [r7, #15]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d00f      	beq.n	800884a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800882a:	6839      	ldr	r1, [r7, #0]
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 f918 	bl	8008a62 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	b2db      	uxtb	r3, r3
 8008838:	4619      	mov	r1, r3
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f7fe ff79 	bl	8007732 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2202      	movs	r2, #2
 8008844:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8008848:	e014      	b.n	8008874 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 f9d4 	bl	8008bf8 <USBD_CtlSendStatus>
      break;
 8008850:	e010      	b.n	8008874 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f9d0 	bl	8008bf8 <USBD_CtlSendStatus>
      break;
 8008858:	e00c      	b.n	8008874 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800885a:	6839      	ldr	r1, [r7, #0]
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 f900 	bl	8008a62 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008862:	4b07      	ldr	r3, [pc, #28]	; (8008880 <USBD_SetConfig+0x150>)
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	4619      	mov	r1, r3
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f7fe ff62 	bl	8007732 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800886e:	2303      	movs	r3, #3
 8008870:	73fb      	strb	r3, [r7, #15]
      break;
 8008872:	bf00      	nop
  }

  return ret;
 8008874:	7bfb      	ldrb	r3, [r7, #15]
}
 8008876:	4618      	mov	r0, r3
 8008878:	3710      	adds	r7, #16
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
 800887e:	bf00      	nop
 8008880:	2000047c 	.word	0x2000047c

08008884 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b082      	sub	sp, #8
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	88db      	ldrh	r3, [r3, #6]
 8008892:	2b01      	cmp	r3, #1
 8008894:	d004      	beq.n	80088a0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008896:	6839      	ldr	r1, [r7, #0]
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f8e2 	bl	8008a62 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800889e:	e023      	b.n	80088e8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	2b02      	cmp	r3, #2
 80088aa:	dc02      	bgt.n	80088b2 <USBD_GetConfig+0x2e>
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	dc03      	bgt.n	80088b8 <USBD_GetConfig+0x34>
 80088b0:	e015      	b.n	80088de <USBD_GetConfig+0x5a>
 80088b2:	2b03      	cmp	r3, #3
 80088b4:	d00b      	beq.n	80088ce <USBD_GetConfig+0x4a>
 80088b6:	e012      	b.n	80088de <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2200      	movs	r2, #0
 80088bc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	3308      	adds	r3, #8
 80088c2:	2201      	movs	r2, #1
 80088c4:	4619      	mov	r1, r3
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f000 f93c 	bl	8008b44 <USBD_CtlSendData>
        break;
 80088cc:	e00c      	b.n	80088e8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	3304      	adds	r3, #4
 80088d2:	2201      	movs	r2, #1
 80088d4:	4619      	mov	r1, r3
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	f000 f934 	bl	8008b44 <USBD_CtlSendData>
        break;
 80088dc:	e004      	b.n	80088e8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80088de:	6839      	ldr	r1, [r7, #0]
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 f8be 	bl	8008a62 <USBD_CtlError>
        break;
 80088e6:	bf00      	nop
}
 80088e8:	bf00      	nop
 80088ea:	3708      	adds	r7, #8
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b082      	sub	sp, #8
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
 80088f8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008900:	b2db      	uxtb	r3, r3
 8008902:	3b01      	subs	r3, #1
 8008904:	2b02      	cmp	r3, #2
 8008906:	d81e      	bhi.n	8008946 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	88db      	ldrh	r3, [r3, #6]
 800890c:	2b02      	cmp	r3, #2
 800890e:	d004      	beq.n	800891a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008910:	6839      	ldr	r1, [r7, #0]
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 f8a5 	bl	8008a62 <USBD_CtlError>
        break;
 8008918:	e01a      	b.n	8008950 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2201      	movs	r2, #1
 800891e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008926:	2b00      	cmp	r3, #0
 8008928:	d005      	beq.n	8008936 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	68db      	ldr	r3, [r3, #12]
 800892e:	f043 0202 	orr.w	r2, r3, #2
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	330c      	adds	r3, #12
 800893a:	2202      	movs	r2, #2
 800893c:	4619      	mov	r1, r3
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 f900 	bl	8008b44 <USBD_CtlSendData>
      break;
 8008944:	e004      	b.n	8008950 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008946:	6839      	ldr	r1, [r7, #0]
 8008948:	6878      	ldr	r0, [r7, #4]
 800894a:	f000 f88a 	bl	8008a62 <USBD_CtlError>
      break;
 800894e:	bf00      	nop
  }
}
 8008950:	bf00      	nop
 8008952:	3708      	adds	r7, #8
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}

08008958 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b082      	sub	sp, #8
 800895c:	af00      	add	r7, sp, #0
 800895e:	6078      	str	r0, [r7, #4]
 8008960:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	885b      	ldrh	r3, [r3, #2]
 8008966:	2b01      	cmp	r3, #1
 8008968:	d107      	bne.n	800897a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2201      	movs	r2, #1
 800896e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f000 f940 	bl	8008bf8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008978:	e013      	b.n	80089a2 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	885b      	ldrh	r3, [r3, #2]
 800897e:	2b02      	cmp	r3, #2
 8008980:	d10b      	bne.n	800899a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	889b      	ldrh	r3, [r3, #4]
 8008986:	0a1b      	lsrs	r3, r3, #8
 8008988:	b29b      	uxth	r3, r3
 800898a:	b2da      	uxtb	r2, r3
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 f930 	bl	8008bf8 <USBD_CtlSendStatus>
}
 8008998:	e003      	b.n	80089a2 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800899a:	6839      	ldr	r1, [r7, #0]
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 f860 	bl	8008a62 <USBD_CtlError>
}
 80089a2:	bf00      	nop
 80089a4:	3708      	adds	r7, #8
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}

080089aa <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b082      	sub	sp, #8
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
 80089b2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80089ba:	b2db      	uxtb	r3, r3
 80089bc:	3b01      	subs	r3, #1
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d80b      	bhi.n	80089da <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	885b      	ldrh	r3, [r3, #2]
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d10c      	bne.n	80089e4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2200      	movs	r2, #0
 80089ce:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f000 f910 	bl	8008bf8 <USBD_CtlSendStatus>
      }
      break;
 80089d8:	e004      	b.n	80089e4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80089da:	6839      	ldr	r1, [r7, #0]
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f000 f840 	bl	8008a62 <USBD_CtlError>
      break;
 80089e2:	e000      	b.n	80089e6 <USBD_ClrFeature+0x3c>
      break;
 80089e4:	bf00      	nop
  }
}
 80089e6:	bf00      	nop
 80089e8:	3708      	adds	r7, #8
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}

080089ee <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80089ee:	b580      	push	{r7, lr}
 80089f0:	b084      	sub	sp, #16
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
 80089f6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	781a      	ldrb	r2, [r3, #0]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	3301      	adds	r3, #1
 8008a08:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	781a      	ldrb	r2, [r3, #0]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	3301      	adds	r3, #1
 8008a16:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008a18:	68f8      	ldr	r0, [r7, #12]
 8008a1a:	f7ff fa17 	bl	8007e4c <SWAPBYTE>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	461a      	mov	r2, r3
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	3301      	adds	r3, #1
 8008a30:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008a32:	68f8      	ldr	r0, [r7, #12]
 8008a34:	f7ff fa0a 	bl	8007e4c <SWAPBYTE>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	3301      	adds	r3, #1
 8008a44:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	3301      	adds	r3, #1
 8008a4a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008a4c:	68f8      	ldr	r0, [r7, #12]
 8008a4e:	f7ff f9fd 	bl	8007e4c <SWAPBYTE>
 8008a52:	4603      	mov	r3, r0
 8008a54:	461a      	mov	r2, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	80da      	strh	r2, [r3, #6]
}
 8008a5a:	bf00      	nop
 8008a5c:	3710      	adds	r7, #16
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}

08008a62 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a62:	b580      	push	{r7, lr}
 8008a64:	b082      	sub	sp, #8
 8008a66:	af00      	add	r7, sp, #0
 8008a68:	6078      	str	r0, [r7, #4]
 8008a6a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a6c:	2180      	movs	r1, #128	; 0x80
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fd86 	bl	8009580 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008a74:	2100      	movs	r1, #0
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 fd82 	bl	8009580 <USBD_LL_StallEP>
}
 8008a7c:	bf00      	nop
 8008a7e:	3708      	adds	r7, #8
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}

08008a84 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b086      	sub	sp, #24
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	60b9      	str	r1, [r7, #8]
 8008a8e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008a90:	2300      	movs	r3, #0
 8008a92:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d036      	beq.n	8008b08 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008a9e:	6938      	ldr	r0, [r7, #16]
 8008aa0:	f000 f836 	bl	8008b10 <USBD_GetLen>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	3301      	adds	r3, #1
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	005b      	lsls	r3, r3, #1
 8008aac:	b29a      	uxth	r2, r3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008ab2:	7dfb      	ldrb	r3, [r7, #23]
 8008ab4:	68ba      	ldr	r2, [r7, #8]
 8008ab6:	4413      	add	r3, r2
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	7812      	ldrb	r2, [r2, #0]
 8008abc:	701a      	strb	r2, [r3, #0]
  idx++;
 8008abe:	7dfb      	ldrb	r3, [r7, #23]
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008ac4:	7dfb      	ldrb	r3, [r7, #23]
 8008ac6:	68ba      	ldr	r2, [r7, #8]
 8008ac8:	4413      	add	r3, r2
 8008aca:	2203      	movs	r2, #3
 8008acc:	701a      	strb	r2, [r3, #0]
  idx++;
 8008ace:	7dfb      	ldrb	r3, [r7, #23]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008ad4:	e013      	b.n	8008afe <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008ad6:	7dfb      	ldrb	r3, [r7, #23]
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	4413      	add	r3, r2
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	7812      	ldrb	r2, [r2, #0]
 8008ae0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	613b      	str	r3, [r7, #16]
    idx++;
 8008ae8:	7dfb      	ldrb	r3, [r7, #23]
 8008aea:	3301      	adds	r3, #1
 8008aec:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008aee:	7dfb      	ldrb	r3, [r7, #23]
 8008af0:	68ba      	ldr	r2, [r7, #8]
 8008af2:	4413      	add	r3, r2
 8008af4:	2200      	movs	r2, #0
 8008af6:	701a      	strb	r2, [r3, #0]
    idx++;
 8008af8:	7dfb      	ldrb	r3, [r7, #23]
 8008afa:	3301      	adds	r3, #1
 8008afc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d1e7      	bne.n	8008ad6 <USBD_GetString+0x52>
 8008b06:	e000      	b.n	8008b0a <USBD_GetString+0x86>
    return;
 8008b08:	bf00      	nop
  }
}
 8008b0a:	3718      	adds	r7, #24
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	bd80      	pop	{r7, pc}

08008b10 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008b20:	e005      	b.n	8008b2e <USBD_GetLen+0x1e>
  {
    len++;
 8008b22:	7bfb      	ldrb	r3, [r7, #15]
 8008b24:	3301      	adds	r3, #1
 8008b26:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	781b      	ldrb	r3, [r3, #0]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d1f5      	bne.n	8008b22 <USBD_GetLen+0x12>
  }

  return len;
 8008b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3714      	adds	r7, #20
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b084      	sub	sp, #16
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2202      	movs	r2, #2
 8008b54:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	687a      	ldr	r2, [r7, #4]
 8008b5c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	68ba      	ldr	r2, [r7, #8]
 8008b68:	2100      	movs	r1, #0
 8008b6a:	68f8      	ldr	r0, [r7, #12]
 8008b6c:	f000 fdd6 	bl	800971c <USBD_LL_Transmit>

  return USBD_OK;
 8008b70:	2300      	movs	r3, #0
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3710      	adds	r7, #16
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}

08008b7a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b084      	sub	sp, #16
 8008b7e:	af00      	add	r7, sp, #0
 8008b80:	60f8      	str	r0, [r7, #12]
 8008b82:	60b9      	str	r1, [r7, #8]
 8008b84:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	68ba      	ldr	r2, [r7, #8]
 8008b8a:	2100      	movs	r1, #0
 8008b8c:	68f8      	ldr	r0, [r7, #12]
 8008b8e:	f000 fdc5 	bl	800971c <USBD_LL_Transmit>

  return USBD_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3710      	adds	r7, #16
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bd80      	pop	{r7, pc}

08008b9c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b084      	sub	sp, #16
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	2203      	movs	r2, #3
 8008bac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	687a      	ldr	r2, [r7, #4]
 8008bbc:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	68ba      	ldr	r2, [r7, #8]
 8008bc4:	2100      	movs	r1, #0
 8008bc6:	68f8      	ldr	r0, [r7, #12]
 8008bc8:	f000 fde0 	bl	800978c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008bcc:	2300      	movs	r3, #0
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3710      	adds	r7, #16
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}

08008bd6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b084      	sub	sp, #16
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	60f8      	str	r0, [r7, #12]
 8008bde:	60b9      	str	r1, [r7, #8]
 8008be0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	2100      	movs	r1, #0
 8008be8:	68f8      	ldr	r0, [r7, #12]
 8008bea:	f000 fdcf 	bl	800978c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008bee:	2300      	movs	r3, #0
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3710      	adds	r7, #16
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b082      	sub	sp, #8
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2204      	movs	r2, #4
 8008c04:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008c08:	2300      	movs	r3, #0
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	2100      	movs	r1, #0
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f000 fd84 	bl	800971c <USBD_LL_Transmit>

  return USBD_OK;
 8008c14:	2300      	movs	r3, #0
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	3708      	adds	r7, #8
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}

08008c1e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008c1e:	b580      	push	{r7, lr}
 8008c20:	b082      	sub	sp, #8
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2205      	movs	r2, #5
 8008c2a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008c2e:	2300      	movs	r3, #0
 8008c30:	2200      	movs	r2, #0
 8008c32:	2100      	movs	r1, #0
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 fda9 	bl	800978c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	3708      	adds	r7, #8
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008c48:	2200      	movs	r2, #0
 8008c4a:	4912      	ldr	r1, [pc, #72]	; (8008c94 <MX_USB_DEVICE_Init+0x50>)
 8008c4c:	4812      	ldr	r0, [pc, #72]	; (8008c98 <MX_USB_DEVICE_Init+0x54>)
 8008c4e:	f7fe fcd7 	bl	8007600 <USBD_Init>
 8008c52:	4603      	mov	r3, r0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d001      	beq.n	8008c5c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008c58:	f7f8 fe02 	bl	8001860 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008c5c:	490f      	ldr	r1, [pc, #60]	; (8008c9c <MX_USB_DEVICE_Init+0x58>)
 8008c5e:	480e      	ldr	r0, [pc, #56]	; (8008c98 <MX_USB_DEVICE_Init+0x54>)
 8008c60:	f7fe fcfe 	bl	8007660 <USBD_RegisterClass>
 8008c64:	4603      	mov	r3, r0
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d001      	beq.n	8008c6e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008c6a:	f7f8 fdf9 	bl	8001860 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008c6e:	490c      	ldr	r1, [pc, #48]	; (8008ca0 <MX_USB_DEVICE_Init+0x5c>)
 8008c70:	4809      	ldr	r0, [pc, #36]	; (8008c98 <MX_USB_DEVICE_Init+0x54>)
 8008c72:	f7fe fbf5 	bl	8007460 <USBD_CDC_RegisterInterface>
 8008c76:	4603      	mov	r3, r0
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d001      	beq.n	8008c80 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008c7c:	f7f8 fdf0 	bl	8001860 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008c80:	4805      	ldr	r0, [pc, #20]	; (8008c98 <MX_USB_DEVICE_Init+0x54>)
 8008c82:	f7fe fd23 	bl	80076cc <USBD_Start>
 8008c86:	4603      	mov	r3, r0
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d001      	beq.n	8008c90 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008c8c:	f7f8 fde8 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008c90:	bf00      	nop
 8008c92:	bd80      	pop	{r7, pc}
 8008c94:	200000ac 	.word	0x200000ac
 8008c98:	20000480 	.word	0x20000480
 8008c9c:	20000018 	.word	0x20000018
 8008ca0:	20000098 	.word	0x20000098

08008ca4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008ca8:	2200      	movs	r2, #0
 8008caa:	4905      	ldr	r1, [pc, #20]	; (8008cc0 <CDC_Init_FS+0x1c>)
 8008cac:	4805      	ldr	r0, [pc, #20]	; (8008cc4 <CDC_Init_FS+0x20>)
 8008cae:	f7fe fbf1 	bl	8007494 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008cb2:	4905      	ldr	r1, [pc, #20]	; (8008cc8 <CDC_Init_FS+0x24>)
 8008cb4:	4803      	ldr	r0, [pc, #12]	; (8008cc4 <CDC_Init_FS+0x20>)
 8008cb6:	f7fe fc0f 	bl	80074d8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008cba:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	bd80      	pop	{r7, pc}
 8008cc0:	20000f5c 	.word	0x20000f5c
 8008cc4:	20000480 	.word	0x20000480
 8008cc8:	2000075c 	.word	0x2000075c

08008ccc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008cd0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cda:	4770      	bx	lr

08008cdc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	6039      	str	r1, [r7, #0]
 8008ce6:	71fb      	strb	r3, [r7, #7]
 8008ce8:	4613      	mov	r3, r2
 8008cea:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008cec:	79fb      	ldrb	r3, [r7, #7]
 8008cee:	2b23      	cmp	r3, #35	; 0x23
 8008cf0:	d84a      	bhi.n	8008d88 <CDC_Control_FS+0xac>
 8008cf2:	a201      	add	r2, pc, #4	; (adr r2, 8008cf8 <CDC_Control_FS+0x1c>)
 8008cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cf8:	08008d89 	.word	0x08008d89
 8008cfc:	08008d89 	.word	0x08008d89
 8008d00:	08008d89 	.word	0x08008d89
 8008d04:	08008d89 	.word	0x08008d89
 8008d08:	08008d89 	.word	0x08008d89
 8008d0c:	08008d89 	.word	0x08008d89
 8008d10:	08008d89 	.word	0x08008d89
 8008d14:	08008d89 	.word	0x08008d89
 8008d18:	08008d89 	.word	0x08008d89
 8008d1c:	08008d89 	.word	0x08008d89
 8008d20:	08008d89 	.word	0x08008d89
 8008d24:	08008d89 	.word	0x08008d89
 8008d28:	08008d89 	.word	0x08008d89
 8008d2c:	08008d89 	.word	0x08008d89
 8008d30:	08008d89 	.word	0x08008d89
 8008d34:	08008d89 	.word	0x08008d89
 8008d38:	08008d89 	.word	0x08008d89
 8008d3c:	08008d89 	.word	0x08008d89
 8008d40:	08008d89 	.word	0x08008d89
 8008d44:	08008d89 	.word	0x08008d89
 8008d48:	08008d89 	.word	0x08008d89
 8008d4c:	08008d89 	.word	0x08008d89
 8008d50:	08008d89 	.word	0x08008d89
 8008d54:	08008d89 	.word	0x08008d89
 8008d58:	08008d89 	.word	0x08008d89
 8008d5c:	08008d89 	.word	0x08008d89
 8008d60:	08008d89 	.word	0x08008d89
 8008d64:	08008d89 	.word	0x08008d89
 8008d68:	08008d89 	.word	0x08008d89
 8008d6c:	08008d89 	.word	0x08008d89
 8008d70:	08008d89 	.word	0x08008d89
 8008d74:	08008d89 	.word	0x08008d89
 8008d78:	08008d89 	.word	0x08008d89
 8008d7c:	08008d89 	.word	0x08008d89
 8008d80:	08008d89 	.word	0x08008d89
 8008d84:	08008d89 	.word	0x08008d89
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008d88:	bf00      	nop
  }

  return (USBD_OK);
 8008d8a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	370c      	adds	r7, #12
 8008d90:	46bd      	mov	sp, r7
 8008d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d96:	4770      	bx	lr

08008d98 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008da2:	6879      	ldr	r1, [r7, #4]
 8008da4:	4805      	ldr	r0, [pc, #20]	; (8008dbc <CDC_Receive_FS+0x24>)
 8008da6:	f7fe fb97 	bl	80074d8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008daa:	4804      	ldr	r0, [pc, #16]	; (8008dbc <CDC_Receive_FS+0x24>)
 8008dac:	f7fe fbf2 	bl	8007594 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008db0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008db2:	4618      	mov	r0, r3
 8008db4:	3708      	adds	r7, #8
 8008db6:	46bd      	mov	sp, r7
 8008db8:	bd80      	pop	{r7, pc}
 8008dba:	bf00      	nop
 8008dbc:	20000480 	.word	0x20000480

08008dc0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b084      	sub	sp, #16
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	460b      	mov	r3, r1
 8008dca:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008dd0:	4b0d      	ldr	r3, [pc, #52]	; (8008e08 <CDC_Transmit_FS+0x48>)
 8008dd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008dd6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d001      	beq.n	8008de6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008de2:	2301      	movs	r3, #1
 8008de4:	e00b      	b.n	8008dfe <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008de6:	887b      	ldrh	r3, [r7, #2]
 8008de8:	461a      	mov	r2, r3
 8008dea:	6879      	ldr	r1, [r7, #4]
 8008dec:	4806      	ldr	r0, [pc, #24]	; (8008e08 <CDC_Transmit_FS+0x48>)
 8008dee:	f7fe fb51 	bl	8007494 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008df2:	4805      	ldr	r0, [pc, #20]	; (8008e08 <CDC_Transmit_FS+0x48>)
 8008df4:	f7fe fb8e 	bl	8007514 <USBD_CDC_TransmitPacket>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	20000480 	.word	0x20000480

08008e0c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b087      	sub	sp, #28
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	4613      	mov	r3, r2
 8008e18:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008e1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	371c      	adds	r7, #28
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr
	...

08008e30 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	4603      	mov	r3, r0
 8008e38:	6039      	str	r1, [r7, #0]
 8008e3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	2212      	movs	r2, #18
 8008e40:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008e42:	4b03      	ldr	r3, [pc, #12]	; (8008e50 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	370c      	adds	r7, #12
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr
 8008e50:	200000cc 	.word	0x200000cc

08008e54 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	6039      	str	r1, [r7, #0]
 8008e5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008e60:	683b      	ldr	r3, [r7, #0]
 8008e62:	2204      	movs	r2, #4
 8008e64:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008e66:	4b03      	ldr	r3, [pc, #12]	; (8008e74 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	370c      	adds	r7, #12
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr
 8008e74:	200000ec 	.word	0x200000ec

08008e78 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b082      	sub	sp, #8
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	4603      	mov	r3, r0
 8008e80:	6039      	str	r1, [r7, #0]
 8008e82:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008e84:	79fb      	ldrb	r3, [r7, #7]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d105      	bne.n	8008e96 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008e8a:	683a      	ldr	r2, [r7, #0]
 8008e8c:	4907      	ldr	r1, [pc, #28]	; (8008eac <USBD_FS_ProductStrDescriptor+0x34>)
 8008e8e:	4808      	ldr	r0, [pc, #32]	; (8008eb0 <USBD_FS_ProductStrDescriptor+0x38>)
 8008e90:	f7ff fdf8 	bl	8008a84 <USBD_GetString>
 8008e94:	e004      	b.n	8008ea0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008e96:	683a      	ldr	r2, [r7, #0]
 8008e98:	4904      	ldr	r1, [pc, #16]	; (8008eac <USBD_FS_ProductStrDescriptor+0x34>)
 8008e9a:	4805      	ldr	r0, [pc, #20]	; (8008eb0 <USBD_FS_ProductStrDescriptor+0x38>)
 8008e9c:	f7ff fdf2 	bl	8008a84 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008ea0:	4b02      	ldr	r3, [pc, #8]	; (8008eac <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3708      	adds	r7, #8
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	bf00      	nop
 8008eac:	2000175c 	.word	0x2000175c
 8008eb0:	0800c6b8 	.word	0x0800c6b8

08008eb4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b082      	sub	sp, #8
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	4603      	mov	r3, r0
 8008ebc:	6039      	str	r1, [r7, #0]
 8008ebe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008ec0:	683a      	ldr	r2, [r7, #0]
 8008ec2:	4904      	ldr	r1, [pc, #16]	; (8008ed4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008ec4:	4804      	ldr	r0, [pc, #16]	; (8008ed8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008ec6:	f7ff fddd 	bl	8008a84 <USBD_GetString>
  return USBD_StrDesc;
 8008eca:	4b02      	ldr	r3, [pc, #8]	; (8008ed4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3708      	adds	r7, #8
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}
 8008ed4:	2000175c 	.word	0x2000175c
 8008ed8:	0800c6d0 	.word	0x0800c6d0

08008edc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b082      	sub	sp, #8
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	4603      	mov	r3, r0
 8008ee4:	6039      	str	r1, [r7, #0]
 8008ee6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	221a      	movs	r2, #26
 8008eec:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008eee:	f000 f855 	bl	8008f9c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008ef2:	4b02      	ldr	r3, [pc, #8]	; (8008efc <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3708      	adds	r7, #8
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}
 8008efc:	200000f0 	.word	0x200000f0

08008f00 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b082      	sub	sp, #8
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	4603      	mov	r3, r0
 8008f08:	6039      	str	r1, [r7, #0]
 8008f0a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008f0c:	79fb      	ldrb	r3, [r7, #7]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d105      	bne.n	8008f1e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008f12:	683a      	ldr	r2, [r7, #0]
 8008f14:	4907      	ldr	r1, [pc, #28]	; (8008f34 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008f16:	4808      	ldr	r0, [pc, #32]	; (8008f38 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008f18:	f7ff fdb4 	bl	8008a84 <USBD_GetString>
 8008f1c:	e004      	b.n	8008f28 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	4904      	ldr	r1, [pc, #16]	; (8008f34 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008f22:	4805      	ldr	r0, [pc, #20]	; (8008f38 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008f24:	f7ff fdae 	bl	8008a84 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f28:	4b02      	ldr	r3, [pc, #8]	; (8008f34 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3708      	adds	r7, #8
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
 8008f32:	bf00      	nop
 8008f34:	2000175c 	.word	0x2000175c
 8008f38:	0800c6e4 	.word	0x0800c6e4

08008f3c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	4603      	mov	r3, r0
 8008f44:	6039      	str	r1, [r7, #0]
 8008f46:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008f48:	79fb      	ldrb	r3, [r7, #7]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d105      	bne.n	8008f5a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008f4e:	683a      	ldr	r2, [r7, #0]
 8008f50:	4907      	ldr	r1, [pc, #28]	; (8008f70 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008f52:	4808      	ldr	r0, [pc, #32]	; (8008f74 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008f54:	f7ff fd96 	bl	8008a84 <USBD_GetString>
 8008f58:	e004      	b.n	8008f64 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008f5a:	683a      	ldr	r2, [r7, #0]
 8008f5c:	4904      	ldr	r1, [pc, #16]	; (8008f70 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008f5e:	4805      	ldr	r0, [pc, #20]	; (8008f74 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008f60:	f7ff fd90 	bl	8008a84 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008f64:	4b02      	ldr	r3, [pc, #8]	; (8008f70 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3708      	adds	r7, #8
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	2000175c 	.word	0x2000175c
 8008f74:	0800c6f0 	.word	0x0800c6f0

08008f78 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b083      	sub	sp, #12
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	4603      	mov	r3, r0
 8008f80:	6039      	str	r1, [r7, #0]
 8008f82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	220c      	movs	r2, #12
 8008f88:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8008f8a:	4b03      	ldr	r3, [pc, #12]	; (8008f98 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr
 8008f98:	200000e0 	.word	0x200000e0

08008f9c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b084      	sub	sp, #16
 8008fa0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008fa2:	4b0f      	ldr	r3, [pc, #60]	; (8008fe0 <Get_SerialNum+0x44>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008fa8:	4b0e      	ldr	r3, [pc, #56]	; (8008fe4 <Get_SerialNum+0x48>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008fae:	4b0e      	ldr	r3, [pc, #56]	; (8008fe8 <Get_SerialNum+0x4c>)
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4413      	add	r3, r2
 8008fba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d009      	beq.n	8008fd6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008fc2:	2208      	movs	r2, #8
 8008fc4:	4909      	ldr	r1, [pc, #36]	; (8008fec <Get_SerialNum+0x50>)
 8008fc6:	68f8      	ldr	r0, [r7, #12]
 8008fc8:	f000 f814 	bl	8008ff4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008fcc:	2204      	movs	r2, #4
 8008fce:	4908      	ldr	r1, [pc, #32]	; (8008ff0 <Get_SerialNum+0x54>)
 8008fd0:	68b8      	ldr	r0, [r7, #8]
 8008fd2:	f000 f80f 	bl	8008ff4 <IntToUnicode>
  }
}
 8008fd6:	bf00      	nop
 8008fd8:	3710      	adds	r7, #16
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	1fff7590 	.word	0x1fff7590
 8008fe4:	1fff7594 	.word	0x1fff7594
 8008fe8:	1fff7598 	.word	0x1fff7598
 8008fec:	200000f2 	.word	0x200000f2
 8008ff0:	20000102 	.word	0x20000102

08008ff4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b087      	sub	sp, #28
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	60f8      	str	r0, [r7, #12]
 8008ffc:	60b9      	str	r1, [r7, #8]
 8008ffe:	4613      	mov	r3, r2
 8009000:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009002:	2300      	movs	r3, #0
 8009004:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009006:	2300      	movs	r3, #0
 8009008:	75fb      	strb	r3, [r7, #23]
 800900a:	e027      	b.n	800905c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	0f1b      	lsrs	r3, r3, #28
 8009010:	2b09      	cmp	r3, #9
 8009012:	d80b      	bhi.n	800902c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	0f1b      	lsrs	r3, r3, #28
 8009018:	b2da      	uxtb	r2, r3
 800901a:	7dfb      	ldrb	r3, [r7, #23]
 800901c:	005b      	lsls	r3, r3, #1
 800901e:	4619      	mov	r1, r3
 8009020:	68bb      	ldr	r3, [r7, #8]
 8009022:	440b      	add	r3, r1
 8009024:	3230      	adds	r2, #48	; 0x30
 8009026:	b2d2      	uxtb	r2, r2
 8009028:	701a      	strb	r2, [r3, #0]
 800902a:	e00a      	b.n	8009042 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	0f1b      	lsrs	r3, r3, #28
 8009030:	b2da      	uxtb	r2, r3
 8009032:	7dfb      	ldrb	r3, [r7, #23]
 8009034:	005b      	lsls	r3, r3, #1
 8009036:	4619      	mov	r1, r3
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	440b      	add	r3, r1
 800903c:	3237      	adds	r2, #55	; 0x37
 800903e:	b2d2      	uxtb	r2, r2
 8009040:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	011b      	lsls	r3, r3, #4
 8009046:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009048:	7dfb      	ldrb	r3, [r7, #23]
 800904a:	005b      	lsls	r3, r3, #1
 800904c:	3301      	adds	r3, #1
 800904e:	68ba      	ldr	r2, [r7, #8]
 8009050:	4413      	add	r3, r2
 8009052:	2200      	movs	r2, #0
 8009054:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009056:	7dfb      	ldrb	r3, [r7, #23]
 8009058:	3301      	adds	r3, #1
 800905a:	75fb      	strb	r3, [r7, #23]
 800905c:	7dfa      	ldrb	r2, [r7, #23]
 800905e:	79fb      	ldrb	r3, [r7, #7]
 8009060:	429a      	cmp	r2, r3
 8009062:	d3d3      	bcc.n	800900c <IntToUnicode+0x18>
  }
}
 8009064:	bf00      	nop
 8009066:	bf00      	nop
 8009068:	371c      	adds	r7, #28
 800906a:	46bd      	mov	sp, r7
 800906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009070:	4770      	bx	lr
	...

08009074 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b0ac      	sub	sp, #176	; 0xb0
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800907c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8009080:	2200      	movs	r2, #0
 8009082:	601a      	str	r2, [r3, #0]
 8009084:	605a      	str	r2, [r3, #4]
 8009086:	609a      	str	r2, [r3, #8]
 8009088:	60da      	str	r2, [r3, #12]
 800908a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800908c:	f107 0314 	add.w	r3, r7, #20
 8009090:	2288      	movs	r2, #136	; 0x88
 8009092:	2100      	movs	r1, #0
 8009094:	4618      	mov	r0, r3
 8009096:	f001 f979 	bl	800a38c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80090a2:	d173      	bne.n	800918c <HAL_PCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80090a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80090a8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80090aa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80090ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 80090b2:	2303      	movs	r3, #3
 80090b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80090b6:	2301      	movs	r3, #1
 80090b8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 80090ba:	230c      	movs	r3, #12
 80090bc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80090be:	2307      	movs	r3, #7
 80090c0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 80090c2:	2304      	movs	r3, #4
 80090c4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80090c6:	2302      	movs	r3, #2
 80090c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80090ca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80090ce:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80090d0:	f107 0314 	add.w	r3, r7, #20
 80090d4:	4618      	mov	r0, r3
 80090d6:	f7fb f8f9 	bl	80042cc <HAL_RCCEx_PeriphCLKConfig>
 80090da:	4603      	mov	r3, r0
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d001      	beq.n	80090e4 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 80090e0:	f7f8 fbbe 	bl	8001860 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80090e4:	4b2b      	ldr	r3, [pc, #172]	; (8009194 <HAL_PCD_MspInit+0x120>)
 80090e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090e8:	4a2a      	ldr	r2, [pc, #168]	; (8009194 <HAL_PCD_MspInit+0x120>)
 80090ea:	f043 0301 	orr.w	r3, r3, #1
 80090ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80090f0:	4b28      	ldr	r3, [pc, #160]	; (8009194 <HAL_PCD_MspInit+0x120>)
 80090f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090f4:	f003 0301 	and.w	r3, r3, #1
 80090f8:	613b      	str	r3, [r7, #16]
 80090fa:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80090fc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009100:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009104:	2302      	movs	r3, #2
 8009106:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800910a:	2300      	movs	r3, #0
 800910c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009110:	2303      	movs	r3, #3
 8009112:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009116:	230a      	movs	r3, #10
 8009118:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800911c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8009120:	4619      	mov	r1, r3
 8009122:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009126:	f7f8 ff21 	bl	8001f6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800912a:	4b1a      	ldr	r3, [pc, #104]	; (8009194 <HAL_PCD_MspInit+0x120>)
 800912c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800912e:	4a19      	ldr	r2, [pc, #100]	; (8009194 <HAL_PCD_MspInit+0x120>)
 8009130:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009134:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009136:	4b17      	ldr	r3, [pc, #92]	; (8009194 <HAL_PCD_MspInit+0x120>)
 8009138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800913a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800913e:	60fb      	str	r3, [r7, #12]
 8009140:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009142:	4b14      	ldr	r3, [pc, #80]	; (8009194 <HAL_PCD_MspInit+0x120>)
 8009144:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800914a:	2b00      	cmp	r3, #0
 800914c:	d114      	bne.n	8009178 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800914e:	4b11      	ldr	r3, [pc, #68]	; (8009194 <HAL_PCD_MspInit+0x120>)
 8009150:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009152:	4a10      	ldr	r2, [pc, #64]	; (8009194 <HAL_PCD_MspInit+0x120>)
 8009154:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009158:	6593      	str	r3, [r2, #88]	; 0x58
 800915a:	4b0e      	ldr	r3, [pc, #56]	; (8009194 <HAL_PCD_MspInit+0x120>)
 800915c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800915e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009162:	60bb      	str	r3, [r7, #8]
 8009164:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8009166:	f7fa facf 	bl	8003708 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800916a:	4b0a      	ldr	r3, [pc, #40]	; (8009194 <HAL_PCD_MspInit+0x120>)
 800916c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800916e:	4a09      	ldr	r2, [pc, #36]	; (8009194 <HAL_PCD_MspInit+0x120>)
 8009170:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009174:	6593      	str	r3, [r2, #88]	; 0x58
 8009176:	e001      	b.n	800917c <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8009178:	f7fa fac6 	bl	8003708 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800917c:	2200      	movs	r2, #0
 800917e:	2100      	movs	r1, #0
 8009180:	2043      	movs	r0, #67	; 0x43
 8009182:	f7f8 febc 	bl	8001efe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009186:	2043      	movs	r0, #67	; 0x43
 8009188:	f7f8 fed5 	bl	8001f36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800918c:	bf00      	nop
 800918e:	37b0      	adds	r7, #176	; 0xb0
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}
 8009194:	40021000 	.word	0x40021000

08009198 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
 800919e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80091ac:	4619      	mov	r1, r3
 80091ae:	4610      	mov	r0, r2
 80091b0:	f7fe fad9 	bl	8007766 <USBD_LL_SetupStage>
}
 80091b4:	bf00      	nop
 80091b6:	3708      	adds	r7, #8
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}

080091bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b082      	sub	sp, #8
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	460b      	mov	r3, r1
 80091c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80091ce:	78fa      	ldrb	r2, [r7, #3]
 80091d0:	6879      	ldr	r1, [r7, #4]
 80091d2:	4613      	mov	r3, r2
 80091d4:	00db      	lsls	r3, r3, #3
 80091d6:	4413      	add	r3, r2
 80091d8:	009b      	lsls	r3, r3, #2
 80091da:	440b      	add	r3, r1
 80091dc:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	78fb      	ldrb	r3, [r7, #3]
 80091e4:	4619      	mov	r1, r3
 80091e6:	f7fe fb13 	bl	8007810 <USBD_LL_DataOutStage>
}
 80091ea:	bf00      	nop
 80091ec:	3708      	adds	r7, #8
 80091ee:	46bd      	mov	sp, r7
 80091f0:	bd80      	pop	{r7, pc}

080091f2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80091f2:	b580      	push	{r7, lr}
 80091f4:	b082      	sub	sp, #8
 80091f6:	af00      	add	r7, sp, #0
 80091f8:	6078      	str	r0, [r7, #4]
 80091fa:	460b      	mov	r3, r1
 80091fc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8009204:	78fa      	ldrb	r2, [r7, #3]
 8009206:	6879      	ldr	r1, [r7, #4]
 8009208:	4613      	mov	r3, r2
 800920a:	00db      	lsls	r3, r3, #3
 800920c:	4413      	add	r3, r2
 800920e:	009b      	lsls	r3, r3, #2
 8009210:	440b      	add	r3, r1
 8009212:	3348      	adds	r3, #72	; 0x48
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	78fb      	ldrb	r3, [r7, #3]
 8009218:	4619      	mov	r1, r3
 800921a:	f7fe fbac 	bl	8007976 <USBD_LL_DataInStage>
}
 800921e:	bf00      	nop
 8009220:	3708      	adds	r7, #8
 8009222:	46bd      	mov	sp, r7
 8009224:	bd80      	pop	{r7, pc}

08009226 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009226:	b580      	push	{r7, lr}
 8009228:	b082      	sub	sp, #8
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009234:	4618      	mov	r0, r3
 8009236:	f7fe fce6 	bl	8007c06 <USBD_LL_SOF>
}
 800923a:	bf00      	nop
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}

08009242 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009242:	b580      	push	{r7, lr}
 8009244:	b084      	sub	sp, #16
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800924a:	2301      	movs	r3, #1
 800924c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	691b      	ldr	r3, [r3, #16]
 8009252:	2b02      	cmp	r3, #2
 8009254:	d001      	beq.n	800925a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009256:	f7f8 fb03 	bl	8001860 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009260:	7bfa      	ldrb	r2, [r7, #15]
 8009262:	4611      	mov	r1, r2
 8009264:	4618      	mov	r0, r3
 8009266:	f7fe fc8a 	bl	8007b7e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009270:	4618      	mov	r0, r3
 8009272:	f7fe fc32 	bl	8007ada <USBD_LL_Reset>
}
 8009276:	bf00      	nop
 8009278:	3710      	adds	r7, #16
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}
	...

08009280 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b082      	sub	sp, #8
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	687a      	ldr	r2, [r7, #4]
 8009294:	6812      	ldr	r2, [r2, #0]
 8009296:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800929a:	f043 0301 	orr.w	r3, r3, #1
 800929e:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80092a6:	4618      	mov	r0, r3
 80092a8:	f7fe fc79 	bl	8007b9e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	6a1b      	ldr	r3, [r3, #32]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d005      	beq.n	80092c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80092b4:	4b04      	ldr	r3, [pc, #16]	; (80092c8 <HAL_PCD_SuspendCallback+0x48>)
 80092b6:	691b      	ldr	r3, [r3, #16]
 80092b8:	4a03      	ldr	r2, [pc, #12]	; (80092c8 <HAL_PCD_SuspendCallback+0x48>)
 80092ba:	f043 0306 	orr.w	r3, r3, #6
 80092be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80092c0:	bf00      	nop
 80092c2:	3708      	adds	r7, #8
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}
 80092c8:	e000ed00 	.word	0xe000ed00

080092cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b082      	sub	sp, #8
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	6812      	ldr	r2, [r2, #0]
 80092e2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80092e6:	f023 0301 	bic.w	r3, r3, #1
 80092ea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6a1b      	ldr	r3, [r3, #32]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d007      	beq.n	8009304 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80092f4:	4b08      	ldr	r3, [pc, #32]	; (8009318 <HAL_PCD_ResumeCallback+0x4c>)
 80092f6:	691b      	ldr	r3, [r3, #16]
 80092f8:	4a07      	ldr	r2, [pc, #28]	; (8009318 <HAL_PCD_ResumeCallback+0x4c>)
 80092fa:	f023 0306 	bic.w	r3, r3, #6
 80092fe:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009300:	f000 faf6 	bl	80098f0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800930a:	4618      	mov	r0, r3
 800930c:	f7fe fc63 	bl	8007bd6 <USBD_LL_Resume>
}
 8009310:	bf00      	nop
 8009312:	3708      	adds	r7, #8
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}
 8009318:	e000ed00 	.word	0xe000ed00

0800931c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b082      	sub	sp, #8
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
 8009324:	460b      	mov	r3, r1
 8009326:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800932e:	78fa      	ldrb	r2, [r7, #3]
 8009330:	4611      	mov	r1, r2
 8009332:	4618      	mov	r0, r3
 8009334:	f7fe fcb9 	bl	8007caa <USBD_LL_IsoOUTIncomplete>
}
 8009338:	bf00      	nop
 800933a:	3708      	adds	r7, #8
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b082      	sub	sp, #8
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	460b      	mov	r3, r1
 800934a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009352:	78fa      	ldrb	r2, [r7, #3]
 8009354:	4611      	mov	r1, r2
 8009356:	4618      	mov	r0, r3
 8009358:	f7fe fc75 	bl	8007c46 <USBD_LL_IsoINIncomplete>
}
 800935c:	bf00      	nop
 800935e:	3708      	adds	r7, #8
 8009360:	46bd      	mov	sp, r7
 8009362:	bd80      	pop	{r7, pc}

08009364 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b082      	sub	sp, #8
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009372:	4618      	mov	r0, r3
 8009374:	f7fe fccb 	bl	8007d0e <USBD_LL_DevConnected>
}
 8009378:	bf00      	nop
 800937a:	3708      	adds	r7, #8
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}

08009380 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b082      	sub	sp, #8
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800938e:	4618      	mov	r0, r3
 8009390:	f7fe fcc8 	bl	8007d24 <USBD_LL_DevDisconnected>
}
 8009394:	bf00      	nop
 8009396:	3708      	adds	r7, #8
 8009398:	46bd      	mov	sp, r7
 800939a:	bd80      	pop	{r7, pc}

0800939c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	781b      	ldrb	r3, [r3, #0]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d13c      	bne.n	8009426 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80093ac:	4a20      	ldr	r2, [pc, #128]	; (8009430 <USBD_LL_Init+0x94>)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a1e      	ldr	r2, [pc, #120]	; (8009430 <USBD_LL_Init+0x94>)
 80093b8:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80093bc:	4b1c      	ldr	r3, [pc, #112]	; (8009430 <USBD_LL_Init+0x94>)
 80093be:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80093c2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80093c4:	4b1a      	ldr	r3, [pc, #104]	; (8009430 <USBD_LL_Init+0x94>)
 80093c6:	2206      	movs	r2, #6
 80093c8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80093ca:	4b19      	ldr	r3, [pc, #100]	; (8009430 <USBD_LL_Init+0x94>)
 80093cc:	2202      	movs	r2, #2
 80093ce:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80093d0:	4b17      	ldr	r3, [pc, #92]	; (8009430 <USBD_LL_Init+0x94>)
 80093d2:	2202      	movs	r2, #2
 80093d4:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80093d6:	4b16      	ldr	r3, [pc, #88]	; (8009430 <USBD_LL_Init+0x94>)
 80093d8:	2200      	movs	r2, #0
 80093da:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80093dc:	4b14      	ldr	r3, [pc, #80]	; (8009430 <USBD_LL_Init+0x94>)
 80093de:	2200      	movs	r2, #0
 80093e0:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80093e2:	4b13      	ldr	r3, [pc, #76]	; (8009430 <USBD_LL_Init+0x94>)
 80093e4:	2200      	movs	r2, #0
 80093e6:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80093e8:	4b11      	ldr	r3, [pc, #68]	; (8009430 <USBD_LL_Init+0x94>)
 80093ea:	2200      	movs	r2, #0
 80093ec:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80093ee:	4b10      	ldr	r3, [pc, #64]	; (8009430 <USBD_LL_Init+0x94>)
 80093f0:	2200      	movs	r2, #0
 80093f2:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80093f4:	4b0e      	ldr	r3, [pc, #56]	; (8009430 <USBD_LL_Init+0x94>)
 80093f6:	2200      	movs	r2, #0
 80093f8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80093fa:	480d      	ldr	r0, [pc, #52]	; (8009430 <USBD_LL_Init+0x94>)
 80093fc:	f7f8 ff78 	bl	80022f0 <HAL_PCD_Init>
 8009400:	4603      	mov	r3, r0
 8009402:	2b00      	cmp	r3, #0
 8009404:	d001      	beq.n	800940a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009406:	f7f8 fa2b 	bl	8001860 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800940a:	2180      	movs	r1, #128	; 0x80
 800940c:	4808      	ldr	r0, [pc, #32]	; (8009430 <USBD_LL_Init+0x94>)
 800940e:	f7fa f8e2 	bl	80035d6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009412:	2240      	movs	r2, #64	; 0x40
 8009414:	2100      	movs	r1, #0
 8009416:	4806      	ldr	r0, [pc, #24]	; (8009430 <USBD_LL_Init+0x94>)
 8009418:	f7fa f896 	bl	8003548 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800941c:	2280      	movs	r2, #128	; 0x80
 800941e:	2101      	movs	r1, #1
 8009420:	4803      	ldr	r0, [pc, #12]	; (8009430 <USBD_LL_Init+0x94>)
 8009422:	f7fa f891 	bl	8003548 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009426:	2300      	movs	r3, #0
}
 8009428:	4618      	mov	r0, r3
 800942a:	3708      	adds	r7, #8
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}
 8009430:	2000195c 	.word	0x2000195c

08009434 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800943c:	2300      	movs	r3, #0
 800943e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009440:	2300      	movs	r3, #0
 8009442:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800944a:	4618      	mov	r0, r3
 800944c:	f7f9 f874 	bl	8002538 <HAL_PCD_Start>
 8009450:	4603      	mov	r3, r0
 8009452:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009454:	7bbb      	ldrb	r3, [r7, #14]
 8009456:	2b03      	cmp	r3, #3
 8009458:	d816      	bhi.n	8009488 <USBD_LL_Start+0x54>
 800945a:	a201      	add	r2, pc, #4	; (adr r2, 8009460 <USBD_LL_Start+0x2c>)
 800945c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009460:	08009471 	.word	0x08009471
 8009464:	08009477 	.word	0x08009477
 8009468:	0800947d 	.word	0x0800947d
 800946c:	08009483 	.word	0x08009483
    case HAL_OK :
      usb_status = USBD_OK;
 8009470:	2300      	movs	r3, #0
 8009472:	73fb      	strb	r3, [r7, #15]
    break;
 8009474:	e00b      	b.n	800948e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009476:	2303      	movs	r3, #3
 8009478:	73fb      	strb	r3, [r7, #15]
    break;
 800947a:	e008      	b.n	800948e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800947c:	2301      	movs	r3, #1
 800947e:	73fb      	strb	r3, [r7, #15]
    break;
 8009480:	e005      	b.n	800948e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009482:	2303      	movs	r3, #3
 8009484:	73fb      	strb	r3, [r7, #15]
    break;
 8009486:	e002      	b.n	800948e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8009488:	2303      	movs	r3, #3
 800948a:	73fb      	strb	r3, [r7, #15]
    break;
 800948c:	bf00      	nop
  }
  return usb_status;
 800948e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009490:	4618      	mov	r0, r3
 8009492:	3710      	adds	r7, #16
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	4608      	mov	r0, r1
 80094a2:	4611      	mov	r1, r2
 80094a4:	461a      	mov	r2, r3
 80094a6:	4603      	mov	r3, r0
 80094a8:	70fb      	strb	r3, [r7, #3]
 80094aa:	460b      	mov	r3, r1
 80094ac:	70bb      	strb	r3, [r7, #2]
 80094ae:	4613      	mov	r3, r2
 80094b0:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094b2:	2300      	movs	r3, #0
 80094b4:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094b6:	2300      	movs	r3, #0
 80094b8:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80094c0:	78bb      	ldrb	r3, [r7, #2]
 80094c2:	883a      	ldrh	r2, [r7, #0]
 80094c4:	78f9      	ldrb	r1, [r7, #3]
 80094c6:	f7f9 fd1e 	bl	8002f06 <HAL_PCD_EP_Open>
 80094ca:	4603      	mov	r3, r0
 80094cc:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80094ce:	7bbb      	ldrb	r3, [r7, #14]
 80094d0:	2b03      	cmp	r3, #3
 80094d2:	d817      	bhi.n	8009504 <USBD_LL_OpenEP+0x6c>
 80094d4:	a201      	add	r2, pc, #4	; (adr r2, 80094dc <USBD_LL_OpenEP+0x44>)
 80094d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094da:	bf00      	nop
 80094dc:	080094ed 	.word	0x080094ed
 80094e0:	080094f3 	.word	0x080094f3
 80094e4:	080094f9 	.word	0x080094f9
 80094e8:	080094ff 	.word	0x080094ff
    case HAL_OK :
      usb_status = USBD_OK;
 80094ec:	2300      	movs	r3, #0
 80094ee:	73fb      	strb	r3, [r7, #15]
    break;
 80094f0:	e00b      	b.n	800950a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80094f2:	2303      	movs	r3, #3
 80094f4:	73fb      	strb	r3, [r7, #15]
    break;
 80094f6:	e008      	b.n	800950a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80094f8:	2301      	movs	r3, #1
 80094fa:	73fb      	strb	r3, [r7, #15]
    break;
 80094fc:	e005      	b.n	800950a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80094fe:	2303      	movs	r3, #3
 8009500:	73fb      	strb	r3, [r7, #15]
    break;
 8009502:	e002      	b.n	800950a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8009504:	2303      	movs	r3, #3
 8009506:	73fb      	strb	r3, [r7, #15]
    break;
 8009508:	bf00      	nop
  }
  return usb_status;
 800950a:	7bfb      	ldrb	r3, [r7, #15]
}
 800950c:	4618      	mov	r0, r3
 800950e:	3710      	adds	r7, #16
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	460b      	mov	r3, r1
 800951e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009520:	2300      	movs	r3, #0
 8009522:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009524:	2300      	movs	r3, #0
 8009526:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800952e:	78fa      	ldrb	r2, [r7, #3]
 8009530:	4611      	mov	r1, r2
 8009532:	4618      	mov	r0, r3
 8009534:	f7f9 fd4f 	bl	8002fd6 <HAL_PCD_EP_Close>
 8009538:	4603      	mov	r3, r0
 800953a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800953c:	7bbb      	ldrb	r3, [r7, #14]
 800953e:	2b03      	cmp	r3, #3
 8009540:	d816      	bhi.n	8009570 <USBD_LL_CloseEP+0x5c>
 8009542:	a201      	add	r2, pc, #4	; (adr r2, 8009548 <USBD_LL_CloseEP+0x34>)
 8009544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009548:	08009559 	.word	0x08009559
 800954c:	0800955f 	.word	0x0800955f
 8009550:	08009565 	.word	0x08009565
 8009554:	0800956b 	.word	0x0800956b
    case HAL_OK :
      usb_status = USBD_OK;
 8009558:	2300      	movs	r3, #0
 800955a:	73fb      	strb	r3, [r7, #15]
    break;
 800955c:	e00b      	b.n	8009576 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800955e:	2303      	movs	r3, #3
 8009560:	73fb      	strb	r3, [r7, #15]
    break;
 8009562:	e008      	b.n	8009576 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009564:	2301      	movs	r3, #1
 8009566:	73fb      	strb	r3, [r7, #15]
    break;
 8009568:	e005      	b.n	8009576 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800956a:	2303      	movs	r3, #3
 800956c:	73fb      	strb	r3, [r7, #15]
    break;
 800956e:	e002      	b.n	8009576 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8009570:	2303      	movs	r3, #3
 8009572:	73fb      	strb	r3, [r7, #15]
    break;
 8009574:	bf00      	nop
  }
  return usb_status;
 8009576:	7bfb      	ldrb	r3, [r7, #15]
}
 8009578:	4618      	mov	r0, r3
 800957a:	3710      	adds	r7, #16
 800957c:	46bd      	mov	sp, r7
 800957e:	bd80      	pop	{r7, pc}

08009580 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b084      	sub	sp, #16
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
 8009588:	460b      	mov	r3, r1
 800958a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800958c:	2300      	movs	r3, #0
 800958e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009590:	2300      	movs	r3, #0
 8009592:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800959a:	78fa      	ldrb	r2, [r7, #3]
 800959c:	4611      	mov	r1, r2
 800959e:	4618      	mov	r0, r3
 80095a0:	f7f9 fdde 	bl	8003160 <HAL_PCD_EP_SetStall>
 80095a4:	4603      	mov	r3, r0
 80095a6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80095a8:	7bbb      	ldrb	r3, [r7, #14]
 80095aa:	2b03      	cmp	r3, #3
 80095ac:	d816      	bhi.n	80095dc <USBD_LL_StallEP+0x5c>
 80095ae:	a201      	add	r2, pc, #4	; (adr r2, 80095b4 <USBD_LL_StallEP+0x34>)
 80095b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095b4:	080095c5 	.word	0x080095c5
 80095b8:	080095cb 	.word	0x080095cb
 80095bc:	080095d1 	.word	0x080095d1
 80095c0:	080095d7 	.word	0x080095d7
    case HAL_OK :
      usb_status = USBD_OK;
 80095c4:	2300      	movs	r3, #0
 80095c6:	73fb      	strb	r3, [r7, #15]
    break;
 80095c8:	e00b      	b.n	80095e2 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80095ca:	2303      	movs	r3, #3
 80095cc:	73fb      	strb	r3, [r7, #15]
    break;
 80095ce:	e008      	b.n	80095e2 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80095d0:	2301      	movs	r3, #1
 80095d2:	73fb      	strb	r3, [r7, #15]
    break;
 80095d4:	e005      	b.n	80095e2 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80095d6:	2303      	movs	r3, #3
 80095d8:	73fb      	strb	r3, [r7, #15]
    break;
 80095da:	e002      	b.n	80095e2 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80095dc:	2303      	movs	r3, #3
 80095de:	73fb      	strb	r3, [r7, #15]
    break;
 80095e0:	bf00      	nop
  }
  return usb_status;
 80095e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3710      	adds	r7, #16
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
 80095f4:	460b      	mov	r3, r1
 80095f6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095f8:	2300      	movs	r3, #0
 80095fa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095fc:	2300      	movs	r3, #0
 80095fe:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009606:	78fa      	ldrb	r2, [r7, #3]
 8009608:	4611      	mov	r1, r2
 800960a:	4618      	mov	r0, r3
 800960c:	f7f9 fe0a 	bl	8003224 <HAL_PCD_EP_ClrStall>
 8009610:	4603      	mov	r3, r0
 8009612:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009614:	7bbb      	ldrb	r3, [r7, #14]
 8009616:	2b03      	cmp	r3, #3
 8009618:	d816      	bhi.n	8009648 <USBD_LL_ClearStallEP+0x5c>
 800961a:	a201      	add	r2, pc, #4	; (adr r2, 8009620 <USBD_LL_ClearStallEP+0x34>)
 800961c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009620:	08009631 	.word	0x08009631
 8009624:	08009637 	.word	0x08009637
 8009628:	0800963d 	.word	0x0800963d
 800962c:	08009643 	.word	0x08009643
    case HAL_OK :
      usb_status = USBD_OK;
 8009630:	2300      	movs	r3, #0
 8009632:	73fb      	strb	r3, [r7, #15]
    break;
 8009634:	e00b      	b.n	800964e <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009636:	2303      	movs	r3, #3
 8009638:	73fb      	strb	r3, [r7, #15]
    break;
 800963a:	e008      	b.n	800964e <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800963c:	2301      	movs	r3, #1
 800963e:	73fb      	strb	r3, [r7, #15]
    break;
 8009640:	e005      	b.n	800964e <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009642:	2303      	movs	r3, #3
 8009644:	73fb      	strb	r3, [r7, #15]
    break;
 8009646:	e002      	b.n	800964e <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8009648:	2303      	movs	r3, #3
 800964a:	73fb      	strb	r3, [r7, #15]
    break;
 800964c:	bf00      	nop
  }
  return usb_status;
 800964e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009650:	4618      	mov	r0, r3
 8009652:	3710      	adds	r7, #16
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009658:	b480      	push	{r7}
 800965a:	b085      	sub	sp, #20
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	460b      	mov	r3, r1
 8009662:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800966a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800966c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009670:	2b00      	cmp	r3, #0
 8009672:	da0b      	bge.n	800968c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009674:	78fb      	ldrb	r3, [r7, #3]
 8009676:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800967a:	68f9      	ldr	r1, [r7, #12]
 800967c:	4613      	mov	r3, r2
 800967e:	00db      	lsls	r3, r3, #3
 8009680:	4413      	add	r3, r2
 8009682:	009b      	lsls	r3, r3, #2
 8009684:	440b      	add	r3, r1
 8009686:	333e      	adds	r3, #62	; 0x3e
 8009688:	781b      	ldrb	r3, [r3, #0]
 800968a:	e00b      	b.n	80096a4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800968c:	78fb      	ldrb	r3, [r7, #3]
 800968e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009692:	68f9      	ldr	r1, [r7, #12]
 8009694:	4613      	mov	r3, r2
 8009696:	00db      	lsls	r3, r3, #3
 8009698:	4413      	add	r3, r2
 800969a:	009b      	lsls	r3, r3, #2
 800969c:	440b      	add	r3, r1
 800969e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80096a2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3714      	adds	r7, #20
 80096a8:	46bd      	mov	sp, r7
 80096aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ae:	4770      	bx	lr

080096b0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b084      	sub	sp, #16
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	460b      	mov	r3, r1
 80096ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096bc:	2300      	movs	r3, #0
 80096be:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096c0:	2300      	movs	r3, #0
 80096c2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80096ca:	78fa      	ldrb	r2, [r7, #3]
 80096cc:	4611      	mov	r1, r2
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7f9 fbf4 	bl	8002ebc <HAL_PCD_SetAddress>
 80096d4:	4603      	mov	r3, r0
 80096d6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80096d8:	7bbb      	ldrb	r3, [r7, #14]
 80096da:	2b03      	cmp	r3, #3
 80096dc:	d816      	bhi.n	800970c <USBD_LL_SetUSBAddress+0x5c>
 80096de:	a201      	add	r2, pc, #4	; (adr r2, 80096e4 <USBD_LL_SetUSBAddress+0x34>)
 80096e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e4:	080096f5 	.word	0x080096f5
 80096e8:	080096fb 	.word	0x080096fb
 80096ec:	08009701 	.word	0x08009701
 80096f0:	08009707 	.word	0x08009707
    case HAL_OK :
      usb_status = USBD_OK;
 80096f4:	2300      	movs	r3, #0
 80096f6:	73fb      	strb	r3, [r7, #15]
    break;
 80096f8:	e00b      	b.n	8009712 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80096fa:	2303      	movs	r3, #3
 80096fc:	73fb      	strb	r3, [r7, #15]
    break;
 80096fe:	e008      	b.n	8009712 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009700:	2301      	movs	r3, #1
 8009702:	73fb      	strb	r3, [r7, #15]
    break;
 8009704:	e005      	b.n	8009712 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009706:	2303      	movs	r3, #3
 8009708:	73fb      	strb	r3, [r7, #15]
    break;
 800970a:	e002      	b.n	8009712 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800970c:	2303      	movs	r3, #3
 800970e:	73fb      	strb	r3, [r7, #15]
    break;
 8009710:	bf00      	nop
  }
  return usb_status;
 8009712:	7bfb      	ldrb	r3, [r7, #15]
}
 8009714:	4618      	mov	r0, r3
 8009716:	3710      	adds	r7, #16
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}

0800971c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b086      	sub	sp, #24
 8009720:	af00      	add	r7, sp, #0
 8009722:	60f8      	str	r0, [r7, #12]
 8009724:	607a      	str	r2, [r7, #4]
 8009726:	603b      	str	r3, [r7, #0]
 8009728:	460b      	mov	r3, r1
 800972a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800972c:	2300      	movs	r3, #0
 800972e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009730:	2300      	movs	r3, #0
 8009732:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800973a:	7af9      	ldrb	r1, [r7, #11]
 800973c:	683b      	ldr	r3, [r7, #0]
 800973e:	687a      	ldr	r2, [r7, #4]
 8009740:	f7f9 fcdd 	bl	80030fe <HAL_PCD_EP_Transmit>
 8009744:	4603      	mov	r3, r0
 8009746:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8009748:	7dbb      	ldrb	r3, [r7, #22]
 800974a:	2b03      	cmp	r3, #3
 800974c:	d816      	bhi.n	800977c <USBD_LL_Transmit+0x60>
 800974e:	a201      	add	r2, pc, #4	; (adr r2, 8009754 <USBD_LL_Transmit+0x38>)
 8009750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009754:	08009765 	.word	0x08009765
 8009758:	0800976b 	.word	0x0800976b
 800975c:	08009771 	.word	0x08009771
 8009760:	08009777 	.word	0x08009777
    case HAL_OK :
      usb_status = USBD_OK;
 8009764:	2300      	movs	r3, #0
 8009766:	75fb      	strb	r3, [r7, #23]
    break;
 8009768:	e00b      	b.n	8009782 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800976a:	2303      	movs	r3, #3
 800976c:	75fb      	strb	r3, [r7, #23]
    break;
 800976e:	e008      	b.n	8009782 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009770:	2301      	movs	r3, #1
 8009772:	75fb      	strb	r3, [r7, #23]
    break;
 8009774:	e005      	b.n	8009782 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009776:	2303      	movs	r3, #3
 8009778:	75fb      	strb	r3, [r7, #23]
    break;
 800977a:	e002      	b.n	8009782 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800977c:	2303      	movs	r3, #3
 800977e:	75fb      	strb	r3, [r7, #23]
    break;
 8009780:	bf00      	nop
  }
  return usb_status;
 8009782:	7dfb      	ldrb	r3, [r7, #23]
}
 8009784:	4618      	mov	r0, r3
 8009786:	3718      	adds	r7, #24
 8009788:	46bd      	mov	sp, r7
 800978a:	bd80      	pop	{r7, pc}

0800978c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b086      	sub	sp, #24
 8009790:	af00      	add	r7, sp, #0
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	607a      	str	r2, [r7, #4]
 8009796:	603b      	str	r3, [r7, #0]
 8009798:	460b      	mov	r3, r1
 800979a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800979c:	2300      	movs	r3, #0
 800979e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097a0:	2300      	movs	r3, #0
 80097a2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80097aa:	7af9      	ldrb	r1, [r7, #11]
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	f7f9 fc5b 	bl	800306a <HAL_PCD_EP_Receive>
 80097b4:	4603      	mov	r3, r0
 80097b6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80097b8:	7dbb      	ldrb	r3, [r7, #22]
 80097ba:	2b03      	cmp	r3, #3
 80097bc:	d816      	bhi.n	80097ec <USBD_LL_PrepareReceive+0x60>
 80097be:	a201      	add	r2, pc, #4	; (adr r2, 80097c4 <USBD_LL_PrepareReceive+0x38>)
 80097c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097c4:	080097d5 	.word	0x080097d5
 80097c8:	080097db 	.word	0x080097db
 80097cc:	080097e1 	.word	0x080097e1
 80097d0:	080097e7 	.word	0x080097e7
    case HAL_OK :
      usb_status = USBD_OK;
 80097d4:	2300      	movs	r3, #0
 80097d6:	75fb      	strb	r3, [r7, #23]
    break;
 80097d8:	e00b      	b.n	80097f2 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80097da:	2303      	movs	r3, #3
 80097dc:	75fb      	strb	r3, [r7, #23]
    break;
 80097de:	e008      	b.n	80097f2 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80097e0:	2301      	movs	r3, #1
 80097e2:	75fb      	strb	r3, [r7, #23]
    break;
 80097e4:	e005      	b.n	80097f2 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80097e6:	2303      	movs	r3, #3
 80097e8:	75fb      	strb	r3, [r7, #23]
    break;
 80097ea:	e002      	b.n	80097f2 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 80097ec:	2303      	movs	r3, #3
 80097ee:	75fb      	strb	r3, [r7, #23]
    break;
 80097f0:	bf00      	nop
  }
  return usb_status;
 80097f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3718      	adds	r7, #24
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}

080097fc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b082      	sub	sp, #8
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
 8009804:	460b      	mov	r3, r1
 8009806:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800980e:	78fa      	ldrb	r2, [r7, #3]
 8009810:	4611      	mov	r1, r2
 8009812:	4618      	mov	r0, r3
 8009814:	f7f9 fc5b 	bl	80030ce <HAL_PCD_EP_GetRxCount>
 8009818:	4603      	mov	r3, r0
}
 800981a:	4618      	mov	r0, r3
 800981c:	3708      	adds	r7, #8
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
	...

08009824 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b082      	sub	sp, #8
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
 800982c:	460b      	mov	r3, r1
 800982e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8009830:	78fb      	ldrb	r3, [r7, #3]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d002      	beq.n	800983c <HAL_PCDEx_LPM_Callback+0x18>
 8009836:	2b01      	cmp	r3, #1
 8009838:	d01f      	beq.n	800987a <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800983a:	e03b      	b.n	80098b4 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6a1b      	ldr	r3, [r3, #32]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d007      	beq.n	8009854 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009844:	f000 f854 	bl	80098f0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009848:	4b1c      	ldr	r3, [pc, #112]	; (80098bc <HAL_PCDEx_LPM_Callback+0x98>)
 800984a:	691b      	ldr	r3, [r3, #16]
 800984c:	4a1b      	ldr	r2, [pc, #108]	; (80098bc <HAL_PCDEx_LPM_Callback+0x98>)
 800984e:	f023 0306 	bic.w	r3, r3, #6
 8009852:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	687a      	ldr	r2, [r7, #4]
 8009860:	6812      	ldr	r2, [r2, #0]
 8009862:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009866:	f023 0301 	bic.w	r3, r3, #1
 800986a:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009872:	4618      	mov	r0, r3
 8009874:	f7fe f9af 	bl	8007bd6 <USBD_LL_Resume>
    break;
 8009878:	e01c      	b.n	80098b4 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	6812      	ldr	r2, [r2, #0]
 8009888:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800988c:	f043 0301 	orr.w	r3, r3, #1
 8009890:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8009898:	4618      	mov	r0, r3
 800989a:	f7fe f980 	bl	8007b9e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	6a1b      	ldr	r3, [r3, #32]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d005      	beq.n	80098b2 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80098a6:	4b05      	ldr	r3, [pc, #20]	; (80098bc <HAL_PCDEx_LPM_Callback+0x98>)
 80098a8:	691b      	ldr	r3, [r3, #16]
 80098aa:	4a04      	ldr	r2, [pc, #16]	; (80098bc <HAL_PCDEx_LPM_Callback+0x98>)
 80098ac:	f043 0306 	orr.w	r3, r3, #6
 80098b0:	6113      	str	r3, [r2, #16]
    break;
 80098b2:	bf00      	nop
}
 80098b4:	bf00      	nop
 80098b6:	3708      	adds	r7, #8
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}
 80098bc:	e000ed00 	.word	0xe000ed00

080098c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b083      	sub	sp, #12
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80098c8:	4b03      	ldr	r3, [pc, #12]	; (80098d8 <USBD_static_malloc+0x18>)
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	370c      	adds	r7, #12
 80098ce:	46bd      	mov	sp, r7
 80098d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d4:	4770      	bx	lr
 80098d6:	bf00      	nop
 80098d8:	20001e68 	.word	0x20001e68

080098dc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80098dc:	b480      	push	{r7}
 80098de:	b083      	sub	sp, #12
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]

}
 80098e4:	bf00      	nop
 80098e6:	370c      	adds	r7, #12
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80098f4:	f7f7 fe0e 	bl	8001514 <SystemClock_Config>
}
 80098f8:	bf00      	nop
 80098fa:	bd80      	pop	{r7, pc}

080098fc <__cvt>:
 80098fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009900:	ec55 4b10 	vmov	r4, r5, d0
 8009904:	2d00      	cmp	r5, #0
 8009906:	460e      	mov	r6, r1
 8009908:	4619      	mov	r1, r3
 800990a:	462b      	mov	r3, r5
 800990c:	bfbb      	ittet	lt
 800990e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009912:	461d      	movlt	r5, r3
 8009914:	2300      	movge	r3, #0
 8009916:	232d      	movlt	r3, #45	; 0x2d
 8009918:	700b      	strb	r3, [r1, #0]
 800991a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800991c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009920:	4691      	mov	r9, r2
 8009922:	f023 0820 	bic.w	r8, r3, #32
 8009926:	bfbc      	itt	lt
 8009928:	4622      	movlt	r2, r4
 800992a:	4614      	movlt	r4, r2
 800992c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009930:	d005      	beq.n	800993e <__cvt+0x42>
 8009932:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009936:	d100      	bne.n	800993a <__cvt+0x3e>
 8009938:	3601      	adds	r6, #1
 800993a:	2102      	movs	r1, #2
 800993c:	e000      	b.n	8009940 <__cvt+0x44>
 800993e:	2103      	movs	r1, #3
 8009940:	ab03      	add	r3, sp, #12
 8009942:	9301      	str	r3, [sp, #4]
 8009944:	ab02      	add	r3, sp, #8
 8009946:	9300      	str	r3, [sp, #0]
 8009948:	ec45 4b10 	vmov	d0, r4, r5
 800994c:	4653      	mov	r3, sl
 800994e:	4632      	mov	r2, r6
 8009950:	f000 fdde 	bl	800a510 <_dtoa_r>
 8009954:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009958:	4607      	mov	r7, r0
 800995a:	d102      	bne.n	8009962 <__cvt+0x66>
 800995c:	f019 0f01 	tst.w	r9, #1
 8009960:	d022      	beq.n	80099a8 <__cvt+0xac>
 8009962:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009966:	eb07 0906 	add.w	r9, r7, r6
 800996a:	d110      	bne.n	800998e <__cvt+0x92>
 800996c:	783b      	ldrb	r3, [r7, #0]
 800996e:	2b30      	cmp	r3, #48	; 0x30
 8009970:	d10a      	bne.n	8009988 <__cvt+0x8c>
 8009972:	2200      	movs	r2, #0
 8009974:	2300      	movs	r3, #0
 8009976:	4620      	mov	r0, r4
 8009978:	4629      	mov	r1, r5
 800997a:	f7f7 f8a5 	bl	8000ac8 <__aeabi_dcmpeq>
 800997e:	b918      	cbnz	r0, 8009988 <__cvt+0x8c>
 8009980:	f1c6 0601 	rsb	r6, r6, #1
 8009984:	f8ca 6000 	str.w	r6, [sl]
 8009988:	f8da 3000 	ldr.w	r3, [sl]
 800998c:	4499      	add	r9, r3
 800998e:	2200      	movs	r2, #0
 8009990:	2300      	movs	r3, #0
 8009992:	4620      	mov	r0, r4
 8009994:	4629      	mov	r1, r5
 8009996:	f7f7 f897 	bl	8000ac8 <__aeabi_dcmpeq>
 800999a:	b108      	cbz	r0, 80099a0 <__cvt+0xa4>
 800999c:	f8cd 900c 	str.w	r9, [sp, #12]
 80099a0:	2230      	movs	r2, #48	; 0x30
 80099a2:	9b03      	ldr	r3, [sp, #12]
 80099a4:	454b      	cmp	r3, r9
 80099a6:	d307      	bcc.n	80099b8 <__cvt+0xbc>
 80099a8:	9b03      	ldr	r3, [sp, #12]
 80099aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80099ac:	1bdb      	subs	r3, r3, r7
 80099ae:	4638      	mov	r0, r7
 80099b0:	6013      	str	r3, [r2, #0]
 80099b2:	b004      	add	sp, #16
 80099b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099b8:	1c59      	adds	r1, r3, #1
 80099ba:	9103      	str	r1, [sp, #12]
 80099bc:	701a      	strb	r2, [r3, #0]
 80099be:	e7f0      	b.n	80099a2 <__cvt+0xa6>

080099c0 <__exponent>:
 80099c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80099c2:	4603      	mov	r3, r0
 80099c4:	2900      	cmp	r1, #0
 80099c6:	bfb8      	it	lt
 80099c8:	4249      	neglt	r1, r1
 80099ca:	f803 2b02 	strb.w	r2, [r3], #2
 80099ce:	bfb4      	ite	lt
 80099d0:	222d      	movlt	r2, #45	; 0x2d
 80099d2:	222b      	movge	r2, #43	; 0x2b
 80099d4:	2909      	cmp	r1, #9
 80099d6:	7042      	strb	r2, [r0, #1]
 80099d8:	dd2a      	ble.n	8009a30 <__exponent+0x70>
 80099da:	f10d 0207 	add.w	r2, sp, #7
 80099de:	4617      	mov	r7, r2
 80099e0:	260a      	movs	r6, #10
 80099e2:	4694      	mov	ip, r2
 80099e4:	fb91 f5f6 	sdiv	r5, r1, r6
 80099e8:	fb06 1415 	mls	r4, r6, r5, r1
 80099ec:	3430      	adds	r4, #48	; 0x30
 80099ee:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80099f2:	460c      	mov	r4, r1
 80099f4:	2c63      	cmp	r4, #99	; 0x63
 80099f6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80099fa:	4629      	mov	r1, r5
 80099fc:	dcf1      	bgt.n	80099e2 <__exponent+0x22>
 80099fe:	3130      	adds	r1, #48	; 0x30
 8009a00:	f1ac 0402 	sub.w	r4, ip, #2
 8009a04:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009a08:	1c41      	adds	r1, r0, #1
 8009a0a:	4622      	mov	r2, r4
 8009a0c:	42ba      	cmp	r2, r7
 8009a0e:	d30a      	bcc.n	8009a26 <__exponent+0x66>
 8009a10:	f10d 0209 	add.w	r2, sp, #9
 8009a14:	eba2 020c 	sub.w	r2, r2, ip
 8009a18:	42bc      	cmp	r4, r7
 8009a1a:	bf88      	it	hi
 8009a1c:	2200      	movhi	r2, #0
 8009a1e:	4413      	add	r3, r2
 8009a20:	1a18      	subs	r0, r3, r0
 8009a22:	b003      	add	sp, #12
 8009a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a26:	f812 5b01 	ldrb.w	r5, [r2], #1
 8009a2a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009a2e:	e7ed      	b.n	8009a0c <__exponent+0x4c>
 8009a30:	2330      	movs	r3, #48	; 0x30
 8009a32:	3130      	adds	r1, #48	; 0x30
 8009a34:	7083      	strb	r3, [r0, #2]
 8009a36:	70c1      	strb	r1, [r0, #3]
 8009a38:	1d03      	adds	r3, r0, #4
 8009a3a:	e7f1      	b.n	8009a20 <__exponent+0x60>

08009a3c <_printf_float>:
 8009a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a40:	ed2d 8b02 	vpush	{d8}
 8009a44:	b08d      	sub	sp, #52	; 0x34
 8009a46:	460c      	mov	r4, r1
 8009a48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009a4c:	4616      	mov	r6, r2
 8009a4e:	461f      	mov	r7, r3
 8009a50:	4605      	mov	r5, r0
 8009a52:	f000 fca3 	bl	800a39c <_localeconv_r>
 8009a56:	f8d0 a000 	ldr.w	sl, [r0]
 8009a5a:	4650      	mov	r0, sl
 8009a5c:	f7f6 fc08 	bl	8000270 <strlen>
 8009a60:	2300      	movs	r3, #0
 8009a62:	930a      	str	r3, [sp, #40]	; 0x28
 8009a64:	6823      	ldr	r3, [r4, #0]
 8009a66:	9305      	str	r3, [sp, #20]
 8009a68:	f8d8 3000 	ldr.w	r3, [r8]
 8009a6c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009a70:	3307      	adds	r3, #7
 8009a72:	f023 0307 	bic.w	r3, r3, #7
 8009a76:	f103 0208 	add.w	r2, r3, #8
 8009a7a:	f8c8 2000 	str.w	r2, [r8]
 8009a7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a82:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009a86:	9307      	str	r3, [sp, #28]
 8009a88:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a8c:	ee08 0a10 	vmov	s16, r0
 8009a90:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009a94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a98:	4b9e      	ldr	r3, [pc, #632]	; (8009d14 <_printf_float+0x2d8>)
 8009a9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009a9e:	f7f7 f845 	bl	8000b2c <__aeabi_dcmpun>
 8009aa2:	bb88      	cbnz	r0, 8009b08 <_printf_float+0xcc>
 8009aa4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009aa8:	4b9a      	ldr	r3, [pc, #616]	; (8009d14 <_printf_float+0x2d8>)
 8009aaa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009aae:	f7f7 f81f 	bl	8000af0 <__aeabi_dcmple>
 8009ab2:	bb48      	cbnz	r0, 8009b08 <_printf_float+0xcc>
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	4640      	mov	r0, r8
 8009aba:	4649      	mov	r1, r9
 8009abc:	f7f7 f80e 	bl	8000adc <__aeabi_dcmplt>
 8009ac0:	b110      	cbz	r0, 8009ac8 <_printf_float+0x8c>
 8009ac2:	232d      	movs	r3, #45	; 0x2d
 8009ac4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ac8:	4a93      	ldr	r2, [pc, #588]	; (8009d18 <_printf_float+0x2dc>)
 8009aca:	4b94      	ldr	r3, [pc, #592]	; (8009d1c <_printf_float+0x2e0>)
 8009acc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009ad0:	bf94      	ite	ls
 8009ad2:	4690      	movls	r8, r2
 8009ad4:	4698      	movhi	r8, r3
 8009ad6:	2303      	movs	r3, #3
 8009ad8:	6123      	str	r3, [r4, #16]
 8009ada:	9b05      	ldr	r3, [sp, #20]
 8009adc:	f023 0304 	bic.w	r3, r3, #4
 8009ae0:	6023      	str	r3, [r4, #0]
 8009ae2:	f04f 0900 	mov.w	r9, #0
 8009ae6:	9700      	str	r7, [sp, #0]
 8009ae8:	4633      	mov	r3, r6
 8009aea:	aa0b      	add	r2, sp, #44	; 0x2c
 8009aec:	4621      	mov	r1, r4
 8009aee:	4628      	mov	r0, r5
 8009af0:	f000 f9da 	bl	8009ea8 <_printf_common>
 8009af4:	3001      	adds	r0, #1
 8009af6:	f040 8090 	bne.w	8009c1a <_printf_float+0x1de>
 8009afa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009afe:	b00d      	add	sp, #52	; 0x34
 8009b00:	ecbd 8b02 	vpop	{d8}
 8009b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b08:	4642      	mov	r2, r8
 8009b0a:	464b      	mov	r3, r9
 8009b0c:	4640      	mov	r0, r8
 8009b0e:	4649      	mov	r1, r9
 8009b10:	f7f7 f80c 	bl	8000b2c <__aeabi_dcmpun>
 8009b14:	b140      	cbz	r0, 8009b28 <_printf_float+0xec>
 8009b16:	464b      	mov	r3, r9
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	bfbc      	itt	lt
 8009b1c:	232d      	movlt	r3, #45	; 0x2d
 8009b1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009b22:	4a7f      	ldr	r2, [pc, #508]	; (8009d20 <_printf_float+0x2e4>)
 8009b24:	4b7f      	ldr	r3, [pc, #508]	; (8009d24 <_printf_float+0x2e8>)
 8009b26:	e7d1      	b.n	8009acc <_printf_float+0x90>
 8009b28:	6863      	ldr	r3, [r4, #4]
 8009b2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009b2e:	9206      	str	r2, [sp, #24]
 8009b30:	1c5a      	adds	r2, r3, #1
 8009b32:	d13f      	bne.n	8009bb4 <_printf_float+0x178>
 8009b34:	2306      	movs	r3, #6
 8009b36:	6063      	str	r3, [r4, #4]
 8009b38:	9b05      	ldr	r3, [sp, #20]
 8009b3a:	6861      	ldr	r1, [r4, #4]
 8009b3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009b40:	2300      	movs	r3, #0
 8009b42:	9303      	str	r3, [sp, #12]
 8009b44:	ab0a      	add	r3, sp, #40	; 0x28
 8009b46:	e9cd b301 	strd	fp, r3, [sp, #4]
 8009b4a:	ab09      	add	r3, sp, #36	; 0x24
 8009b4c:	ec49 8b10 	vmov	d0, r8, r9
 8009b50:	9300      	str	r3, [sp, #0]
 8009b52:	6022      	str	r2, [r4, #0]
 8009b54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009b58:	4628      	mov	r0, r5
 8009b5a:	f7ff fecf 	bl	80098fc <__cvt>
 8009b5e:	9b06      	ldr	r3, [sp, #24]
 8009b60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b62:	2b47      	cmp	r3, #71	; 0x47
 8009b64:	4680      	mov	r8, r0
 8009b66:	d108      	bne.n	8009b7a <_printf_float+0x13e>
 8009b68:	1cc8      	adds	r0, r1, #3
 8009b6a:	db02      	blt.n	8009b72 <_printf_float+0x136>
 8009b6c:	6863      	ldr	r3, [r4, #4]
 8009b6e:	4299      	cmp	r1, r3
 8009b70:	dd41      	ble.n	8009bf6 <_printf_float+0x1ba>
 8009b72:	f1ab 0302 	sub.w	r3, fp, #2
 8009b76:	fa5f fb83 	uxtb.w	fp, r3
 8009b7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009b7e:	d820      	bhi.n	8009bc2 <_printf_float+0x186>
 8009b80:	3901      	subs	r1, #1
 8009b82:	465a      	mov	r2, fp
 8009b84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009b88:	9109      	str	r1, [sp, #36]	; 0x24
 8009b8a:	f7ff ff19 	bl	80099c0 <__exponent>
 8009b8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b90:	1813      	adds	r3, r2, r0
 8009b92:	2a01      	cmp	r2, #1
 8009b94:	4681      	mov	r9, r0
 8009b96:	6123      	str	r3, [r4, #16]
 8009b98:	dc02      	bgt.n	8009ba0 <_printf_float+0x164>
 8009b9a:	6822      	ldr	r2, [r4, #0]
 8009b9c:	07d2      	lsls	r2, r2, #31
 8009b9e:	d501      	bpl.n	8009ba4 <_printf_float+0x168>
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	6123      	str	r3, [r4, #16]
 8009ba4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d09c      	beq.n	8009ae6 <_printf_float+0xaa>
 8009bac:	232d      	movs	r3, #45	; 0x2d
 8009bae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bb2:	e798      	b.n	8009ae6 <_printf_float+0xaa>
 8009bb4:	9a06      	ldr	r2, [sp, #24]
 8009bb6:	2a47      	cmp	r2, #71	; 0x47
 8009bb8:	d1be      	bne.n	8009b38 <_printf_float+0xfc>
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d1bc      	bne.n	8009b38 <_printf_float+0xfc>
 8009bbe:	2301      	movs	r3, #1
 8009bc0:	e7b9      	b.n	8009b36 <_printf_float+0xfa>
 8009bc2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009bc6:	d118      	bne.n	8009bfa <_printf_float+0x1be>
 8009bc8:	2900      	cmp	r1, #0
 8009bca:	6863      	ldr	r3, [r4, #4]
 8009bcc:	dd0b      	ble.n	8009be6 <_printf_float+0x1aa>
 8009bce:	6121      	str	r1, [r4, #16]
 8009bd0:	b913      	cbnz	r3, 8009bd8 <_printf_float+0x19c>
 8009bd2:	6822      	ldr	r2, [r4, #0]
 8009bd4:	07d0      	lsls	r0, r2, #31
 8009bd6:	d502      	bpl.n	8009bde <_printf_float+0x1a2>
 8009bd8:	3301      	adds	r3, #1
 8009bda:	440b      	add	r3, r1
 8009bdc:	6123      	str	r3, [r4, #16]
 8009bde:	65a1      	str	r1, [r4, #88]	; 0x58
 8009be0:	f04f 0900 	mov.w	r9, #0
 8009be4:	e7de      	b.n	8009ba4 <_printf_float+0x168>
 8009be6:	b913      	cbnz	r3, 8009bee <_printf_float+0x1b2>
 8009be8:	6822      	ldr	r2, [r4, #0]
 8009bea:	07d2      	lsls	r2, r2, #31
 8009bec:	d501      	bpl.n	8009bf2 <_printf_float+0x1b6>
 8009bee:	3302      	adds	r3, #2
 8009bf0:	e7f4      	b.n	8009bdc <_printf_float+0x1a0>
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	e7f2      	b.n	8009bdc <_printf_float+0x1a0>
 8009bf6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009bfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bfc:	4299      	cmp	r1, r3
 8009bfe:	db05      	blt.n	8009c0c <_printf_float+0x1d0>
 8009c00:	6823      	ldr	r3, [r4, #0]
 8009c02:	6121      	str	r1, [r4, #16]
 8009c04:	07d8      	lsls	r0, r3, #31
 8009c06:	d5ea      	bpl.n	8009bde <_printf_float+0x1a2>
 8009c08:	1c4b      	adds	r3, r1, #1
 8009c0a:	e7e7      	b.n	8009bdc <_printf_float+0x1a0>
 8009c0c:	2900      	cmp	r1, #0
 8009c0e:	bfd4      	ite	le
 8009c10:	f1c1 0202 	rsble	r2, r1, #2
 8009c14:	2201      	movgt	r2, #1
 8009c16:	4413      	add	r3, r2
 8009c18:	e7e0      	b.n	8009bdc <_printf_float+0x1a0>
 8009c1a:	6823      	ldr	r3, [r4, #0]
 8009c1c:	055a      	lsls	r2, r3, #21
 8009c1e:	d407      	bmi.n	8009c30 <_printf_float+0x1f4>
 8009c20:	6923      	ldr	r3, [r4, #16]
 8009c22:	4642      	mov	r2, r8
 8009c24:	4631      	mov	r1, r6
 8009c26:	4628      	mov	r0, r5
 8009c28:	47b8      	blx	r7
 8009c2a:	3001      	adds	r0, #1
 8009c2c:	d12c      	bne.n	8009c88 <_printf_float+0x24c>
 8009c2e:	e764      	b.n	8009afa <_printf_float+0xbe>
 8009c30:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009c34:	f240 80e0 	bls.w	8009df8 <_printf_float+0x3bc>
 8009c38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	2300      	movs	r3, #0
 8009c40:	f7f6 ff42 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c44:	2800      	cmp	r0, #0
 8009c46:	d034      	beq.n	8009cb2 <_printf_float+0x276>
 8009c48:	4a37      	ldr	r2, [pc, #220]	; (8009d28 <_printf_float+0x2ec>)
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	4631      	mov	r1, r6
 8009c4e:	4628      	mov	r0, r5
 8009c50:	47b8      	blx	r7
 8009c52:	3001      	adds	r0, #1
 8009c54:	f43f af51 	beq.w	8009afa <_printf_float+0xbe>
 8009c58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c5c:	429a      	cmp	r2, r3
 8009c5e:	db02      	blt.n	8009c66 <_printf_float+0x22a>
 8009c60:	6823      	ldr	r3, [r4, #0]
 8009c62:	07d8      	lsls	r0, r3, #31
 8009c64:	d510      	bpl.n	8009c88 <_printf_float+0x24c>
 8009c66:	ee18 3a10 	vmov	r3, s16
 8009c6a:	4652      	mov	r2, sl
 8009c6c:	4631      	mov	r1, r6
 8009c6e:	4628      	mov	r0, r5
 8009c70:	47b8      	blx	r7
 8009c72:	3001      	adds	r0, #1
 8009c74:	f43f af41 	beq.w	8009afa <_printf_float+0xbe>
 8009c78:	f04f 0800 	mov.w	r8, #0
 8009c7c:	f104 091a 	add.w	r9, r4, #26
 8009c80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c82:	3b01      	subs	r3, #1
 8009c84:	4543      	cmp	r3, r8
 8009c86:	dc09      	bgt.n	8009c9c <_printf_float+0x260>
 8009c88:	6823      	ldr	r3, [r4, #0]
 8009c8a:	079b      	lsls	r3, r3, #30
 8009c8c:	f100 8107 	bmi.w	8009e9e <_printf_float+0x462>
 8009c90:	68e0      	ldr	r0, [r4, #12]
 8009c92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c94:	4298      	cmp	r0, r3
 8009c96:	bfb8      	it	lt
 8009c98:	4618      	movlt	r0, r3
 8009c9a:	e730      	b.n	8009afe <_printf_float+0xc2>
 8009c9c:	2301      	movs	r3, #1
 8009c9e:	464a      	mov	r2, r9
 8009ca0:	4631      	mov	r1, r6
 8009ca2:	4628      	mov	r0, r5
 8009ca4:	47b8      	blx	r7
 8009ca6:	3001      	adds	r0, #1
 8009ca8:	f43f af27 	beq.w	8009afa <_printf_float+0xbe>
 8009cac:	f108 0801 	add.w	r8, r8, #1
 8009cb0:	e7e6      	b.n	8009c80 <_printf_float+0x244>
 8009cb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	dc39      	bgt.n	8009d2c <_printf_float+0x2f0>
 8009cb8:	4a1b      	ldr	r2, [pc, #108]	; (8009d28 <_printf_float+0x2ec>)
 8009cba:	2301      	movs	r3, #1
 8009cbc:	4631      	mov	r1, r6
 8009cbe:	4628      	mov	r0, r5
 8009cc0:	47b8      	blx	r7
 8009cc2:	3001      	adds	r0, #1
 8009cc4:	f43f af19 	beq.w	8009afa <_printf_float+0xbe>
 8009cc8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	d102      	bne.n	8009cd6 <_printf_float+0x29a>
 8009cd0:	6823      	ldr	r3, [r4, #0]
 8009cd2:	07d9      	lsls	r1, r3, #31
 8009cd4:	d5d8      	bpl.n	8009c88 <_printf_float+0x24c>
 8009cd6:	ee18 3a10 	vmov	r3, s16
 8009cda:	4652      	mov	r2, sl
 8009cdc:	4631      	mov	r1, r6
 8009cde:	4628      	mov	r0, r5
 8009ce0:	47b8      	blx	r7
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	f43f af09 	beq.w	8009afa <_printf_float+0xbe>
 8009ce8:	f04f 0900 	mov.w	r9, #0
 8009cec:	f104 0a1a 	add.w	sl, r4, #26
 8009cf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cf2:	425b      	negs	r3, r3
 8009cf4:	454b      	cmp	r3, r9
 8009cf6:	dc01      	bgt.n	8009cfc <_printf_float+0x2c0>
 8009cf8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cfa:	e792      	b.n	8009c22 <_printf_float+0x1e6>
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	4652      	mov	r2, sl
 8009d00:	4631      	mov	r1, r6
 8009d02:	4628      	mov	r0, r5
 8009d04:	47b8      	blx	r7
 8009d06:	3001      	adds	r0, #1
 8009d08:	f43f aef7 	beq.w	8009afa <_printf_float+0xbe>
 8009d0c:	f109 0901 	add.w	r9, r9, #1
 8009d10:	e7ee      	b.n	8009cf0 <_printf_float+0x2b4>
 8009d12:	bf00      	nop
 8009d14:	7fefffff 	.word	0x7fefffff
 8009d18:	0800c740 	.word	0x0800c740
 8009d1c:	0800c744 	.word	0x0800c744
 8009d20:	0800c748 	.word	0x0800c748
 8009d24:	0800c74c 	.word	0x0800c74c
 8009d28:	0800c750 	.word	0x0800c750
 8009d2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d30:	429a      	cmp	r2, r3
 8009d32:	bfa8      	it	ge
 8009d34:	461a      	movge	r2, r3
 8009d36:	2a00      	cmp	r2, #0
 8009d38:	4691      	mov	r9, r2
 8009d3a:	dc37      	bgt.n	8009dac <_printf_float+0x370>
 8009d3c:	f04f 0b00 	mov.w	fp, #0
 8009d40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d44:	f104 021a 	add.w	r2, r4, #26
 8009d48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009d4a:	9305      	str	r3, [sp, #20]
 8009d4c:	eba3 0309 	sub.w	r3, r3, r9
 8009d50:	455b      	cmp	r3, fp
 8009d52:	dc33      	bgt.n	8009dbc <_printf_float+0x380>
 8009d54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d58:	429a      	cmp	r2, r3
 8009d5a:	db3b      	blt.n	8009dd4 <_printf_float+0x398>
 8009d5c:	6823      	ldr	r3, [r4, #0]
 8009d5e:	07da      	lsls	r2, r3, #31
 8009d60:	d438      	bmi.n	8009dd4 <_printf_float+0x398>
 8009d62:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009d66:	eba2 0903 	sub.w	r9, r2, r3
 8009d6a:	9b05      	ldr	r3, [sp, #20]
 8009d6c:	1ad2      	subs	r2, r2, r3
 8009d6e:	4591      	cmp	r9, r2
 8009d70:	bfa8      	it	ge
 8009d72:	4691      	movge	r9, r2
 8009d74:	f1b9 0f00 	cmp.w	r9, #0
 8009d78:	dc35      	bgt.n	8009de6 <_printf_float+0x3aa>
 8009d7a:	f04f 0800 	mov.w	r8, #0
 8009d7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d82:	f104 0a1a 	add.w	sl, r4, #26
 8009d86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d8a:	1a9b      	subs	r3, r3, r2
 8009d8c:	eba3 0309 	sub.w	r3, r3, r9
 8009d90:	4543      	cmp	r3, r8
 8009d92:	f77f af79 	ble.w	8009c88 <_printf_float+0x24c>
 8009d96:	2301      	movs	r3, #1
 8009d98:	4652      	mov	r2, sl
 8009d9a:	4631      	mov	r1, r6
 8009d9c:	4628      	mov	r0, r5
 8009d9e:	47b8      	blx	r7
 8009da0:	3001      	adds	r0, #1
 8009da2:	f43f aeaa 	beq.w	8009afa <_printf_float+0xbe>
 8009da6:	f108 0801 	add.w	r8, r8, #1
 8009daa:	e7ec      	b.n	8009d86 <_printf_float+0x34a>
 8009dac:	4613      	mov	r3, r2
 8009dae:	4631      	mov	r1, r6
 8009db0:	4642      	mov	r2, r8
 8009db2:	4628      	mov	r0, r5
 8009db4:	47b8      	blx	r7
 8009db6:	3001      	adds	r0, #1
 8009db8:	d1c0      	bne.n	8009d3c <_printf_float+0x300>
 8009dba:	e69e      	b.n	8009afa <_printf_float+0xbe>
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	4631      	mov	r1, r6
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	9205      	str	r2, [sp, #20]
 8009dc4:	47b8      	blx	r7
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	f43f ae97 	beq.w	8009afa <_printf_float+0xbe>
 8009dcc:	9a05      	ldr	r2, [sp, #20]
 8009dce:	f10b 0b01 	add.w	fp, fp, #1
 8009dd2:	e7b9      	b.n	8009d48 <_printf_float+0x30c>
 8009dd4:	ee18 3a10 	vmov	r3, s16
 8009dd8:	4652      	mov	r2, sl
 8009dda:	4631      	mov	r1, r6
 8009ddc:	4628      	mov	r0, r5
 8009dde:	47b8      	blx	r7
 8009de0:	3001      	adds	r0, #1
 8009de2:	d1be      	bne.n	8009d62 <_printf_float+0x326>
 8009de4:	e689      	b.n	8009afa <_printf_float+0xbe>
 8009de6:	9a05      	ldr	r2, [sp, #20]
 8009de8:	464b      	mov	r3, r9
 8009dea:	4442      	add	r2, r8
 8009dec:	4631      	mov	r1, r6
 8009dee:	4628      	mov	r0, r5
 8009df0:	47b8      	blx	r7
 8009df2:	3001      	adds	r0, #1
 8009df4:	d1c1      	bne.n	8009d7a <_printf_float+0x33e>
 8009df6:	e680      	b.n	8009afa <_printf_float+0xbe>
 8009df8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009dfa:	2a01      	cmp	r2, #1
 8009dfc:	dc01      	bgt.n	8009e02 <_printf_float+0x3c6>
 8009dfe:	07db      	lsls	r3, r3, #31
 8009e00:	d53a      	bpl.n	8009e78 <_printf_float+0x43c>
 8009e02:	2301      	movs	r3, #1
 8009e04:	4642      	mov	r2, r8
 8009e06:	4631      	mov	r1, r6
 8009e08:	4628      	mov	r0, r5
 8009e0a:	47b8      	blx	r7
 8009e0c:	3001      	adds	r0, #1
 8009e0e:	f43f ae74 	beq.w	8009afa <_printf_float+0xbe>
 8009e12:	ee18 3a10 	vmov	r3, s16
 8009e16:	4652      	mov	r2, sl
 8009e18:	4631      	mov	r1, r6
 8009e1a:	4628      	mov	r0, r5
 8009e1c:	47b8      	blx	r7
 8009e1e:	3001      	adds	r0, #1
 8009e20:	f43f ae6b 	beq.w	8009afa <_printf_float+0xbe>
 8009e24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009e28:	2200      	movs	r2, #0
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009e30:	f7f6 fe4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e34:	b9d8      	cbnz	r0, 8009e6e <_printf_float+0x432>
 8009e36:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8009e3a:	f108 0201 	add.w	r2, r8, #1
 8009e3e:	4631      	mov	r1, r6
 8009e40:	4628      	mov	r0, r5
 8009e42:	47b8      	blx	r7
 8009e44:	3001      	adds	r0, #1
 8009e46:	d10e      	bne.n	8009e66 <_printf_float+0x42a>
 8009e48:	e657      	b.n	8009afa <_printf_float+0xbe>
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	4652      	mov	r2, sl
 8009e4e:	4631      	mov	r1, r6
 8009e50:	4628      	mov	r0, r5
 8009e52:	47b8      	blx	r7
 8009e54:	3001      	adds	r0, #1
 8009e56:	f43f ae50 	beq.w	8009afa <_printf_float+0xbe>
 8009e5a:	f108 0801 	add.w	r8, r8, #1
 8009e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e60:	3b01      	subs	r3, #1
 8009e62:	4543      	cmp	r3, r8
 8009e64:	dcf1      	bgt.n	8009e4a <_printf_float+0x40e>
 8009e66:	464b      	mov	r3, r9
 8009e68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009e6c:	e6da      	b.n	8009c24 <_printf_float+0x1e8>
 8009e6e:	f04f 0800 	mov.w	r8, #0
 8009e72:	f104 0a1a 	add.w	sl, r4, #26
 8009e76:	e7f2      	b.n	8009e5e <_printf_float+0x422>
 8009e78:	2301      	movs	r3, #1
 8009e7a:	4642      	mov	r2, r8
 8009e7c:	e7df      	b.n	8009e3e <_printf_float+0x402>
 8009e7e:	2301      	movs	r3, #1
 8009e80:	464a      	mov	r2, r9
 8009e82:	4631      	mov	r1, r6
 8009e84:	4628      	mov	r0, r5
 8009e86:	47b8      	blx	r7
 8009e88:	3001      	adds	r0, #1
 8009e8a:	f43f ae36 	beq.w	8009afa <_printf_float+0xbe>
 8009e8e:	f108 0801 	add.w	r8, r8, #1
 8009e92:	68e3      	ldr	r3, [r4, #12]
 8009e94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009e96:	1a5b      	subs	r3, r3, r1
 8009e98:	4543      	cmp	r3, r8
 8009e9a:	dcf0      	bgt.n	8009e7e <_printf_float+0x442>
 8009e9c:	e6f8      	b.n	8009c90 <_printf_float+0x254>
 8009e9e:	f04f 0800 	mov.w	r8, #0
 8009ea2:	f104 0919 	add.w	r9, r4, #25
 8009ea6:	e7f4      	b.n	8009e92 <_printf_float+0x456>

08009ea8 <_printf_common>:
 8009ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009eac:	4616      	mov	r6, r2
 8009eae:	4699      	mov	r9, r3
 8009eb0:	688a      	ldr	r2, [r1, #8]
 8009eb2:	690b      	ldr	r3, [r1, #16]
 8009eb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	bfb8      	it	lt
 8009ebc:	4613      	movlt	r3, r2
 8009ebe:	6033      	str	r3, [r6, #0]
 8009ec0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ec4:	4607      	mov	r7, r0
 8009ec6:	460c      	mov	r4, r1
 8009ec8:	b10a      	cbz	r2, 8009ece <_printf_common+0x26>
 8009eca:	3301      	adds	r3, #1
 8009ecc:	6033      	str	r3, [r6, #0]
 8009ece:	6823      	ldr	r3, [r4, #0]
 8009ed0:	0699      	lsls	r1, r3, #26
 8009ed2:	bf42      	ittt	mi
 8009ed4:	6833      	ldrmi	r3, [r6, #0]
 8009ed6:	3302      	addmi	r3, #2
 8009ed8:	6033      	strmi	r3, [r6, #0]
 8009eda:	6825      	ldr	r5, [r4, #0]
 8009edc:	f015 0506 	ands.w	r5, r5, #6
 8009ee0:	d106      	bne.n	8009ef0 <_printf_common+0x48>
 8009ee2:	f104 0a19 	add.w	sl, r4, #25
 8009ee6:	68e3      	ldr	r3, [r4, #12]
 8009ee8:	6832      	ldr	r2, [r6, #0]
 8009eea:	1a9b      	subs	r3, r3, r2
 8009eec:	42ab      	cmp	r3, r5
 8009eee:	dc26      	bgt.n	8009f3e <_printf_common+0x96>
 8009ef0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ef4:	1e13      	subs	r3, r2, #0
 8009ef6:	6822      	ldr	r2, [r4, #0]
 8009ef8:	bf18      	it	ne
 8009efa:	2301      	movne	r3, #1
 8009efc:	0692      	lsls	r2, r2, #26
 8009efe:	d42b      	bmi.n	8009f58 <_printf_common+0xb0>
 8009f00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f04:	4649      	mov	r1, r9
 8009f06:	4638      	mov	r0, r7
 8009f08:	47c0      	blx	r8
 8009f0a:	3001      	adds	r0, #1
 8009f0c:	d01e      	beq.n	8009f4c <_printf_common+0xa4>
 8009f0e:	6823      	ldr	r3, [r4, #0]
 8009f10:	6922      	ldr	r2, [r4, #16]
 8009f12:	f003 0306 	and.w	r3, r3, #6
 8009f16:	2b04      	cmp	r3, #4
 8009f18:	bf02      	ittt	eq
 8009f1a:	68e5      	ldreq	r5, [r4, #12]
 8009f1c:	6833      	ldreq	r3, [r6, #0]
 8009f1e:	1aed      	subeq	r5, r5, r3
 8009f20:	68a3      	ldr	r3, [r4, #8]
 8009f22:	bf0c      	ite	eq
 8009f24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f28:	2500      	movne	r5, #0
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	bfc4      	itt	gt
 8009f2e:	1a9b      	subgt	r3, r3, r2
 8009f30:	18ed      	addgt	r5, r5, r3
 8009f32:	2600      	movs	r6, #0
 8009f34:	341a      	adds	r4, #26
 8009f36:	42b5      	cmp	r5, r6
 8009f38:	d11a      	bne.n	8009f70 <_printf_common+0xc8>
 8009f3a:	2000      	movs	r0, #0
 8009f3c:	e008      	b.n	8009f50 <_printf_common+0xa8>
 8009f3e:	2301      	movs	r3, #1
 8009f40:	4652      	mov	r2, sl
 8009f42:	4649      	mov	r1, r9
 8009f44:	4638      	mov	r0, r7
 8009f46:	47c0      	blx	r8
 8009f48:	3001      	adds	r0, #1
 8009f4a:	d103      	bne.n	8009f54 <_printf_common+0xac>
 8009f4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f54:	3501      	adds	r5, #1
 8009f56:	e7c6      	b.n	8009ee6 <_printf_common+0x3e>
 8009f58:	18e1      	adds	r1, r4, r3
 8009f5a:	1c5a      	adds	r2, r3, #1
 8009f5c:	2030      	movs	r0, #48	; 0x30
 8009f5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009f62:	4422      	add	r2, r4
 8009f64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009f68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009f6c:	3302      	adds	r3, #2
 8009f6e:	e7c7      	b.n	8009f00 <_printf_common+0x58>
 8009f70:	2301      	movs	r3, #1
 8009f72:	4622      	mov	r2, r4
 8009f74:	4649      	mov	r1, r9
 8009f76:	4638      	mov	r0, r7
 8009f78:	47c0      	blx	r8
 8009f7a:	3001      	adds	r0, #1
 8009f7c:	d0e6      	beq.n	8009f4c <_printf_common+0xa4>
 8009f7e:	3601      	adds	r6, #1
 8009f80:	e7d9      	b.n	8009f36 <_printf_common+0x8e>
	...

08009f84 <_printf_i>:
 8009f84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f88:	7e0f      	ldrb	r7, [r1, #24]
 8009f8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009f8c:	2f78      	cmp	r7, #120	; 0x78
 8009f8e:	4691      	mov	r9, r2
 8009f90:	4680      	mov	r8, r0
 8009f92:	460c      	mov	r4, r1
 8009f94:	469a      	mov	sl, r3
 8009f96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009f9a:	d807      	bhi.n	8009fac <_printf_i+0x28>
 8009f9c:	2f62      	cmp	r7, #98	; 0x62
 8009f9e:	d80a      	bhi.n	8009fb6 <_printf_i+0x32>
 8009fa0:	2f00      	cmp	r7, #0
 8009fa2:	f000 80d4 	beq.w	800a14e <_printf_i+0x1ca>
 8009fa6:	2f58      	cmp	r7, #88	; 0x58
 8009fa8:	f000 80c0 	beq.w	800a12c <_printf_i+0x1a8>
 8009fac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009fb0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009fb4:	e03a      	b.n	800a02c <_printf_i+0xa8>
 8009fb6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009fba:	2b15      	cmp	r3, #21
 8009fbc:	d8f6      	bhi.n	8009fac <_printf_i+0x28>
 8009fbe:	a101      	add	r1, pc, #4	; (adr r1, 8009fc4 <_printf_i+0x40>)
 8009fc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009fc4:	0800a01d 	.word	0x0800a01d
 8009fc8:	0800a031 	.word	0x0800a031
 8009fcc:	08009fad 	.word	0x08009fad
 8009fd0:	08009fad 	.word	0x08009fad
 8009fd4:	08009fad 	.word	0x08009fad
 8009fd8:	08009fad 	.word	0x08009fad
 8009fdc:	0800a031 	.word	0x0800a031
 8009fe0:	08009fad 	.word	0x08009fad
 8009fe4:	08009fad 	.word	0x08009fad
 8009fe8:	08009fad 	.word	0x08009fad
 8009fec:	08009fad 	.word	0x08009fad
 8009ff0:	0800a135 	.word	0x0800a135
 8009ff4:	0800a05d 	.word	0x0800a05d
 8009ff8:	0800a0ef 	.word	0x0800a0ef
 8009ffc:	08009fad 	.word	0x08009fad
 800a000:	08009fad 	.word	0x08009fad
 800a004:	0800a157 	.word	0x0800a157
 800a008:	08009fad 	.word	0x08009fad
 800a00c:	0800a05d 	.word	0x0800a05d
 800a010:	08009fad 	.word	0x08009fad
 800a014:	08009fad 	.word	0x08009fad
 800a018:	0800a0f7 	.word	0x0800a0f7
 800a01c:	682b      	ldr	r3, [r5, #0]
 800a01e:	1d1a      	adds	r2, r3, #4
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	602a      	str	r2, [r5, #0]
 800a024:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a028:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a02c:	2301      	movs	r3, #1
 800a02e:	e09f      	b.n	800a170 <_printf_i+0x1ec>
 800a030:	6820      	ldr	r0, [r4, #0]
 800a032:	682b      	ldr	r3, [r5, #0]
 800a034:	0607      	lsls	r7, r0, #24
 800a036:	f103 0104 	add.w	r1, r3, #4
 800a03a:	6029      	str	r1, [r5, #0]
 800a03c:	d501      	bpl.n	800a042 <_printf_i+0xbe>
 800a03e:	681e      	ldr	r6, [r3, #0]
 800a040:	e003      	b.n	800a04a <_printf_i+0xc6>
 800a042:	0646      	lsls	r6, r0, #25
 800a044:	d5fb      	bpl.n	800a03e <_printf_i+0xba>
 800a046:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a04a:	2e00      	cmp	r6, #0
 800a04c:	da03      	bge.n	800a056 <_printf_i+0xd2>
 800a04e:	232d      	movs	r3, #45	; 0x2d
 800a050:	4276      	negs	r6, r6
 800a052:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a056:	485a      	ldr	r0, [pc, #360]	; (800a1c0 <_printf_i+0x23c>)
 800a058:	230a      	movs	r3, #10
 800a05a:	e012      	b.n	800a082 <_printf_i+0xfe>
 800a05c:	682b      	ldr	r3, [r5, #0]
 800a05e:	6820      	ldr	r0, [r4, #0]
 800a060:	1d19      	adds	r1, r3, #4
 800a062:	6029      	str	r1, [r5, #0]
 800a064:	0605      	lsls	r5, r0, #24
 800a066:	d501      	bpl.n	800a06c <_printf_i+0xe8>
 800a068:	681e      	ldr	r6, [r3, #0]
 800a06a:	e002      	b.n	800a072 <_printf_i+0xee>
 800a06c:	0641      	lsls	r1, r0, #25
 800a06e:	d5fb      	bpl.n	800a068 <_printf_i+0xe4>
 800a070:	881e      	ldrh	r6, [r3, #0]
 800a072:	4853      	ldr	r0, [pc, #332]	; (800a1c0 <_printf_i+0x23c>)
 800a074:	2f6f      	cmp	r7, #111	; 0x6f
 800a076:	bf0c      	ite	eq
 800a078:	2308      	moveq	r3, #8
 800a07a:	230a      	movne	r3, #10
 800a07c:	2100      	movs	r1, #0
 800a07e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a082:	6865      	ldr	r5, [r4, #4]
 800a084:	60a5      	str	r5, [r4, #8]
 800a086:	2d00      	cmp	r5, #0
 800a088:	bfa2      	ittt	ge
 800a08a:	6821      	ldrge	r1, [r4, #0]
 800a08c:	f021 0104 	bicge.w	r1, r1, #4
 800a090:	6021      	strge	r1, [r4, #0]
 800a092:	b90e      	cbnz	r6, 800a098 <_printf_i+0x114>
 800a094:	2d00      	cmp	r5, #0
 800a096:	d04b      	beq.n	800a130 <_printf_i+0x1ac>
 800a098:	4615      	mov	r5, r2
 800a09a:	fbb6 f1f3 	udiv	r1, r6, r3
 800a09e:	fb03 6711 	mls	r7, r3, r1, r6
 800a0a2:	5dc7      	ldrb	r7, [r0, r7]
 800a0a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a0a8:	4637      	mov	r7, r6
 800a0aa:	42bb      	cmp	r3, r7
 800a0ac:	460e      	mov	r6, r1
 800a0ae:	d9f4      	bls.n	800a09a <_printf_i+0x116>
 800a0b0:	2b08      	cmp	r3, #8
 800a0b2:	d10b      	bne.n	800a0cc <_printf_i+0x148>
 800a0b4:	6823      	ldr	r3, [r4, #0]
 800a0b6:	07de      	lsls	r6, r3, #31
 800a0b8:	d508      	bpl.n	800a0cc <_printf_i+0x148>
 800a0ba:	6923      	ldr	r3, [r4, #16]
 800a0bc:	6861      	ldr	r1, [r4, #4]
 800a0be:	4299      	cmp	r1, r3
 800a0c0:	bfde      	ittt	le
 800a0c2:	2330      	movle	r3, #48	; 0x30
 800a0c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a0c8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a0cc:	1b52      	subs	r2, r2, r5
 800a0ce:	6122      	str	r2, [r4, #16]
 800a0d0:	f8cd a000 	str.w	sl, [sp]
 800a0d4:	464b      	mov	r3, r9
 800a0d6:	aa03      	add	r2, sp, #12
 800a0d8:	4621      	mov	r1, r4
 800a0da:	4640      	mov	r0, r8
 800a0dc:	f7ff fee4 	bl	8009ea8 <_printf_common>
 800a0e0:	3001      	adds	r0, #1
 800a0e2:	d14a      	bne.n	800a17a <_printf_i+0x1f6>
 800a0e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a0e8:	b004      	add	sp, #16
 800a0ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ee:	6823      	ldr	r3, [r4, #0]
 800a0f0:	f043 0320 	orr.w	r3, r3, #32
 800a0f4:	6023      	str	r3, [r4, #0]
 800a0f6:	4833      	ldr	r0, [pc, #204]	; (800a1c4 <_printf_i+0x240>)
 800a0f8:	2778      	movs	r7, #120	; 0x78
 800a0fa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a0fe:	6823      	ldr	r3, [r4, #0]
 800a100:	6829      	ldr	r1, [r5, #0]
 800a102:	061f      	lsls	r7, r3, #24
 800a104:	f851 6b04 	ldr.w	r6, [r1], #4
 800a108:	d402      	bmi.n	800a110 <_printf_i+0x18c>
 800a10a:	065f      	lsls	r7, r3, #25
 800a10c:	bf48      	it	mi
 800a10e:	b2b6      	uxthmi	r6, r6
 800a110:	07df      	lsls	r7, r3, #31
 800a112:	bf48      	it	mi
 800a114:	f043 0320 	orrmi.w	r3, r3, #32
 800a118:	6029      	str	r1, [r5, #0]
 800a11a:	bf48      	it	mi
 800a11c:	6023      	strmi	r3, [r4, #0]
 800a11e:	b91e      	cbnz	r6, 800a128 <_printf_i+0x1a4>
 800a120:	6823      	ldr	r3, [r4, #0]
 800a122:	f023 0320 	bic.w	r3, r3, #32
 800a126:	6023      	str	r3, [r4, #0]
 800a128:	2310      	movs	r3, #16
 800a12a:	e7a7      	b.n	800a07c <_printf_i+0xf8>
 800a12c:	4824      	ldr	r0, [pc, #144]	; (800a1c0 <_printf_i+0x23c>)
 800a12e:	e7e4      	b.n	800a0fa <_printf_i+0x176>
 800a130:	4615      	mov	r5, r2
 800a132:	e7bd      	b.n	800a0b0 <_printf_i+0x12c>
 800a134:	682b      	ldr	r3, [r5, #0]
 800a136:	6826      	ldr	r6, [r4, #0]
 800a138:	6961      	ldr	r1, [r4, #20]
 800a13a:	1d18      	adds	r0, r3, #4
 800a13c:	6028      	str	r0, [r5, #0]
 800a13e:	0635      	lsls	r5, r6, #24
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	d501      	bpl.n	800a148 <_printf_i+0x1c4>
 800a144:	6019      	str	r1, [r3, #0]
 800a146:	e002      	b.n	800a14e <_printf_i+0x1ca>
 800a148:	0670      	lsls	r0, r6, #25
 800a14a:	d5fb      	bpl.n	800a144 <_printf_i+0x1c0>
 800a14c:	8019      	strh	r1, [r3, #0]
 800a14e:	2300      	movs	r3, #0
 800a150:	6123      	str	r3, [r4, #16]
 800a152:	4615      	mov	r5, r2
 800a154:	e7bc      	b.n	800a0d0 <_printf_i+0x14c>
 800a156:	682b      	ldr	r3, [r5, #0]
 800a158:	1d1a      	adds	r2, r3, #4
 800a15a:	602a      	str	r2, [r5, #0]
 800a15c:	681d      	ldr	r5, [r3, #0]
 800a15e:	6862      	ldr	r2, [r4, #4]
 800a160:	2100      	movs	r1, #0
 800a162:	4628      	mov	r0, r5
 800a164:	f7f6 f834 	bl	80001d0 <memchr>
 800a168:	b108      	cbz	r0, 800a16e <_printf_i+0x1ea>
 800a16a:	1b40      	subs	r0, r0, r5
 800a16c:	6060      	str	r0, [r4, #4]
 800a16e:	6863      	ldr	r3, [r4, #4]
 800a170:	6123      	str	r3, [r4, #16]
 800a172:	2300      	movs	r3, #0
 800a174:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a178:	e7aa      	b.n	800a0d0 <_printf_i+0x14c>
 800a17a:	6923      	ldr	r3, [r4, #16]
 800a17c:	462a      	mov	r2, r5
 800a17e:	4649      	mov	r1, r9
 800a180:	4640      	mov	r0, r8
 800a182:	47d0      	blx	sl
 800a184:	3001      	adds	r0, #1
 800a186:	d0ad      	beq.n	800a0e4 <_printf_i+0x160>
 800a188:	6823      	ldr	r3, [r4, #0]
 800a18a:	079b      	lsls	r3, r3, #30
 800a18c:	d413      	bmi.n	800a1b6 <_printf_i+0x232>
 800a18e:	68e0      	ldr	r0, [r4, #12]
 800a190:	9b03      	ldr	r3, [sp, #12]
 800a192:	4298      	cmp	r0, r3
 800a194:	bfb8      	it	lt
 800a196:	4618      	movlt	r0, r3
 800a198:	e7a6      	b.n	800a0e8 <_printf_i+0x164>
 800a19a:	2301      	movs	r3, #1
 800a19c:	4632      	mov	r2, r6
 800a19e:	4649      	mov	r1, r9
 800a1a0:	4640      	mov	r0, r8
 800a1a2:	47d0      	blx	sl
 800a1a4:	3001      	adds	r0, #1
 800a1a6:	d09d      	beq.n	800a0e4 <_printf_i+0x160>
 800a1a8:	3501      	adds	r5, #1
 800a1aa:	68e3      	ldr	r3, [r4, #12]
 800a1ac:	9903      	ldr	r1, [sp, #12]
 800a1ae:	1a5b      	subs	r3, r3, r1
 800a1b0:	42ab      	cmp	r3, r5
 800a1b2:	dcf2      	bgt.n	800a19a <_printf_i+0x216>
 800a1b4:	e7eb      	b.n	800a18e <_printf_i+0x20a>
 800a1b6:	2500      	movs	r5, #0
 800a1b8:	f104 0619 	add.w	r6, r4, #25
 800a1bc:	e7f5      	b.n	800a1aa <_printf_i+0x226>
 800a1be:	bf00      	nop
 800a1c0:	0800c752 	.word	0x0800c752
 800a1c4:	0800c763 	.word	0x0800c763

0800a1c8 <siprintf>:
 800a1c8:	b40e      	push	{r1, r2, r3}
 800a1ca:	b500      	push	{lr}
 800a1cc:	b09c      	sub	sp, #112	; 0x70
 800a1ce:	ab1d      	add	r3, sp, #116	; 0x74
 800a1d0:	9002      	str	r0, [sp, #8]
 800a1d2:	9006      	str	r0, [sp, #24]
 800a1d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a1d8:	4809      	ldr	r0, [pc, #36]	; (800a200 <siprintf+0x38>)
 800a1da:	9107      	str	r1, [sp, #28]
 800a1dc:	9104      	str	r1, [sp, #16]
 800a1de:	4909      	ldr	r1, [pc, #36]	; (800a204 <siprintf+0x3c>)
 800a1e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a1e4:	9105      	str	r1, [sp, #20]
 800a1e6:	6800      	ldr	r0, [r0, #0]
 800a1e8:	9301      	str	r3, [sp, #4]
 800a1ea:	a902      	add	r1, sp, #8
 800a1ec:	f000 ffdc 	bl	800b1a8 <_svfiprintf_r>
 800a1f0:	9b02      	ldr	r3, [sp, #8]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	701a      	strb	r2, [r3, #0]
 800a1f6:	b01c      	add	sp, #112	; 0x70
 800a1f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a1fc:	b003      	add	sp, #12
 800a1fe:	4770      	bx	lr
 800a200:	20000164 	.word	0x20000164
 800a204:	ffff0208 	.word	0xffff0208

0800a208 <std>:
 800a208:	2300      	movs	r3, #0
 800a20a:	b510      	push	{r4, lr}
 800a20c:	4604      	mov	r4, r0
 800a20e:	e9c0 3300 	strd	r3, r3, [r0]
 800a212:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a216:	6083      	str	r3, [r0, #8]
 800a218:	8181      	strh	r1, [r0, #12]
 800a21a:	6643      	str	r3, [r0, #100]	; 0x64
 800a21c:	81c2      	strh	r2, [r0, #14]
 800a21e:	6183      	str	r3, [r0, #24]
 800a220:	4619      	mov	r1, r3
 800a222:	2208      	movs	r2, #8
 800a224:	305c      	adds	r0, #92	; 0x5c
 800a226:	f000 f8b1 	bl	800a38c <memset>
 800a22a:	4b0d      	ldr	r3, [pc, #52]	; (800a260 <std+0x58>)
 800a22c:	6263      	str	r3, [r4, #36]	; 0x24
 800a22e:	4b0d      	ldr	r3, [pc, #52]	; (800a264 <std+0x5c>)
 800a230:	62a3      	str	r3, [r4, #40]	; 0x28
 800a232:	4b0d      	ldr	r3, [pc, #52]	; (800a268 <std+0x60>)
 800a234:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a236:	4b0d      	ldr	r3, [pc, #52]	; (800a26c <std+0x64>)
 800a238:	6323      	str	r3, [r4, #48]	; 0x30
 800a23a:	4b0d      	ldr	r3, [pc, #52]	; (800a270 <std+0x68>)
 800a23c:	6224      	str	r4, [r4, #32]
 800a23e:	429c      	cmp	r4, r3
 800a240:	d006      	beq.n	800a250 <std+0x48>
 800a242:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a246:	4294      	cmp	r4, r2
 800a248:	d002      	beq.n	800a250 <std+0x48>
 800a24a:	33d0      	adds	r3, #208	; 0xd0
 800a24c:	429c      	cmp	r4, r3
 800a24e:	d105      	bne.n	800a25c <std+0x54>
 800a250:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a258:	f000 b8ce 	b.w	800a3f8 <__retarget_lock_init_recursive>
 800a25c:	bd10      	pop	{r4, pc}
 800a25e:	bf00      	nop
 800a260:	0800bd61 	.word	0x0800bd61
 800a264:	0800bd83 	.word	0x0800bd83
 800a268:	0800bdbb 	.word	0x0800bdbb
 800a26c:	0800bddf 	.word	0x0800bddf
 800a270:	20002088 	.word	0x20002088

0800a274 <stdio_exit_handler>:
 800a274:	4a02      	ldr	r2, [pc, #8]	; (800a280 <stdio_exit_handler+0xc>)
 800a276:	4903      	ldr	r1, [pc, #12]	; (800a284 <stdio_exit_handler+0x10>)
 800a278:	4803      	ldr	r0, [pc, #12]	; (800a288 <stdio_exit_handler+0x14>)
 800a27a:	f000 b869 	b.w	800a350 <_fwalk_sglue>
 800a27e:	bf00      	nop
 800a280:	2000010c 	.word	0x2000010c
 800a284:	0800b601 	.word	0x0800b601
 800a288:	20000118 	.word	0x20000118

0800a28c <cleanup_stdio>:
 800a28c:	6841      	ldr	r1, [r0, #4]
 800a28e:	4b0c      	ldr	r3, [pc, #48]	; (800a2c0 <cleanup_stdio+0x34>)
 800a290:	4299      	cmp	r1, r3
 800a292:	b510      	push	{r4, lr}
 800a294:	4604      	mov	r4, r0
 800a296:	d001      	beq.n	800a29c <cleanup_stdio+0x10>
 800a298:	f001 f9b2 	bl	800b600 <_fflush_r>
 800a29c:	68a1      	ldr	r1, [r4, #8]
 800a29e:	4b09      	ldr	r3, [pc, #36]	; (800a2c4 <cleanup_stdio+0x38>)
 800a2a0:	4299      	cmp	r1, r3
 800a2a2:	d002      	beq.n	800a2aa <cleanup_stdio+0x1e>
 800a2a4:	4620      	mov	r0, r4
 800a2a6:	f001 f9ab 	bl	800b600 <_fflush_r>
 800a2aa:	68e1      	ldr	r1, [r4, #12]
 800a2ac:	4b06      	ldr	r3, [pc, #24]	; (800a2c8 <cleanup_stdio+0x3c>)
 800a2ae:	4299      	cmp	r1, r3
 800a2b0:	d004      	beq.n	800a2bc <cleanup_stdio+0x30>
 800a2b2:	4620      	mov	r0, r4
 800a2b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2b8:	f001 b9a2 	b.w	800b600 <_fflush_r>
 800a2bc:	bd10      	pop	{r4, pc}
 800a2be:	bf00      	nop
 800a2c0:	20002088 	.word	0x20002088
 800a2c4:	200020f0 	.word	0x200020f0
 800a2c8:	20002158 	.word	0x20002158

0800a2cc <global_stdio_init.part.0>:
 800a2cc:	b510      	push	{r4, lr}
 800a2ce:	4b0b      	ldr	r3, [pc, #44]	; (800a2fc <global_stdio_init.part.0+0x30>)
 800a2d0:	4c0b      	ldr	r4, [pc, #44]	; (800a300 <global_stdio_init.part.0+0x34>)
 800a2d2:	4a0c      	ldr	r2, [pc, #48]	; (800a304 <global_stdio_init.part.0+0x38>)
 800a2d4:	601a      	str	r2, [r3, #0]
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	2200      	movs	r2, #0
 800a2da:	2104      	movs	r1, #4
 800a2dc:	f7ff ff94 	bl	800a208 <std>
 800a2e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a2e4:	2201      	movs	r2, #1
 800a2e6:	2109      	movs	r1, #9
 800a2e8:	f7ff ff8e 	bl	800a208 <std>
 800a2ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a2f0:	2202      	movs	r2, #2
 800a2f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2f6:	2112      	movs	r1, #18
 800a2f8:	f7ff bf86 	b.w	800a208 <std>
 800a2fc:	200021c0 	.word	0x200021c0
 800a300:	20002088 	.word	0x20002088
 800a304:	0800a275 	.word	0x0800a275

0800a308 <__sfp_lock_acquire>:
 800a308:	4801      	ldr	r0, [pc, #4]	; (800a310 <__sfp_lock_acquire+0x8>)
 800a30a:	f000 b876 	b.w	800a3fa <__retarget_lock_acquire_recursive>
 800a30e:	bf00      	nop
 800a310:	200021c5 	.word	0x200021c5

0800a314 <__sfp_lock_release>:
 800a314:	4801      	ldr	r0, [pc, #4]	; (800a31c <__sfp_lock_release+0x8>)
 800a316:	f000 b871 	b.w	800a3fc <__retarget_lock_release_recursive>
 800a31a:	bf00      	nop
 800a31c:	200021c5 	.word	0x200021c5

0800a320 <__sinit>:
 800a320:	b510      	push	{r4, lr}
 800a322:	4604      	mov	r4, r0
 800a324:	f7ff fff0 	bl	800a308 <__sfp_lock_acquire>
 800a328:	6a23      	ldr	r3, [r4, #32]
 800a32a:	b11b      	cbz	r3, 800a334 <__sinit+0x14>
 800a32c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a330:	f7ff bff0 	b.w	800a314 <__sfp_lock_release>
 800a334:	4b04      	ldr	r3, [pc, #16]	; (800a348 <__sinit+0x28>)
 800a336:	6223      	str	r3, [r4, #32]
 800a338:	4b04      	ldr	r3, [pc, #16]	; (800a34c <__sinit+0x2c>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d1f5      	bne.n	800a32c <__sinit+0xc>
 800a340:	f7ff ffc4 	bl	800a2cc <global_stdio_init.part.0>
 800a344:	e7f2      	b.n	800a32c <__sinit+0xc>
 800a346:	bf00      	nop
 800a348:	0800a28d 	.word	0x0800a28d
 800a34c:	200021c0 	.word	0x200021c0

0800a350 <_fwalk_sglue>:
 800a350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a354:	4607      	mov	r7, r0
 800a356:	4688      	mov	r8, r1
 800a358:	4614      	mov	r4, r2
 800a35a:	2600      	movs	r6, #0
 800a35c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a360:	f1b9 0901 	subs.w	r9, r9, #1
 800a364:	d505      	bpl.n	800a372 <_fwalk_sglue+0x22>
 800a366:	6824      	ldr	r4, [r4, #0]
 800a368:	2c00      	cmp	r4, #0
 800a36a:	d1f7      	bne.n	800a35c <_fwalk_sglue+0xc>
 800a36c:	4630      	mov	r0, r6
 800a36e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a372:	89ab      	ldrh	r3, [r5, #12]
 800a374:	2b01      	cmp	r3, #1
 800a376:	d907      	bls.n	800a388 <_fwalk_sglue+0x38>
 800a378:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a37c:	3301      	adds	r3, #1
 800a37e:	d003      	beq.n	800a388 <_fwalk_sglue+0x38>
 800a380:	4629      	mov	r1, r5
 800a382:	4638      	mov	r0, r7
 800a384:	47c0      	blx	r8
 800a386:	4306      	orrs	r6, r0
 800a388:	3568      	adds	r5, #104	; 0x68
 800a38a:	e7e9      	b.n	800a360 <_fwalk_sglue+0x10>

0800a38c <memset>:
 800a38c:	4402      	add	r2, r0
 800a38e:	4603      	mov	r3, r0
 800a390:	4293      	cmp	r3, r2
 800a392:	d100      	bne.n	800a396 <memset+0xa>
 800a394:	4770      	bx	lr
 800a396:	f803 1b01 	strb.w	r1, [r3], #1
 800a39a:	e7f9      	b.n	800a390 <memset+0x4>

0800a39c <_localeconv_r>:
 800a39c:	4800      	ldr	r0, [pc, #0]	; (800a3a0 <_localeconv_r+0x4>)
 800a39e:	4770      	bx	lr
 800a3a0:	20000258 	.word	0x20000258

0800a3a4 <__errno>:
 800a3a4:	4b01      	ldr	r3, [pc, #4]	; (800a3ac <__errno+0x8>)
 800a3a6:	6818      	ldr	r0, [r3, #0]
 800a3a8:	4770      	bx	lr
 800a3aa:	bf00      	nop
 800a3ac:	20000164 	.word	0x20000164

0800a3b0 <__libc_init_array>:
 800a3b0:	b570      	push	{r4, r5, r6, lr}
 800a3b2:	4d0d      	ldr	r5, [pc, #52]	; (800a3e8 <__libc_init_array+0x38>)
 800a3b4:	4c0d      	ldr	r4, [pc, #52]	; (800a3ec <__libc_init_array+0x3c>)
 800a3b6:	1b64      	subs	r4, r4, r5
 800a3b8:	10a4      	asrs	r4, r4, #2
 800a3ba:	2600      	movs	r6, #0
 800a3bc:	42a6      	cmp	r6, r4
 800a3be:	d109      	bne.n	800a3d4 <__libc_init_array+0x24>
 800a3c0:	4d0b      	ldr	r5, [pc, #44]	; (800a3f0 <__libc_init_array+0x40>)
 800a3c2:	4c0c      	ldr	r4, [pc, #48]	; (800a3f4 <__libc_init_array+0x44>)
 800a3c4:	f002 f91e 	bl	800c604 <_init>
 800a3c8:	1b64      	subs	r4, r4, r5
 800a3ca:	10a4      	asrs	r4, r4, #2
 800a3cc:	2600      	movs	r6, #0
 800a3ce:	42a6      	cmp	r6, r4
 800a3d0:	d105      	bne.n	800a3de <__libc_init_array+0x2e>
 800a3d2:	bd70      	pop	{r4, r5, r6, pc}
 800a3d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3d8:	4798      	blx	r3
 800a3da:	3601      	adds	r6, #1
 800a3dc:	e7ee      	b.n	800a3bc <__libc_init_array+0xc>
 800a3de:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3e2:	4798      	blx	r3
 800a3e4:	3601      	adds	r6, #1
 800a3e6:	e7f2      	b.n	800a3ce <__libc_init_array+0x1e>
 800a3e8:	0800cab4 	.word	0x0800cab4
 800a3ec:	0800cab4 	.word	0x0800cab4
 800a3f0:	0800cab4 	.word	0x0800cab4
 800a3f4:	0800cab8 	.word	0x0800cab8

0800a3f8 <__retarget_lock_init_recursive>:
 800a3f8:	4770      	bx	lr

0800a3fa <__retarget_lock_acquire_recursive>:
 800a3fa:	4770      	bx	lr

0800a3fc <__retarget_lock_release_recursive>:
 800a3fc:	4770      	bx	lr

0800a3fe <quorem>:
 800a3fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a402:	6903      	ldr	r3, [r0, #16]
 800a404:	690c      	ldr	r4, [r1, #16]
 800a406:	42a3      	cmp	r3, r4
 800a408:	4607      	mov	r7, r0
 800a40a:	db7e      	blt.n	800a50a <quorem+0x10c>
 800a40c:	3c01      	subs	r4, #1
 800a40e:	f101 0814 	add.w	r8, r1, #20
 800a412:	f100 0514 	add.w	r5, r0, #20
 800a416:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a41a:	9301      	str	r3, [sp, #4]
 800a41c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a420:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a424:	3301      	adds	r3, #1
 800a426:	429a      	cmp	r2, r3
 800a428:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a42c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a430:	fbb2 f6f3 	udiv	r6, r2, r3
 800a434:	d331      	bcc.n	800a49a <quorem+0x9c>
 800a436:	f04f 0e00 	mov.w	lr, #0
 800a43a:	4640      	mov	r0, r8
 800a43c:	46ac      	mov	ip, r5
 800a43e:	46f2      	mov	sl, lr
 800a440:	f850 2b04 	ldr.w	r2, [r0], #4
 800a444:	b293      	uxth	r3, r2
 800a446:	fb06 e303 	mla	r3, r6, r3, lr
 800a44a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a44e:	0c1a      	lsrs	r2, r3, #16
 800a450:	b29b      	uxth	r3, r3
 800a452:	ebaa 0303 	sub.w	r3, sl, r3
 800a456:	f8dc a000 	ldr.w	sl, [ip]
 800a45a:	fa13 f38a 	uxtah	r3, r3, sl
 800a45e:	fb06 220e 	mla	r2, r6, lr, r2
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	9b00      	ldr	r3, [sp, #0]
 800a466:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a46a:	b292      	uxth	r2, r2
 800a46c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a470:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a474:	f8bd 3000 	ldrh.w	r3, [sp]
 800a478:	4581      	cmp	r9, r0
 800a47a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a47e:	f84c 3b04 	str.w	r3, [ip], #4
 800a482:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a486:	d2db      	bcs.n	800a440 <quorem+0x42>
 800a488:	f855 300b 	ldr.w	r3, [r5, fp]
 800a48c:	b92b      	cbnz	r3, 800a49a <quorem+0x9c>
 800a48e:	9b01      	ldr	r3, [sp, #4]
 800a490:	3b04      	subs	r3, #4
 800a492:	429d      	cmp	r5, r3
 800a494:	461a      	mov	r2, r3
 800a496:	d32c      	bcc.n	800a4f2 <quorem+0xf4>
 800a498:	613c      	str	r4, [r7, #16]
 800a49a:	4638      	mov	r0, r7
 800a49c:	f001 fb60 	bl	800bb60 <__mcmp>
 800a4a0:	2800      	cmp	r0, #0
 800a4a2:	db22      	blt.n	800a4ea <quorem+0xec>
 800a4a4:	3601      	adds	r6, #1
 800a4a6:	4629      	mov	r1, r5
 800a4a8:	2000      	movs	r0, #0
 800a4aa:	f858 2b04 	ldr.w	r2, [r8], #4
 800a4ae:	f8d1 c000 	ldr.w	ip, [r1]
 800a4b2:	b293      	uxth	r3, r2
 800a4b4:	1ac3      	subs	r3, r0, r3
 800a4b6:	0c12      	lsrs	r2, r2, #16
 800a4b8:	fa13 f38c 	uxtah	r3, r3, ip
 800a4bc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a4c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a4c4:	b29b      	uxth	r3, r3
 800a4c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4ca:	45c1      	cmp	r9, r8
 800a4cc:	f841 3b04 	str.w	r3, [r1], #4
 800a4d0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a4d4:	d2e9      	bcs.n	800a4aa <quorem+0xac>
 800a4d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a4de:	b922      	cbnz	r2, 800a4ea <quorem+0xec>
 800a4e0:	3b04      	subs	r3, #4
 800a4e2:	429d      	cmp	r5, r3
 800a4e4:	461a      	mov	r2, r3
 800a4e6:	d30a      	bcc.n	800a4fe <quorem+0x100>
 800a4e8:	613c      	str	r4, [r7, #16]
 800a4ea:	4630      	mov	r0, r6
 800a4ec:	b003      	add	sp, #12
 800a4ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4f2:	6812      	ldr	r2, [r2, #0]
 800a4f4:	3b04      	subs	r3, #4
 800a4f6:	2a00      	cmp	r2, #0
 800a4f8:	d1ce      	bne.n	800a498 <quorem+0x9a>
 800a4fa:	3c01      	subs	r4, #1
 800a4fc:	e7c9      	b.n	800a492 <quorem+0x94>
 800a4fe:	6812      	ldr	r2, [r2, #0]
 800a500:	3b04      	subs	r3, #4
 800a502:	2a00      	cmp	r2, #0
 800a504:	d1f0      	bne.n	800a4e8 <quorem+0xea>
 800a506:	3c01      	subs	r4, #1
 800a508:	e7eb      	b.n	800a4e2 <quorem+0xe4>
 800a50a:	2000      	movs	r0, #0
 800a50c:	e7ee      	b.n	800a4ec <quorem+0xee>
	...

0800a510 <_dtoa_r>:
 800a510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a514:	ed2d 8b04 	vpush	{d8-d9}
 800a518:	69c5      	ldr	r5, [r0, #28]
 800a51a:	b093      	sub	sp, #76	; 0x4c
 800a51c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a520:	ec57 6b10 	vmov	r6, r7, d0
 800a524:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a528:	9107      	str	r1, [sp, #28]
 800a52a:	4604      	mov	r4, r0
 800a52c:	920a      	str	r2, [sp, #40]	; 0x28
 800a52e:	930d      	str	r3, [sp, #52]	; 0x34
 800a530:	b975      	cbnz	r5, 800a550 <_dtoa_r+0x40>
 800a532:	2010      	movs	r0, #16
 800a534:	f000 ff36 	bl	800b3a4 <malloc>
 800a538:	4602      	mov	r2, r0
 800a53a:	61e0      	str	r0, [r4, #28]
 800a53c:	b920      	cbnz	r0, 800a548 <_dtoa_r+0x38>
 800a53e:	4bae      	ldr	r3, [pc, #696]	; (800a7f8 <_dtoa_r+0x2e8>)
 800a540:	21ef      	movs	r1, #239	; 0xef
 800a542:	48ae      	ldr	r0, [pc, #696]	; (800a7fc <_dtoa_r+0x2ec>)
 800a544:	f001 fcfc 	bl	800bf40 <__assert_func>
 800a548:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a54c:	6005      	str	r5, [r0, #0]
 800a54e:	60c5      	str	r5, [r0, #12]
 800a550:	69e3      	ldr	r3, [r4, #28]
 800a552:	6819      	ldr	r1, [r3, #0]
 800a554:	b151      	cbz	r1, 800a56c <_dtoa_r+0x5c>
 800a556:	685a      	ldr	r2, [r3, #4]
 800a558:	604a      	str	r2, [r1, #4]
 800a55a:	2301      	movs	r3, #1
 800a55c:	4093      	lsls	r3, r2
 800a55e:	608b      	str	r3, [r1, #8]
 800a560:	4620      	mov	r0, r4
 800a562:	f001 f8c1 	bl	800b6e8 <_Bfree>
 800a566:	69e3      	ldr	r3, [r4, #28]
 800a568:	2200      	movs	r2, #0
 800a56a:	601a      	str	r2, [r3, #0]
 800a56c:	1e3b      	subs	r3, r7, #0
 800a56e:	bfbb      	ittet	lt
 800a570:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a574:	9303      	strlt	r3, [sp, #12]
 800a576:	2300      	movge	r3, #0
 800a578:	2201      	movlt	r2, #1
 800a57a:	bfac      	ite	ge
 800a57c:	f8c8 3000 	strge.w	r3, [r8]
 800a580:	f8c8 2000 	strlt.w	r2, [r8]
 800a584:	4b9e      	ldr	r3, [pc, #632]	; (800a800 <_dtoa_r+0x2f0>)
 800a586:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a58a:	ea33 0308 	bics.w	r3, r3, r8
 800a58e:	d11b      	bne.n	800a5c8 <_dtoa_r+0xb8>
 800a590:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a592:	f242 730f 	movw	r3, #9999	; 0x270f
 800a596:	6013      	str	r3, [r2, #0]
 800a598:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a59c:	4333      	orrs	r3, r6
 800a59e:	f000 8593 	beq.w	800b0c8 <_dtoa_r+0xbb8>
 800a5a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5a4:	b963      	cbnz	r3, 800a5c0 <_dtoa_r+0xb0>
 800a5a6:	4b97      	ldr	r3, [pc, #604]	; (800a804 <_dtoa_r+0x2f4>)
 800a5a8:	e027      	b.n	800a5fa <_dtoa_r+0xea>
 800a5aa:	4b97      	ldr	r3, [pc, #604]	; (800a808 <_dtoa_r+0x2f8>)
 800a5ac:	9300      	str	r3, [sp, #0]
 800a5ae:	3308      	adds	r3, #8
 800a5b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a5b2:	6013      	str	r3, [r2, #0]
 800a5b4:	9800      	ldr	r0, [sp, #0]
 800a5b6:	b013      	add	sp, #76	; 0x4c
 800a5b8:	ecbd 8b04 	vpop	{d8-d9}
 800a5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5c0:	4b90      	ldr	r3, [pc, #576]	; (800a804 <_dtoa_r+0x2f4>)
 800a5c2:	9300      	str	r3, [sp, #0]
 800a5c4:	3303      	adds	r3, #3
 800a5c6:	e7f3      	b.n	800a5b0 <_dtoa_r+0xa0>
 800a5c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	ec51 0b17 	vmov	r0, r1, d7
 800a5d2:	eeb0 8a47 	vmov.f32	s16, s14
 800a5d6:	eef0 8a67 	vmov.f32	s17, s15
 800a5da:	2300      	movs	r3, #0
 800a5dc:	f7f6 fa74 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5e0:	4681      	mov	r9, r0
 800a5e2:	b160      	cbz	r0, 800a5fe <_dtoa_r+0xee>
 800a5e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	6013      	str	r3, [r2, #0]
 800a5ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	f000 8568 	beq.w	800b0c2 <_dtoa_r+0xbb2>
 800a5f2:	4b86      	ldr	r3, [pc, #536]	; (800a80c <_dtoa_r+0x2fc>)
 800a5f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a5f6:	6013      	str	r3, [r2, #0]
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	9300      	str	r3, [sp, #0]
 800a5fc:	e7da      	b.n	800a5b4 <_dtoa_r+0xa4>
 800a5fe:	aa10      	add	r2, sp, #64	; 0x40
 800a600:	a911      	add	r1, sp, #68	; 0x44
 800a602:	4620      	mov	r0, r4
 800a604:	eeb0 0a48 	vmov.f32	s0, s16
 800a608:	eef0 0a68 	vmov.f32	s1, s17
 800a60c:	f001 fb4e 	bl	800bcac <__d2b>
 800a610:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a614:	4682      	mov	sl, r0
 800a616:	2d00      	cmp	r5, #0
 800a618:	d07f      	beq.n	800a71a <_dtoa_r+0x20a>
 800a61a:	ee18 3a90 	vmov	r3, s17
 800a61e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a622:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a626:	ec51 0b18 	vmov	r0, r1, d8
 800a62a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a62e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a632:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a636:	4619      	mov	r1, r3
 800a638:	2200      	movs	r2, #0
 800a63a:	4b75      	ldr	r3, [pc, #468]	; (800a810 <_dtoa_r+0x300>)
 800a63c:	f7f5 fe24 	bl	8000288 <__aeabi_dsub>
 800a640:	a367      	add	r3, pc, #412	; (adr r3, 800a7e0 <_dtoa_r+0x2d0>)
 800a642:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a646:	f7f5 ffd7 	bl	80005f8 <__aeabi_dmul>
 800a64a:	a367      	add	r3, pc, #412	; (adr r3, 800a7e8 <_dtoa_r+0x2d8>)
 800a64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a650:	f7f5 fe1c 	bl	800028c <__adddf3>
 800a654:	4606      	mov	r6, r0
 800a656:	4628      	mov	r0, r5
 800a658:	460f      	mov	r7, r1
 800a65a:	f7f5 ff63 	bl	8000524 <__aeabi_i2d>
 800a65e:	a364      	add	r3, pc, #400	; (adr r3, 800a7f0 <_dtoa_r+0x2e0>)
 800a660:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a664:	f7f5 ffc8 	bl	80005f8 <__aeabi_dmul>
 800a668:	4602      	mov	r2, r0
 800a66a:	460b      	mov	r3, r1
 800a66c:	4630      	mov	r0, r6
 800a66e:	4639      	mov	r1, r7
 800a670:	f7f5 fe0c 	bl	800028c <__adddf3>
 800a674:	4606      	mov	r6, r0
 800a676:	460f      	mov	r7, r1
 800a678:	f7f6 fa6e 	bl	8000b58 <__aeabi_d2iz>
 800a67c:	2200      	movs	r2, #0
 800a67e:	4683      	mov	fp, r0
 800a680:	2300      	movs	r3, #0
 800a682:	4630      	mov	r0, r6
 800a684:	4639      	mov	r1, r7
 800a686:	f7f6 fa29 	bl	8000adc <__aeabi_dcmplt>
 800a68a:	b148      	cbz	r0, 800a6a0 <_dtoa_r+0x190>
 800a68c:	4658      	mov	r0, fp
 800a68e:	f7f5 ff49 	bl	8000524 <__aeabi_i2d>
 800a692:	4632      	mov	r2, r6
 800a694:	463b      	mov	r3, r7
 800a696:	f7f6 fa17 	bl	8000ac8 <__aeabi_dcmpeq>
 800a69a:	b908      	cbnz	r0, 800a6a0 <_dtoa_r+0x190>
 800a69c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a6a0:	f1bb 0f16 	cmp.w	fp, #22
 800a6a4:	d857      	bhi.n	800a756 <_dtoa_r+0x246>
 800a6a6:	4b5b      	ldr	r3, [pc, #364]	; (800a814 <_dtoa_r+0x304>)
 800a6a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b0:	ec51 0b18 	vmov	r0, r1, d8
 800a6b4:	f7f6 fa12 	bl	8000adc <__aeabi_dcmplt>
 800a6b8:	2800      	cmp	r0, #0
 800a6ba:	d04e      	beq.n	800a75a <_dtoa_r+0x24a>
 800a6bc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	930c      	str	r3, [sp, #48]	; 0x30
 800a6c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6c6:	1b5b      	subs	r3, r3, r5
 800a6c8:	1e5a      	subs	r2, r3, #1
 800a6ca:	bf45      	ittet	mi
 800a6cc:	f1c3 0301 	rsbmi	r3, r3, #1
 800a6d0:	9305      	strmi	r3, [sp, #20]
 800a6d2:	2300      	movpl	r3, #0
 800a6d4:	2300      	movmi	r3, #0
 800a6d6:	9206      	str	r2, [sp, #24]
 800a6d8:	bf54      	ite	pl
 800a6da:	9305      	strpl	r3, [sp, #20]
 800a6dc:	9306      	strmi	r3, [sp, #24]
 800a6de:	f1bb 0f00 	cmp.w	fp, #0
 800a6e2:	db3c      	blt.n	800a75e <_dtoa_r+0x24e>
 800a6e4:	9b06      	ldr	r3, [sp, #24]
 800a6e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a6ea:	445b      	add	r3, fp
 800a6ec:	9306      	str	r3, [sp, #24]
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	9308      	str	r3, [sp, #32]
 800a6f2:	9b07      	ldr	r3, [sp, #28]
 800a6f4:	2b09      	cmp	r3, #9
 800a6f6:	d868      	bhi.n	800a7ca <_dtoa_r+0x2ba>
 800a6f8:	2b05      	cmp	r3, #5
 800a6fa:	bfc4      	itt	gt
 800a6fc:	3b04      	subgt	r3, #4
 800a6fe:	9307      	strgt	r3, [sp, #28]
 800a700:	9b07      	ldr	r3, [sp, #28]
 800a702:	f1a3 0302 	sub.w	r3, r3, #2
 800a706:	bfcc      	ite	gt
 800a708:	2500      	movgt	r5, #0
 800a70a:	2501      	movle	r5, #1
 800a70c:	2b03      	cmp	r3, #3
 800a70e:	f200 8085 	bhi.w	800a81c <_dtoa_r+0x30c>
 800a712:	e8df f003 	tbb	[pc, r3]
 800a716:	3b2e      	.short	0x3b2e
 800a718:	5839      	.short	0x5839
 800a71a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a71e:	441d      	add	r5, r3
 800a720:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a724:	2b20      	cmp	r3, #32
 800a726:	bfc1      	itttt	gt
 800a728:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a72c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a730:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a734:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a738:	bfd6      	itet	le
 800a73a:	f1c3 0320 	rsble	r3, r3, #32
 800a73e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a742:	fa06 f003 	lslle.w	r0, r6, r3
 800a746:	f7f5 fedd 	bl	8000504 <__aeabi_ui2d>
 800a74a:	2201      	movs	r2, #1
 800a74c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a750:	3d01      	subs	r5, #1
 800a752:	920e      	str	r2, [sp, #56]	; 0x38
 800a754:	e76f      	b.n	800a636 <_dtoa_r+0x126>
 800a756:	2301      	movs	r3, #1
 800a758:	e7b3      	b.n	800a6c2 <_dtoa_r+0x1b2>
 800a75a:	900c      	str	r0, [sp, #48]	; 0x30
 800a75c:	e7b2      	b.n	800a6c4 <_dtoa_r+0x1b4>
 800a75e:	9b05      	ldr	r3, [sp, #20]
 800a760:	eba3 030b 	sub.w	r3, r3, fp
 800a764:	9305      	str	r3, [sp, #20]
 800a766:	f1cb 0300 	rsb	r3, fp, #0
 800a76a:	9308      	str	r3, [sp, #32]
 800a76c:	2300      	movs	r3, #0
 800a76e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a770:	e7bf      	b.n	800a6f2 <_dtoa_r+0x1e2>
 800a772:	2300      	movs	r3, #0
 800a774:	9309      	str	r3, [sp, #36]	; 0x24
 800a776:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a778:	2b00      	cmp	r3, #0
 800a77a:	dc52      	bgt.n	800a822 <_dtoa_r+0x312>
 800a77c:	2301      	movs	r3, #1
 800a77e:	9301      	str	r3, [sp, #4]
 800a780:	9304      	str	r3, [sp, #16]
 800a782:	461a      	mov	r2, r3
 800a784:	920a      	str	r2, [sp, #40]	; 0x28
 800a786:	e00b      	b.n	800a7a0 <_dtoa_r+0x290>
 800a788:	2301      	movs	r3, #1
 800a78a:	e7f3      	b.n	800a774 <_dtoa_r+0x264>
 800a78c:	2300      	movs	r3, #0
 800a78e:	9309      	str	r3, [sp, #36]	; 0x24
 800a790:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a792:	445b      	add	r3, fp
 800a794:	9301      	str	r3, [sp, #4]
 800a796:	3301      	adds	r3, #1
 800a798:	2b01      	cmp	r3, #1
 800a79a:	9304      	str	r3, [sp, #16]
 800a79c:	bfb8      	it	lt
 800a79e:	2301      	movlt	r3, #1
 800a7a0:	69e0      	ldr	r0, [r4, #28]
 800a7a2:	2100      	movs	r1, #0
 800a7a4:	2204      	movs	r2, #4
 800a7a6:	f102 0614 	add.w	r6, r2, #20
 800a7aa:	429e      	cmp	r6, r3
 800a7ac:	d93d      	bls.n	800a82a <_dtoa_r+0x31a>
 800a7ae:	6041      	str	r1, [r0, #4]
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f000 ff59 	bl	800b668 <_Balloc>
 800a7b6:	9000      	str	r0, [sp, #0]
 800a7b8:	2800      	cmp	r0, #0
 800a7ba:	d139      	bne.n	800a830 <_dtoa_r+0x320>
 800a7bc:	4b16      	ldr	r3, [pc, #88]	; (800a818 <_dtoa_r+0x308>)
 800a7be:	4602      	mov	r2, r0
 800a7c0:	f240 11af 	movw	r1, #431	; 0x1af
 800a7c4:	e6bd      	b.n	800a542 <_dtoa_r+0x32>
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	e7e1      	b.n	800a78e <_dtoa_r+0x27e>
 800a7ca:	2501      	movs	r5, #1
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	9307      	str	r3, [sp, #28]
 800a7d0:	9509      	str	r5, [sp, #36]	; 0x24
 800a7d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a7d6:	9301      	str	r3, [sp, #4]
 800a7d8:	9304      	str	r3, [sp, #16]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	2312      	movs	r3, #18
 800a7de:	e7d1      	b.n	800a784 <_dtoa_r+0x274>
 800a7e0:	636f4361 	.word	0x636f4361
 800a7e4:	3fd287a7 	.word	0x3fd287a7
 800a7e8:	8b60c8b3 	.word	0x8b60c8b3
 800a7ec:	3fc68a28 	.word	0x3fc68a28
 800a7f0:	509f79fb 	.word	0x509f79fb
 800a7f4:	3fd34413 	.word	0x3fd34413
 800a7f8:	0800c781 	.word	0x0800c781
 800a7fc:	0800c798 	.word	0x0800c798
 800a800:	7ff00000 	.word	0x7ff00000
 800a804:	0800c77d 	.word	0x0800c77d
 800a808:	0800c774 	.word	0x0800c774
 800a80c:	0800c751 	.word	0x0800c751
 800a810:	3ff80000 	.word	0x3ff80000
 800a814:	0800c898 	.word	0x0800c898
 800a818:	0800c7f0 	.word	0x0800c7f0
 800a81c:	2301      	movs	r3, #1
 800a81e:	9309      	str	r3, [sp, #36]	; 0x24
 800a820:	e7d7      	b.n	800a7d2 <_dtoa_r+0x2c2>
 800a822:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a824:	9301      	str	r3, [sp, #4]
 800a826:	9304      	str	r3, [sp, #16]
 800a828:	e7ba      	b.n	800a7a0 <_dtoa_r+0x290>
 800a82a:	3101      	adds	r1, #1
 800a82c:	0052      	lsls	r2, r2, #1
 800a82e:	e7ba      	b.n	800a7a6 <_dtoa_r+0x296>
 800a830:	69e3      	ldr	r3, [r4, #28]
 800a832:	9a00      	ldr	r2, [sp, #0]
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	9b04      	ldr	r3, [sp, #16]
 800a838:	2b0e      	cmp	r3, #14
 800a83a:	f200 80a8 	bhi.w	800a98e <_dtoa_r+0x47e>
 800a83e:	2d00      	cmp	r5, #0
 800a840:	f000 80a5 	beq.w	800a98e <_dtoa_r+0x47e>
 800a844:	f1bb 0f00 	cmp.w	fp, #0
 800a848:	dd38      	ble.n	800a8bc <_dtoa_r+0x3ac>
 800a84a:	4bc0      	ldr	r3, [pc, #768]	; (800ab4c <_dtoa_r+0x63c>)
 800a84c:	f00b 020f 	and.w	r2, fp, #15
 800a850:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a854:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a858:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a85c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a860:	d019      	beq.n	800a896 <_dtoa_r+0x386>
 800a862:	4bbb      	ldr	r3, [pc, #748]	; (800ab50 <_dtoa_r+0x640>)
 800a864:	ec51 0b18 	vmov	r0, r1, d8
 800a868:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a86c:	f7f5 ffee 	bl	800084c <__aeabi_ddiv>
 800a870:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a874:	f008 080f 	and.w	r8, r8, #15
 800a878:	2503      	movs	r5, #3
 800a87a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800ab50 <_dtoa_r+0x640>
 800a87e:	f1b8 0f00 	cmp.w	r8, #0
 800a882:	d10a      	bne.n	800a89a <_dtoa_r+0x38a>
 800a884:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a888:	4632      	mov	r2, r6
 800a88a:	463b      	mov	r3, r7
 800a88c:	f7f5 ffde 	bl	800084c <__aeabi_ddiv>
 800a890:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a894:	e02b      	b.n	800a8ee <_dtoa_r+0x3de>
 800a896:	2502      	movs	r5, #2
 800a898:	e7ef      	b.n	800a87a <_dtoa_r+0x36a>
 800a89a:	f018 0f01 	tst.w	r8, #1
 800a89e:	d008      	beq.n	800a8b2 <_dtoa_r+0x3a2>
 800a8a0:	4630      	mov	r0, r6
 800a8a2:	4639      	mov	r1, r7
 800a8a4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a8a8:	f7f5 fea6 	bl	80005f8 <__aeabi_dmul>
 800a8ac:	3501      	adds	r5, #1
 800a8ae:	4606      	mov	r6, r0
 800a8b0:	460f      	mov	r7, r1
 800a8b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a8b6:	f109 0908 	add.w	r9, r9, #8
 800a8ba:	e7e0      	b.n	800a87e <_dtoa_r+0x36e>
 800a8bc:	f000 809f 	beq.w	800a9fe <_dtoa_r+0x4ee>
 800a8c0:	f1cb 0600 	rsb	r6, fp, #0
 800a8c4:	4ba1      	ldr	r3, [pc, #644]	; (800ab4c <_dtoa_r+0x63c>)
 800a8c6:	4fa2      	ldr	r7, [pc, #648]	; (800ab50 <_dtoa_r+0x640>)
 800a8c8:	f006 020f 	and.w	r2, r6, #15
 800a8cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d4:	ec51 0b18 	vmov	r0, r1, d8
 800a8d8:	f7f5 fe8e 	bl	80005f8 <__aeabi_dmul>
 800a8dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a8e0:	1136      	asrs	r6, r6, #4
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	2502      	movs	r5, #2
 800a8e6:	2e00      	cmp	r6, #0
 800a8e8:	d17e      	bne.n	800a9e8 <_dtoa_r+0x4d8>
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d1d0      	bne.n	800a890 <_dtoa_r+0x380>
 800a8ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8f0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	f000 8084 	beq.w	800aa02 <_dtoa_r+0x4f2>
 800a8fa:	4b96      	ldr	r3, [pc, #600]	; (800ab54 <_dtoa_r+0x644>)
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	4640      	mov	r0, r8
 800a900:	4649      	mov	r1, r9
 800a902:	f7f6 f8eb 	bl	8000adc <__aeabi_dcmplt>
 800a906:	2800      	cmp	r0, #0
 800a908:	d07b      	beq.n	800aa02 <_dtoa_r+0x4f2>
 800a90a:	9b04      	ldr	r3, [sp, #16]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d078      	beq.n	800aa02 <_dtoa_r+0x4f2>
 800a910:	9b01      	ldr	r3, [sp, #4]
 800a912:	2b00      	cmp	r3, #0
 800a914:	dd39      	ble.n	800a98a <_dtoa_r+0x47a>
 800a916:	4b90      	ldr	r3, [pc, #576]	; (800ab58 <_dtoa_r+0x648>)
 800a918:	2200      	movs	r2, #0
 800a91a:	4640      	mov	r0, r8
 800a91c:	4649      	mov	r1, r9
 800a91e:	f7f5 fe6b 	bl	80005f8 <__aeabi_dmul>
 800a922:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a926:	9e01      	ldr	r6, [sp, #4]
 800a928:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800a92c:	3501      	adds	r5, #1
 800a92e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a932:	4628      	mov	r0, r5
 800a934:	f7f5 fdf6 	bl	8000524 <__aeabi_i2d>
 800a938:	4642      	mov	r2, r8
 800a93a:	464b      	mov	r3, r9
 800a93c:	f7f5 fe5c 	bl	80005f8 <__aeabi_dmul>
 800a940:	4b86      	ldr	r3, [pc, #536]	; (800ab5c <_dtoa_r+0x64c>)
 800a942:	2200      	movs	r2, #0
 800a944:	f7f5 fca2 	bl	800028c <__adddf3>
 800a948:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a94c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a950:	9303      	str	r3, [sp, #12]
 800a952:	2e00      	cmp	r6, #0
 800a954:	d158      	bne.n	800aa08 <_dtoa_r+0x4f8>
 800a956:	4b82      	ldr	r3, [pc, #520]	; (800ab60 <_dtoa_r+0x650>)
 800a958:	2200      	movs	r2, #0
 800a95a:	4640      	mov	r0, r8
 800a95c:	4649      	mov	r1, r9
 800a95e:	f7f5 fc93 	bl	8000288 <__aeabi_dsub>
 800a962:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a966:	4680      	mov	r8, r0
 800a968:	4689      	mov	r9, r1
 800a96a:	f7f6 f8d5 	bl	8000b18 <__aeabi_dcmpgt>
 800a96e:	2800      	cmp	r0, #0
 800a970:	f040 8296 	bne.w	800aea0 <_dtoa_r+0x990>
 800a974:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a978:	4640      	mov	r0, r8
 800a97a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a97e:	4649      	mov	r1, r9
 800a980:	f7f6 f8ac 	bl	8000adc <__aeabi_dcmplt>
 800a984:	2800      	cmp	r0, #0
 800a986:	f040 8289 	bne.w	800ae9c <_dtoa_r+0x98c>
 800a98a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a98e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a990:	2b00      	cmp	r3, #0
 800a992:	f2c0 814e 	blt.w	800ac32 <_dtoa_r+0x722>
 800a996:	f1bb 0f0e 	cmp.w	fp, #14
 800a99a:	f300 814a 	bgt.w	800ac32 <_dtoa_r+0x722>
 800a99e:	4b6b      	ldr	r3, [pc, #428]	; (800ab4c <_dtoa_r+0x63c>)
 800a9a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a9a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	f280 80dc 	bge.w	800ab68 <_dtoa_r+0x658>
 800a9b0:	9b04      	ldr	r3, [sp, #16]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	f300 80d8 	bgt.w	800ab68 <_dtoa_r+0x658>
 800a9b8:	f040 826f 	bne.w	800ae9a <_dtoa_r+0x98a>
 800a9bc:	4b68      	ldr	r3, [pc, #416]	; (800ab60 <_dtoa_r+0x650>)
 800a9be:	2200      	movs	r2, #0
 800a9c0:	4640      	mov	r0, r8
 800a9c2:	4649      	mov	r1, r9
 800a9c4:	f7f5 fe18 	bl	80005f8 <__aeabi_dmul>
 800a9c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9cc:	f7f6 f89a 	bl	8000b04 <__aeabi_dcmpge>
 800a9d0:	9e04      	ldr	r6, [sp, #16]
 800a9d2:	4637      	mov	r7, r6
 800a9d4:	2800      	cmp	r0, #0
 800a9d6:	f040 8245 	bne.w	800ae64 <_dtoa_r+0x954>
 800a9da:	9d00      	ldr	r5, [sp, #0]
 800a9dc:	2331      	movs	r3, #49	; 0x31
 800a9de:	f805 3b01 	strb.w	r3, [r5], #1
 800a9e2:	f10b 0b01 	add.w	fp, fp, #1
 800a9e6:	e241      	b.n	800ae6c <_dtoa_r+0x95c>
 800a9e8:	07f2      	lsls	r2, r6, #31
 800a9ea:	d505      	bpl.n	800a9f8 <_dtoa_r+0x4e8>
 800a9ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9f0:	f7f5 fe02 	bl	80005f8 <__aeabi_dmul>
 800a9f4:	3501      	adds	r5, #1
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	1076      	asrs	r6, r6, #1
 800a9fa:	3708      	adds	r7, #8
 800a9fc:	e773      	b.n	800a8e6 <_dtoa_r+0x3d6>
 800a9fe:	2502      	movs	r5, #2
 800aa00:	e775      	b.n	800a8ee <_dtoa_r+0x3de>
 800aa02:	9e04      	ldr	r6, [sp, #16]
 800aa04:	465f      	mov	r7, fp
 800aa06:	e792      	b.n	800a92e <_dtoa_r+0x41e>
 800aa08:	9900      	ldr	r1, [sp, #0]
 800aa0a:	4b50      	ldr	r3, [pc, #320]	; (800ab4c <_dtoa_r+0x63c>)
 800aa0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa10:	4431      	add	r1, r6
 800aa12:	9102      	str	r1, [sp, #8]
 800aa14:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aa16:	eeb0 9a47 	vmov.f32	s18, s14
 800aa1a:	eef0 9a67 	vmov.f32	s19, s15
 800aa1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800aa22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa26:	2900      	cmp	r1, #0
 800aa28:	d044      	beq.n	800aab4 <_dtoa_r+0x5a4>
 800aa2a:	494e      	ldr	r1, [pc, #312]	; (800ab64 <_dtoa_r+0x654>)
 800aa2c:	2000      	movs	r0, #0
 800aa2e:	f7f5 ff0d 	bl	800084c <__aeabi_ddiv>
 800aa32:	ec53 2b19 	vmov	r2, r3, d9
 800aa36:	f7f5 fc27 	bl	8000288 <__aeabi_dsub>
 800aa3a:	9d00      	ldr	r5, [sp, #0]
 800aa3c:	ec41 0b19 	vmov	d9, r0, r1
 800aa40:	4649      	mov	r1, r9
 800aa42:	4640      	mov	r0, r8
 800aa44:	f7f6 f888 	bl	8000b58 <__aeabi_d2iz>
 800aa48:	4606      	mov	r6, r0
 800aa4a:	f7f5 fd6b 	bl	8000524 <__aeabi_i2d>
 800aa4e:	4602      	mov	r2, r0
 800aa50:	460b      	mov	r3, r1
 800aa52:	4640      	mov	r0, r8
 800aa54:	4649      	mov	r1, r9
 800aa56:	f7f5 fc17 	bl	8000288 <__aeabi_dsub>
 800aa5a:	3630      	adds	r6, #48	; 0x30
 800aa5c:	f805 6b01 	strb.w	r6, [r5], #1
 800aa60:	ec53 2b19 	vmov	r2, r3, d9
 800aa64:	4680      	mov	r8, r0
 800aa66:	4689      	mov	r9, r1
 800aa68:	f7f6 f838 	bl	8000adc <__aeabi_dcmplt>
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	d164      	bne.n	800ab3a <_dtoa_r+0x62a>
 800aa70:	4642      	mov	r2, r8
 800aa72:	464b      	mov	r3, r9
 800aa74:	4937      	ldr	r1, [pc, #220]	; (800ab54 <_dtoa_r+0x644>)
 800aa76:	2000      	movs	r0, #0
 800aa78:	f7f5 fc06 	bl	8000288 <__aeabi_dsub>
 800aa7c:	ec53 2b19 	vmov	r2, r3, d9
 800aa80:	f7f6 f82c 	bl	8000adc <__aeabi_dcmplt>
 800aa84:	2800      	cmp	r0, #0
 800aa86:	f040 80b6 	bne.w	800abf6 <_dtoa_r+0x6e6>
 800aa8a:	9b02      	ldr	r3, [sp, #8]
 800aa8c:	429d      	cmp	r5, r3
 800aa8e:	f43f af7c 	beq.w	800a98a <_dtoa_r+0x47a>
 800aa92:	4b31      	ldr	r3, [pc, #196]	; (800ab58 <_dtoa_r+0x648>)
 800aa94:	ec51 0b19 	vmov	r0, r1, d9
 800aa98:	2200      	movs	r2, #0
 800aa9a:	f7f5 fdad 	bl	80005f8 <__aeabi_dmul>
 800aa9e:	4b2e      	ldr	r3, [pc, #184]	; (800ab58 <_dtoa_r+0x648>)
 800aaa0:	ec41 0b19 	vmov	d9, r0, r1
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	4640      	mov	r0, r8
 800aaa8:	4649      	mov	r1, r9
 800aaaa:	f7f5 fda5 	bl	80005f8 <__aeabi_dmul>
 800aaae:	4680      	mov	r8, r0
 800aab0:	4689      	mov	r9, r1
 800aab2:	e7c5      	b.n	800aa40 <_dtoa_r+0x530>
 800aab4:	ec51 0b17 	vmov	r0, r1, d7
 800aab8:	f7f5 fd9e 	bl	80005f8 <__aeabi_dmul>
 800aabc:	9b02      	ldr	r3, [sp, #8]
 800aabe:	9d00      	ldr	r5, [sp, #0]
 800aac0:	930f      	str	r3, [sp, #60]	; 0x3c
 800aac2:	ec41 0b19 	vmov	d9, r0, r1
 800aac6:	4649      	mov	r1, r9
 800aac8:	4640      	mov	r0, r8
 800aaca:	f7f6 f845 	bl	8000b58 <__aeabi_d2iz>
 800aace:	4606      	mov	r6, r0
 800aad0:	f7f5 fd28 	bl	8000524 <__aeabi_i2d>
 800aad4:	3630      	adds	r6, #48	; 0x30
 800aad6:	4602      	mov	r2, r0
 800aad8:	460b      	mov	r3, r1
 800aada:	4640      	mov	r0, r8
 800aadc:	4649      	mov	r1, r9
 800aade:	f7f5 fbd3 	bl	8000288 <__aeabi_dsub>
 800aae2:	f805 6b01 	strb.w	r6, [r5], #1
 800aae6:	9b02      	ldr	r3, [sp, #8]
 800aae8:	429d      	cmp	r5, r3
 800aaea:	4680      	mov	r8, r0
 800aaec:	4689      	mov	r9, r1
 800aaee:	f04f 0200 	mov.w	r2, #0
 800aaf2:	d124      	bne.n	800ab3e <_dtoa_r+0x62e>
 800aaf4:	4b1b      	ldr	r3, [pc, #108]	; (800ab64 <_dtoa_r+0x654>)
 800aaf6:	ec51 0b19 	vmov	r0, r1, d9
 800aafa:	f7f5 fbc7 	bl	800028c <__adddf3>
 800aafe:	4602      	mov	r2, r0
 800ab00:	460b      	mov	r3, r1
 800ab02:	4640      	mov	r0, r8
 800ab04:	4649      	mov	r1, r9
 800ab06:	f7f6 f807 	bl	8000b18 <__aeabi_dcmpgt>
 800ab0a:	2800      	cmp	r0, #0
 800ab0c:	d173      	bne.n	800abf6 <_dtoa_r+0x6e6>
 800ab0e:	ec53 2b19 	vmov	r2, r3, d9
 800ab12:	4914      	ldr	r1, [pc, #80]	; (800ab64 <_dtoa_r+0x654>)
 800ab14:	2000      	movs	r0, #0
 800ab16:	f7f5 fbb7 	bl	8000288 <__aeabi_dsub>
 800ab1a:	4602      	mov	r2, r0
 800ab1c:	460b      	mov	r3, r1
 800ab1e:	4640      	mov	r0, r8
 800ab20:	4649      	mov	r1, r9
 800ab22:	f7f5 ffdb 	bl	8000adc <__aeabi_dcmplt>
 800ab26:	2800      	cmp	r0, #0
 800ab28:	f43f af2f 	beq.w	800a98a <_dtoa_r+0x47a>
 800ab2c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ab2e:	1e6b      	subs	r3, r5, #1
 800ab30:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ab36:	2b30      	cmp	r3, #48	; 0x30
 800ab38:	d0f8      	beq.n	800ab2c <_dtoa_r+0x61c>
 800ab3a:	46bb      	mov	fp, r7
 800ab3c:	e04a      	b.n	800abd4 <_dtoa_r+0x6c4>
 800ab3e:	4b06      	ldr	r3, [pc, #24]	; (800ab58 <_dtoa_r+0x648>)
 800ab40:	f7f5 fd5a 	bl	80005f8 <__aeabi_dmul>
 800ab44:	4680      	mov	r8, r0
 800ab46:	4689      	mov	r9, r1
 800ab48:	e7bd      	b.n	800aac6 <_dtoa_r+0x5b6>
 800ab4a:	bf00      	nop
 800ab4c:	0800c898 	.word	0x0800c898
 800ab50:	0800c870 	.word	0x0800c870
 800ab54:	3ff00000 	.word	0x3ff00000
 800ab58:	40240000 	.word	0x40240000
 800ab5c:	401c0000 	.word	0x401c0000
 800ab60:	40140000 	.word	0x40140000
 800ab64:	3fe00000 	.word	0x3fe00000
 800ab68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800ab6c:	9d00      	ldr	r5, [sp, #0]
 800ab6e:	4642      	mov	r2, r8
 800ab70:	464b      	mov	r3, r9
 800ab72:	4630      	mov	r0, r6
 800ab74:	4639      	mov	r1, r7
 800ab76:	f7f5 fe69 	bl	800084c <__aeabi_ddiv>
 800ab7a:	f7f5 ffed 	bl	8000b58 <__aeabi_d2iz>
 800ab7e:	9001      	str	r0, [sp, #4]
 800ab80:	f7f5 fcd0 	bl	8000524 <__aeabi_i2d>
 800ab84:	4642      	mov	r2, r8
 800ab86:	464b      	mov	r3, r9
 800ab88:	f7f5 fd36 	bl	80005f8 <__aeabi_dmul>
 800ab8c:	4602      	mov	r2, r0
 800ab8e:	460b      	mov	r3, r1
 800ab90:	4630      	mov	r0, r6
 800ab92:	4639      	mov	r1, r7
 800ab94:	f7f5 fb78 	bl	8000288 <__aeabi_dsub>
 800ab98:	9e01      	ldr	r6, [sp, #4]
 800ab9a:	9f04      	ldr	r7, [sp, #16]
 800ab9c:	3630      	adds	r6, #48	; 0x30
 800ab9e:	f805 6b01 	strb.w	r6, [r5], #1
 800aba2:	9e00      	ldr	r6, [sp, #0]
 800aba4:	1bae      	subs	r6, r5, r6
 800aba6:	42b7      	cmp	r7, r6
 800aba8:	4602      	mov	r2, r0
 800abaa:	460b      	mov	r3, r1
 800abac:	d134      	bne.n	800ac18 <_dtoa_r+0x708>
 800abae:	f7f5 fb6d 	bl	800028c <__adddf3>
 800abb2:	4642      	mov	r2, r8
 800abb4:	464b      	mov	r3, r9
 800abb6:	4606      	mov	r6, r0
 800abb8:	460f      	mov	r7, r1
 800abba:	f7f5 ffad 	bl	8000b18 <__aeabi_dcmpgt>
 800abbe:	b9c8      	cbnz	r0, 800abf4 <_dtoa_r+0x6e4>
 800abc0:	4642      	mov	r2, r8
 800abc2:	464b      	mov	r3, r9
 800abc4:	4630      	mov	r0, r6
 800abc6:	4639      	mov	r1, r7
 800abc8:	f7f5 ff7e 	bl	8000ac8 <__aeabi_dcmpeq>
 800abcc:	b110      	cbz	r0, 800abd4 <_dtoa_r+0x6c4>
 800abce:	9b01      	ldr	r3, [sp, #4]
 800abd0:	07db      	lsls	r3, r3, #31
 800abd2:	d40f      	bmi.n	800abf4 <_dtoa_r+0x6e4>
 800abd4:	4651      	mov	r1, sl
 800abd6:	4620      	mov	r0, r4
 800abd8:	f000 fd86 	bl	800b6e8 <_Bfree>
 800abdc:	2300      	movs	r3, #0
 800abde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800abe0:	702b      	strb	r3, [r5, #0]
 800abe2:	f10b 0301 	add.w	r3, fp, #1
 800abe6:	6013      	str	r3, [r2, #0]
 800abe8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800abea:	2b00      	cmp	r3, #0
 800abec:	f43f ace2 	beq.w	800a5b4 <_dtoa_r+0xa4>
 800abf0:	601d      	str	r5, [r3, #0]
 800abf2:	e4df      	b.n	800a5b4 <_dtoa_r+0xa4>
 800abf4:	465f      	mov	r7, fp
 800abf6:	462b      	mov	r3, r5
 800abf8:	461d      	mov	r5, r3
 800abfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800abfe:	2a39      	cmp	r2, #57	; 0x39
 800ac00:	d106      	bne.n	800ac10 <_dtoa_r+0x700>
 800ac02:	9a00      	ldr	r2, [sp, #0]
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d1f7      	bne.n	800abf8 <_dtoa_r+0x6e8>
 800ac08:	9900      	ldr	r1, [sp, #0]
 800ac0a:	2230      	movs	r2, #48	; 0x30
 800ac0c:	3701      	adds	r7, #1
 800ac0e:	700a      	strb	r2, [r1, #0]
 800ac10:	781a      	ldrb	r2, [r3, #0]
 800ac12:	3201      	adds	r2, #1
 800ac14:	701a      	strb	r2, [r3, #0]
 800ac16:	e790      	b.n	800ab3a <_dtoa_r+0x62a>
 800ac18:	4ba3      	ldr	r3, [pc, #652]	; (800aea8 <_dtoa_r+0x998>)
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f7f5 fcec 	bl	80005f8 <__aeabi_dmul>
 800ac20:	2200      	movs	r2, #0
 800ac22:	2300      	movs	r3, #0
 800ac24:	4606      	mov	r6, r0
 800ac26:	460f      	mov	r7, r1
 800ac28:	f7f5 ff4e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac2c:	2800      	cmp	r0, #0
 800ac2e:	d09e      	beq.n	800ab6e <_dtoa_r+0x65e>
 800ac30:	e7d0      	b.n	800abd4 <_dtoa_r+0x6c4>
 800ac32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac34:	2a00      	cmp	r2, #0
 800ac36:	f000 80ca 	beq.w	800adce <_dtoa_r+0x8be>
 800ac3a:	9a07      	ldr	r2, [sp, #28]
 800ac3c:	2a01      	cmp	r2, #1
 800ac3e:	f300 80ad 	bgt.w	800ad9c <_dtoa_r+0x88c>
 800ac42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac44:	2a00      	cmp	r2, #0
 800ac46:	f000 80a5 	beq.w	800ad94 <_dtoa_r+0x884>
 800ac4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ac4e:	9e08      	ldr	r6, [sp, #32]
 800ac50:	9d05      	ldr	r5, [sp, #20]
 800ac52:	9a05      	ldr	r2, [sp, #20]
 800ac54:	441a      	add	r2, r3
 800ac56:	9205      	str	r2, [sp, #20]
 800ac58:	9a06      	ldr	r2, [sp, #24]
 800ac5a:	2101      	movs	r1, #1
 800ac5c:	441a      	add	r2, r3
 800ac5e:	4620      	mov	r0, r4
 800ac60:	9206      	str	r2, [sp, #24]
 800ac62:	f000 fdf7 	bl	800b854 <__i2b>
 800ac66:	4607      	mov	r7, r0
 800ac68:	b165      	cbz	r5, 800ac84 <_dtoa_r+0x774>
 800ac6a:	9b06      	ldr	r3, [sp, #24]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	dd09      	ble.n	800ac84 <_dtoa_r+0x774>
 800ac70:	42ab      	cmp	r3, r5
 800ac72:	9a05      	ldr	r2, [sp, #20]
 800ac74:	bfa8      	it	ge
 800ac76:	462b      	movge	r3, r5
 800ac78:	1ad2      	subs	r2, r2, r3
 800ac7a:	9205      	str	r2, [sp, #20]
 800ac7c:	9a06      	ldr	r2, [sp, #24]
 800ac7e:	1aed      	subs	r5, r5, r3
 800ac80:	1ad3      	subs	r3, r2, r3
 800ac82:	9306      	str	r3, [sp, #24]
 800ac84:	9b08      	ldr	r3, [sp, #32]
 800ac86:	b1f3      	cbz	r3, 800acc6 <_dtoa_r+0x7b6>
 800ac88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	f000 80a3 	beq.w	800add6 <_dtoa_r+0x8c6>
 800ac90:	2e00      	cmp	r6, #0
 800ac92:	dd10      	ble.n	800acb6 <_dtoa_r+0x7a6>
 800ac94:	4639      	mov	r1, r7
 800ac96:	4632      	mov	r2, r6
 800ac98:	4620      	mov	r0, r4
 800ac9a:	f000 fe9b 	bl	800b9d4 <__pow5mult>
 800ac9e:	4652      	mov	r2, sl
 800aca0:	4601      	mov	r1, r0
 800aca2:	4607      	mov	r7, r0
 800aca4:	4620      	mov	r0, r4
 800aca6:	f000 fdeb 	bl	800b880 <__multiply>
 800acaa:	4651      	mov	r1, sl
 800acac:	4680      	mov	r8, r0
 800acae:	4620      	mov	r0, r4
 800acb0:	f000 fd1a 	bl	800b6e8 <_Bfree>
 800acb4:	46c2      	mov	sl, r8
 800acb6:	9b08      	ldr	r3, [sp, #32]
 800acb8:	1b9a      	subs	r2, r3, r6
 800acba:	d004      	beq.n	800acc6 <_dtoa_r+0x7b6>
 800acbc:	4651      	mov	r1, sl
 800acbe:	4620      	mov	r0, r4
 800acc0:	f000 fe88 	bl	800b9d4 <__pow5mult>
 800acc4:	4682      	mov	sl, r0
 800acc6:	2101      	movs	r1, #1
 800acc8:	4620      	mov	r0, r4
 800acca:	f000 fdc3 	bl	800b854 <__i2b>
 800acce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	4606      	mov	r6, r0
 800acd4:	f340 8081 	ble.w	800adda <_dtoa_r+0x8ca>
 800acd8:	461a      	mov	r2, r3
 800acda:	4601      	mov	r1, r0
 800acdc:	4620      	mov	r0, r4
 800acde:	f000 fe79 	bl	800b9d4 <__pow5mult>
 800ace2:	9b07      	ldr	r3, [sp, #28]
 800ace4:	2b01      	cmp	r3, #1
 800ace6:	4606      	mov	r6, r0
 800ace8:	dd7a      	ble.n	800ade0 <_dtoa_r+0x8d0>
 800acea:	f04f 0800 	mov.w	r8, #0
 800acee:	6933      	ldr	r3, [r6, #16]
 800acf0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800acf4:	6918      	ldr	r0, [r3, #16]
 800acf6:	f000 fd5f 	bl	800b7b8 <__hi0bits>
 800acfa:	f1c0 0020 	rsb	r0, r0, #32
 800acfe:	9b06      	ldr	r3, [sp, #24]
 800ad00:	4418      	add	r0, r3
 800ad02:	f010 001f 	ands.w	r0, r0, #31
 800ad06:	f000 8094 	beq.w	800ae32 <_dtoa_r+0x922>
 800ad0a:	f1c0 0320 	rsb	r3, r0, #32
 800ad0e:	2b04      	cmp	r3, #4
 800ad10:	f340 8085 	ble.w	800ae1e <_dtoa_r+0x90e>
 800ad14:	9b05      	ldr	r3, [sp, #20]
 800ad16:	f1c0 001c 	rsb	r0, r0, #28
 800ad1a:	4403      	add	r3, r0
 800ad1c:	9305      	str	r3, [sp, #20]
 800ad1e:	9b06      	ldr	r3, [sp, #24]
 800ad20:	4403      	add	r3, r0
 800ad22:	4405      	add	r5, r0
 800ad24:	9306      	str	r3, [sp, #24]
 800ad26:	9b05      	ldr	r3, [sp, #20]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	dd05      	ble.n	800ad38 <_dtoa_r+0x828>
 800ad2c:	4651      	mov	r1, sl
 800ad2e:	461a      	mov	r2, r3
 800ad30:	4620      	mov	r0, r4
 800ad32:	f000 fea9 	bl	800ba88 <__lshift>
 800ad36:	4682      	mov	sl, r0
 800ad38:	9b06      	ldr	r3, [sp, #24]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	dd05      	ble.n	800ad4a <_dtoa_r+0x83a>
 800ad3e:	4631      	mov	r1, r6
 800ad40:	461a      	mov	r2, r3
 800ad42:	4620      	mov	r0, r4
 800ad44:	f000 fea0 	bl	800ba88 <__lshift>
 800ad48:	4606      	mov	r6, r0
 800ad4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d072      	beq.n	800ae36 <_dtoa_r+0x926>
 800ad50:	4631      	mov	r1, r6
 800ad52:	4650      	mov	r0, sl
 800ad54:	f000 ff04 	bl	800bb60 <__mcmp>
 800ad58:	2800      	cmp	r0, #0
 800ad5a:	da6c      	bge.n	800ae36 <_dtoa_r+0x926>
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	4651      	mov	r1, sl
 800ad60:	220a      	movs	r2, #10
 800ad62:	4620      	mov	r0, r4
 800ad64:	f000 fce2 	bl	800b72c <__multadd>
 800ad68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad6a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800ad6e:	4682      	mov	sl, r0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	f000 81b0 	beq.w	800b0d6 <_dtoa_r+0xbc6>
 800ad76:	2300      	movs	r3, #0
 800ad78:	4639      	mov	r1, r7
 800ad7a:	220a      	movs	r2, #10
 800ad7c:	4620      	mov	r0, r4
 800ad7e:	f000 fcd5 	bl	800b72c <__multadd>
 800ad82:	9b01      	ldr	r3, [sp, #4]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	4607      	mov	r7, r0
 800ad88:	f300 8096 	bgt.w	800aeb8 <_dtoa_r+0x9a8>
 800ad8c:	9b07      	ldr	r3, [sp, #28]
 800ad8e:	2b02      	cmp	r3, #2
 800ad90:	dc59      	bgt.n	800ae46 <_dtoa_r+0x936>
 800ad92:	e091      	b.n	800aeb8 <_dtoa_r+0x9a8>
 800ad94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ad96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ad9a:	e758      	b.n	800ac4e <_dtoa_r+0x73e>
 800ad9c:	9b04      	ldr	r3, [sp, #16]
 800ad9e:	1e5e      	subs	r6, r3, #1
 800ada0:	9b08      	ldr	r3, [sp, #32]
 800ada2:	42b3      	cmp	r3, r6
 800ada4:	bfbf      	itttt	lt
 800ada6:	9b08      	ldrlt	r3, [sp, #32]
 800ada8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800adaa:	9608      	strlt	r6, [sp, #32]
 800adac:	1af3      	sublt	r3, r6, r3
 800adae:	bfb4      	ite	lt
 800adb0:	18d2      	addlt	r2, r2, r3
 800adb2:	1b9e      	subge	r6, r3, r6
 800adb4:	9b04      	ldr	r3, [sp, #16]
 800adb6:	bfbc      	itt	lt
 800adb8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800adba:	2600      	movlt	r6, #0
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	bfb7      	itett	lt
 800adc0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800adc4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800adc8:	1a9d      	sublt	r5, r3, r2
 800adca:	2300      	movlt	r3, #0
 800adcc:	e741      	b.n	800ac52 <_dtoa_r+0x742>
 800adce:	9e08      	ldr	r6, [sp, #32]
 800add0:	9d05      	ldr	r5, [sp, #20]
 800add2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800add4:	e748      	b.n	800ac68 <_dtoa_r+0x758>
 800add6:	9a08      	ldr	r2, [sp, #32]
 800add8:	e770      	b.n	800acbc <_dtoa_r+0x7ac>
 800adda:	9b07      	ldr	r3, [sp, #28]
 800addc:	2b01      	cmp	r3, #1
 800adde:	dc19      	bgt.n	800ae14 <_dtoa_r+0x904>
 800ade0:	9b02      	ldr	r3, [sp, #8]
 800ade2:	b9bb      	cbnz	r3, 800ae14 <_dtoa_r+0x904>
 800ade4:	9b03      	ldr	r3, [sp, #12]
 800ade6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800adea:	b99b      	cbnz	r3, 800ae14 <_dtoa_r+0x904>
 800adec:	9b03      	ldr	r3, [sp, #12]
 800adee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adf2:	0d1b      	lsrs	r3, r3, #20
 800adf4:	051b      	lsls	r3, r3, #20
 800adf6:	b183      	cbz	r3, 800ae1a <_dtoa_r+0x90a>
 800adf8:	9b05      	ldr	r3, [sp, #20]
 800adfa:	3301      	adds	r3, #1
 800adfc:	9305      	str	r3, [sp, #20]
 800adfe:	9b06      	ldr	r3, [sp, #24]
 800ae00:	3301      	adds	r3, #1
 800ae02:	9306      	str	r3, [sp, #24]
 800ae04:	f04f 0801 	mov.w	r8, #1
 800ae08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	f47f af6f 	bne.w	800acee <_dtoa_r+0x7de>
 800ae10:	2001      	movs	r0, #1
 800ae12:	e774      	b.n	800acfe <_dtoa_r+0x7ee>
 800ae14:	f04f 0800 	mov.w	r8, #0
 800ae18:	e7f6      	b.n	800ae08 <_dtoa_r+0x8f8>
 800ae1a:	4698      	mov	r8, r3
 800ae1c:	e7f4      	b.n	800ae08 <_dtoa_r+0x8f8>
 800ae1e:	d082      	beq.n	800ad26 <_dtoa_r+0x816>
 800ae20:	9a05      	ldr	r2, [sp, #20]
 800ae22:	331c      	adds	r3, #28
 800ae24:	441a      	add	r2, r3
 800ae26:	9205      	str	r2, [sp, #20]
 800ae28:	9a06      	ldr	r2, [sp, #24]
 800ae2a:	441a      	add	r2, r3
 800ae2c:	441d      	add	r5, r3
 800ae2e:	9206      	str	r2, [sp, #24]
 800ae30:	e779      	b.n	800ad26 <_dtoa_r+0x816>
 800ae32:	4603      	mov	r3, r0
 800ae34:	e7f4      	b.n	800ae20 <_dtoa_r+0x910>
 800ae36:	9b04      	ldr	r3, [sp, #16]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	dc37      	bgt.n	800aeac <_dtoa_r+0x99c>
 800ae3c:	9b07      	ldr	r3, [sp, #28]
 800ae3e:	2b02      	cmp	r3, #2
 800ae40:	dd34      	ble.n	800aeac <_dtoa_r+0x99c>
 800ae42:	9b04      	ldr	r3, [sp, #16]
 800ae44:	9301      	str	r3, [sp, #4]
 800ae46:	9b01      	ldr	r3, [sp, #4]
 800ae48:	b963      	cbnz	r3, 800ae64 <_dtoa_r+0x954>
 800ae4a:	4631      	mov	r1, r6
 800ae4c:	2205      	movs	r2, #5
 800ae4e:	4620      	mov	r0, r4
 800ae50:	f000 fc6c 	bl	800b72c <__multadd>
 800ae54:	4601      	mov	r1, r0
 800ae56:	4606      	mov	r6, r0
 800ae58:	4650      	mov	r0, sl
 800ae5a:	f000 fe81 	bl	800bb60 <__mcmp>
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	f73f adbb 	bgt.w	800a9da <_dtoa_r+0x4ca>
 800ae64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae66:	9d00      	ldr	r5, [sp, #0]
 800ae68:	ea6f 0b03 	mvn.w	fp, r3
 800ae6c:	f04f 0800 	mov.w	r8, #0
 800ae70:	4631      	mov	r1, r6
 800ae72:	4620      	mov	r0, r4
 800ae74:	f000 fc38 	bl	800b6e8 <_Bfree>
 800ae78:	2f00      	cmp	r7, #0
 800ae7a:	f43f aeab 	beq.w	800abd4 <_dtoa_r+0x6c4>
 800ae7e:	f1b8 0f00 	cmp.w	r8, #0
 800ae82:	d005      	beq.n	800ae90 <_dtoa_r+0x980>
 800ae84:	45b8      	cmp	r8, r7
 800ae86:	d003      	beq.n	800ae90 <_dtoa_r+0x980>
 800ae88:	4641      	mov	r1, r8
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f000 fc2c 	bl	800b6e8 <_Bfree>
 800ae90:	4639      	mov	r1, r7
 800ae92:	4620      	mov	r0, r4
 800ae94:	f000 fc28 	bl	800b6e8 <_Bfree>
 800ae98:	e69c      	b.n	800abd4 <_dtoa_r+0x6c4>
 800ae9a:	2600      	movs	r6, #0
 800ae9c:	4637      	mov	r7, r6
 800ae9e:	e7e1      	b.n	800ae64 <_dtoa_r+0x954>
 800aea0:	46bb      	mov	fp, r7
 800aea2:	4637      	mov	r7, r6
 800aea4:	e599      	b.n	800a9da <_dtoa_r+0x4ca>
 800aea6:	bf00      	nop
 800aea8:	40240000 	.word	0x40240000
 800aeac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	f000 80c8 	beq.w	800b044 <_dtoa_r+0xb34>
 800aeb4:	9b04      	ldr	r3, [sp, #16]
 800aeb6:	9301      	str	r3, [sp, #4]
 800aeb8:	2d00      	cmp	r5, #0
 800aeba:	dd05      	ble.n	800aec8 <_dtoa_r+0x9b8>
 800aebc:	4639      	mov	r1, r7
 800aebe:	462a      	mov	r2, r5
 800aec0:	4620      	mov	r0, r4
 800aec2:	f000 fde1 	bl	800ba88 <__lshift>
 800aec6:	4607      	mov	r7, r0
 800aec8:	f1b8 0f00 	cmp.w	r8, #0
 800aecc:	d05b      	beq.n	800af86 <_dtoa_r+0xa76>
 800aece:	6879      	ldr	r1, [r7, #4]
 800aed0:	4620      	mov	r0, r4
 800aed2:	f000 fbc9 	bl	800b668 <_Balloc>
 800aed6:	4605      	mov	r5, r0
 800aed8:	b928      	cbnz	r0, 800aee6 <_dtoa_r+0x9d6>
 800aeda:	4b83      	ldr	r3, [pc, #524]	; (800b0e8 <_dtoa_r+0xbd8>)
 800aedc:	4602      	mov	r2, r0
 800aede:	f240 21ef 	movw	r1, #751	; 0x2ef
 800aee2:	f7ff bb2e 	b.w	800a542 <_dtoa_r+0x32>
 800aee6:	693a      	ldr	r2, [r7, #16]
 800aee8:	3202      	adds	r2, #2
 800aeea:	0092      	lsls	r2, r2, #2
 800aeec:	f107 010c 	add.w	r1, r7, #12
 800aef0:	300c      	adds	r0, #12
 800aef2:	f001 f817 	bl	800bf24 <memcpy>
 800aef6:	2201      	movs	r2, #1
 800aef8:	4629      	mov	r1, r5
 800aefa:	4620      	mov	r0, r4
 800aefc:	f000 fdc4 	bl	800ba88 <__lshift>
 800af00:	9b00      	ldr	r3, [sp, #0]
 800af02:	3301      	adds	r3, #1
 800af04:	9304      	str	r3, [sp, #16]
 800af06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800af0a:	4413      	add	r3, r2
 800af0c:	9308      	str	r3, [sp, #32]
 800af0e:	9b02      	ldr	r3, [sp, #8]
 800af10:	f003 0301 	and.w	r3, r3, #1
 800af14:	46b8      	mov	r8, r7
 800af16:	9306      	str	r3, [sp, #24]
 800af18:	4607      	mov	r7, r0
 800af1a:	9b04      	ldr	r3, [sp, #16]
 800af1c:	4631      	mov	r1, r6
 800af1e:	3b01      	subs	r3, #1
 800af20:	4650      	mov	r0, sl
 800af22:	9301      	str	r3, [sp, #4]
 800af24:	f7ff fa6b 	bl	800a3fe <quorem>
 800af28:	4641      	mov	r1, r8
 800af2a:	9002      	str	r0, [sp, #8]
 800af2c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800af30:	4650      	mov	r0, sl
 800af32:	f000 fe15 	bl	800bb60 <__mcmp>
 800af36:	463a      	mov	r2, r7
 800af38:	9005      	str	r0, [sp, #20]
 800af3a:	4631      	mov	r1, r6
 800af3c:	4620      	mov	r0, r4
 800af3e:	f000 fe2b 	bl	800bb98 <__mdiff>
 800af42:	68c2      	ldr	r2, [r0, #12]
 800af44:	4605      	mov	r5, r0
 800af46:	bb02      	cbnz	r2, 800af8a <_dtoa_r+0xa7a>
 800af48:	4601      	mov	r1, r0
 800af4a:	4650      	mov	r0, sl
 800af4c:	f000 fe08 	bl	800bb60 <__mcmp>
 800af50:	4602      	mov	r2, r0
 800af52:	4629      	mov	r1, r5
 800af54:	4620      	mov	r0, r4
 800af56:	9209      	str	r2, [sp, #36]	; 0x24
 800af58:	f000 fbc6 	bl	800b6e8 <_Bfree>
 800af5c:	9b07      	ldr	r3, [sp, #28]
 800af5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af60:	9d04      	ldr	r5, [sp, #16]
 800af62:	ea43 0102 	orr.w	r1, r3, r2
 800af66:	9b06      	ldr	r3, [sp, #24]
 800af68:	4319      	orrs	r1, r3
 800af6a:	d110      	bne.n	800af8e <_dtoa_r+0xa7e>
 800af6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800af70:	d029      	beq.n	800afc6 <_dtoa_r+0xab6>
 800af72:	9b05      	ldr	r3, [sp, #20]
 800af74:	2b00      	cmp	r3, #0
 800af76:	dd02      	ble.n	800af7e <_dtoa_r+0xa6e>
 800af78:	9b02      	ldr	r3, [sp, #8]
 800af7a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800af7e:	9b01      	ldr	r3, [sp, #4]
 800af80:	f883 9000 	strb.w	r9, [r3]
 800af84:	e774      	b.n	800ae70 <_dtoa_r+0x960>
 800af86:	4638      	mov	r0, r7
 800af88:	e7ba      	b.n	800af00 <_dtoa_r+0x9f0>
 800af8a:	2201      	movs	r2, #1
 800af8c:	e7e1      	b.n	800af52 <_dtoa_r+0xa42>
 800af8e:	9b05      	ldr	r3, [sp, #20]
 800af90:	2b00      	cmp	r3, #0
 800af92:	db04      	blt.n	800af9e <_dtoa_r+0xa8e>
 800af94:	9907      	ldr	r1, [sp, #28]
 800af96:	430b      	orrs	r3, r1
 800af98:	9906      	ldr	r1, [sp, #24]
 800af9a:	430b      	orrs	r3, r1
 800af9c:	d120      	bne.n	800afe0 <_dtoa_r+0xad0>
 800af9e:	2a00      	cmp	r2, #0
 800afa0:	dded      	ble.n	800af7e <_dtoa_r+0xa6e>
 800afa2:	4651      	mov	r1, sl
 800afa4:	2201      	movs	r2, #1
 800afa6:	4620      	mov	r0, r4
 800afa8:	f000 fd6e 	bl	800ba88 <__lshift>
 800afac:	4631      	mov	r1, r6
 800afae:	4682      	mov	sl, r0
 800afb0:	f000 fdd6 	bl	800bb60 <__mcmp>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	dc03      	bgt.n	800afc0 <_dtoa_r+0xab0>
 800afb8:	d1e1      	bne.n	800af7e <_dtoa_r+0xa6e>
 800afba:	f019 0f01 	tst.w	r9, #1
 800afbe:	d0de      	beq.n	800af7e <_dtoa_r+0xa6e>
 800afc0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800afc4:	d1d8      	bne.n	800af78 <_dtoa_r+0xa68>
 800afc6:	9a01      	ldr	r2, [sp, #4]
 800afc8:	2339      	movs	r3, #57	; 0x39
 800afca:	7013      	strb	r3, [r2, #0]
 800afcc:	462b      	mov	r3, r5
 800afce:	461d      	mov	r5, r3
 800afd0:	3b01      	subs	r3, #1
 800afd2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800afd6:	2a39      	cmp	r2, #57	; 0x39
 800afd8:	d06c      	beq.n	800b0b4 <_dtoa_r+0xba4>
 800afda:	3201      	adds	r2, #1
 800afdc:	701a      	strb	r2, [r3, #0]
 800afde:	e747      	b.n	800ae70 <_dtoa_r+0x960>
 800afe0:	2a00      	cmp	r2, #0
 800afe2:	dd07      	ble.n	800aff4 <_dtoa_r+0xae4>
 800afe4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800afe8:	d0ed      	beq.n	800afc6 <_dtoa_r+0xab6>
 800afea:	9a01      	ldr	r2, [sp, #4]
 800afec:	f109 0301 	add.w	r3, r9, #1
 800aff0:	7013      	strb	r3, [r2, #0]
 800aff2:	e73d      	b.n	800ae70 <_dtoa_r+0x960>
 800aff4:	9b04      	ldr	r3, [sp, #16]
 800aff6:	9a08      	ldr	r2, [sp, #32]
 800aff8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800affc:	4293      	cmp	r3, r2
 800affe:	d043      	beq.n	800b088 <_dtoa_r+0xb78>
 800b000:	4651      	mov	r1, sl
 800b002:	2300      	movs	r3, #0
 800b004:	220a      	movs	r2, #10
 800b006:	4620      	mov	r0, r4
 800b008:	f000 fb90 	bl	800b72c <__multadd>
 800b00c:	45b8      	cmp	r8, r7
 800b00e:	4682      	mov	sl, r0
 800b010:	f04f 0300 	mov.w	r3, #0
 800b014:	f04f 020a 	mov.w	r2, #10
 800b018:	4641      	mov	r1, r8
 800b01a:	4620      	mov	r0, r4
 800b01c:	d107      	bne.n	800b02e <_dtoa_r+0xb1e>
 800b01e:	f000 fb85 	bl	800b72c <__multadd>
 800b022:	4680      	mov	r8, r0
 800b024:	4607      	mov	r7, r0
 800b026:	9b04      	ldr	r3, [sp, #16]
 800b028:	3301      	adds	r3, #1
 800b02a:	9304      	str	r3, [sp, #16]
 800b02c:	e775      	b.n	800af1a <_dtoa_r+0xa0a>
 800b02e:	f000 fb7d 	bl	800b72c <__multadd>
 800b032:	4639      	mov	r1, r7
 800b034:	4680      	mov	r8, r0
 800b036:	2300      	movs	r3, #0
 800b038:	220a      	movs	r2, #10
 800b03a:	4620      	mov	r0, r4
 800b03c:	f000 fb76 	bl	800b72c <__multadd>
 800b040:	4607      	mov	r7, r0
 800b042:	e7f0      	b.n	800b026 <_dtoa_r+0xb16>
 800b044:	9b04      	ldr	r3, [sp, #16]
 800b046:	9301      	str	r3, [sp, #4]
 800b048:	9d00      	ldr	r5, [sp, #0]
 800b04a:	4631      	mov	r1, r6
 800b04c:	4650      	mov	r0, sl
 800b04e:	f7ff f9d6 	bl	800a3fe <quorem>
 800b052:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b056:	9b00      	ldr	r3, [sp, #0]
 800b058:	f805 9b01 	strb.w	r9, [r5], #1
 800b05c:	1aea      	subs	r2, r5, r3
 800b05e:	9b01      	ldr	r3, [sp, #4]
 800b060:	4293      	cmp	r3, r2
 800b062:	dd07      	ble.n	800b074 <_dtoa_r+0xb64>
 800b064:	4651      	mov	r1, sl
 800b066:	2300      	movs	r3, #0
 800b068:	220a      	movs	r2, #10
 800b06a:	4620      	mov	r0, r4
 800b06c:	f000 fb5e 	bl	800b72c <__multadd>
 800b070:	4682      	mov	sl, r0
 800b072:	e7ea      	b.n	800b04a <_dtoa_r+0xb3a>
 800b074:	9b01      	ldr	r3, [sp, #4]
 800b076:	2b00      	cmp	r3, #0
 800b078:	bfc8      	it	gt
 800b07a:	461d      	movgt	r5, r3
 800b07c:	9b00      	ldr	r3, [sp, #0]
 800b07e:	bfd8      	it	le
 800b080:	2501      	movle	r5, #1
 800b082:	441d      	add	r5, r3
 800b084:	f04f 0800 	mov.w	r8, #0
 800b088:	4651      	mov	r1, sl
 800b08a:	2201      	movs	r2, #1
 800b08c:	4620      	mov	r0, r4
 800b08e:	f000 fcfb 	bl	800ba88 <__lshift>
 800b092:	4631      	mov	r1, r6
 800b094:	4682      	mov	sl, r0
 800b096:	f000 fd63 	bl	800bb60 <__mcmp>
 800b09a:	2800      	cmp	r0, #0
 800b09c:	dc96      	bgt.n	800afcc <_dtoa_r+0xabc>
 800b09e:	d102      	bne.n	800b0a6 <_dtoa_r+0xb96>
 800b0a0:	f019 0f01 	tst.w	r9, #1
 800b0a4:	d192      	bne.n	800afcc <_dtoa_r+0xabc>
 800b0a6:	462b      	mov	r3, r5
 800b0a8:	461d      	mov	r5, r3
 800b0aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0ae:	2a30      	cmp	r2, #48	; 0x30
 800b0b0:	d0fa      	beq.n	800b0a8 <_dtoa_r+0xb98>
 800b0b2:	e6dd      	b.n	800ae70 <_dtoa_r+0x960>
 800b0b4:	9a00      	ldr	r2, [sp, #0]
 800b0b6:	429a      	cmp	r2, r3
 800b0b8:	d189      	bne.n	800afce <_dtoa_r+0xabe>
 800b0ba:	f10b 0b01 	add.w	fp, fp, #1
 800b0be:	2331      	movs	r3, #49	; 0x31
 800b0c0:	e796      	b.n	800aff0 <_dtoa_r+0xae0>
 800b0c2:	4b0a      	ldr	r3, [pc, #40]	; (800b0ec <_dtoa_r+0xbdc>)
 800b0c4:	f7ff ba99 	b.w	800a5fa <_dtoa_r+0xea>
 800b0c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	f47f aa6d 	bne.w	800a5aa <_dtoa_r+0x9a>
 800b0d0:	4b07      	ldr	r3, [pc, #28]	; (800b0f0 <_dtoa_r+0xbe0>)
 800b0d2:	f7ff ba92 	b.w	800a5fa <_dtoa_r+0xea>
 800b0d6:	9b01      	ldr	r3, [sp, #4]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	dcb5      	bgt.n	800b048 <_dtoa_r+0xb38>
 800b0dc:	9b07      	ldr	r3, [sp, #28]
 800b0de:	2b02      	cmp	r3, #2
 800b0e0:	f73f aeb1 	bgt.w	800ae46 <_dtoa_r+0x936>
 800b0e4:	e7b0      	b.n	800b048 <_dtoa_r+0xb38>
 800b0e6:	bf00      	nop
 800b0e8:	0800c7f0 	.word	0x0800c7f0
 800b0ec:	0800c750 	.word	0x0800c750
 800b0f0:	0800c774 	.word	0x0800c774

0800b0f4 <__ssputs_r>:
 800b0f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0f8:	688e      	ldr	r6, [r1, #8]
 800b0fa:	461f      	mov	r7, r3
 800b0fc:	42be      	cmp	r6, r7
 800b0fe:	680b      	ldr	r3, [r1, #0]
 800b100:	4682      	mov	sl, r0
 800b102:	460c      	mov	r4, r1
 800b104:	4690      	mov	r8, r2
 800b106:	d82c      	bhi.n	800b162 <__ssputs_r+0x6e>
 800b108:	898a      	ldrh	r2, [r1, #12]
 800b10a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b10e:	d026      	beq.n	800b15e <__ssputs_r+0x6a>
 800b110:	6965      	ldr	r5, [r4, #20]
 800b112:	6909      	ldr	r1, [r1, #16]
 800b114:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b118:	eba3 0901 	sub.w	r9, r3, r1
 800b11c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b120:	1c7b      	adds	r3, r7, #1
 800b122:	444b      	add	r3, r9
 800b124:	106d      	asrs	r5, r5, #1
 800b126:	429d      	cmp	r5, r3
 800b128:	bf38      	it	cc
 800b12a:	461d      	movcc	r5, r3
 800b12c:	0553      	lsls	r3, r2, #21
 800b12e:	d527      	bpl.n	800b180 <__ssputs_r+0x8c>
 800b130:	4629      	mov	r1, r5
 800b132:	f000 f95f 	bl	800b3f4 <_malloc_r>
 800b136:	4606      	mov	r6, r0
 800b138:	b360      	cbz	r0, 800b194 <__ssputs_r+0xa0>
 800b13a:	6921      	ldr	r1, [r4, #16]
 800b13c:	464a      	mov	r2, r9
 800b13e:	f000 fef1 	bl	800bf24 <memcpy>
 800b142:	89a3      	ldrh	r3, [r4, #12]
 800b144:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b14c:	81a3      	strh	r3, [r4, #12]
 800b14e:	6126      	str	r6, [r4, #16]
 800b150:	6165      	str	r5, [r4, #20]
 800b152:	444e      	add	r6, r9
 800b154:	eba5 0509 	sub.w	r5, r5, r9
 800b158:	6026      	str	r6, [r4, #0]
 800b15a:	60a5      	str	r5, [r4, #8]
 800b15c:	463e      	mov	r6, r7
 800b15e:	42be      	cmp	r6, r7
 800b160:	d900      	bls.n	800b164 <__ssputs_r+0x70>
 800b162:	463e      	mov	r6, r7
 800b164:	6820      	ldr	r0, [r4, #0]
 800b166:	4632      	mov	r2, r6
 800b168:	4641      	mov	r1, r8
 800b16a:	f000 fe6b 	bl	800be44 <memmove>
 800b16e:	68a3      	ldr	r3, [r4, #8]
 800b170:	1b9b      	subs	r3, r3, r6
 800b172:	60a3      	str	r3, [r4, #8]
 800b174:	6823      	ldr	r3, [r4, #0]
 800b176:	4433      	add	r3, r6
 800b178:	6023      	str	r3, [r4, #0]
 800b17a:	2000      	movs	r0, #0
 800b17c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b180:	462a      	mov	r2, r5
 800b182:	f000 fe30 	bl	800bde6 <_realloc_r>
 800b186:	4606      	mov	r6, r0
 800b188:	2800      	cmp	r0, #0
 800b18a:	d1e0      	bne.n	800b14e <__ssputs_r+0x5a>
 800b18c:	6921      	ldr	r1, [r4, #16]
 800b18e:	4650      	mov	r0, sl
 800b190:	f000 ff0a 	bl	800bfa8 <_free_r>
 800b194:	230c      	movs	r3, #12
 800b196:	f8ca 3000 	str.w	r3, [sl]
 800b19a:	89a3      	ldrh	r3, [r4, #12]
 800b19c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1a0:	81a3      	strh	r3, [r4, #12]
 800b1a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b1a6:	e7e9      	b.n	800b17c <__ssputs_r+0x88>

0800b1a8 <_svfiprintf_r>:
 800b1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ac:	4698      	mov	r8, r3
 800b1ae:	898b      	ldrh	r3, [r1, #12]
 800b1b0:	061b      	lsls	r3, r3, #24
 800b1b2:	b09d      	sub	sp, #116	; 0x74
 800b1b4:	4607      	mov	r7, r0
 800b1b6:	460d      	mov	r5, r1
 800b1b8:	4614      	mov	r4, r2
 800b1ba:	d50e      	bpl.n	800b1da <_svfiprintf_r+0x32>
 800b1bc:	690b      	ldr	r3, [r1, #16]
 800b1be:	b963      	cbnz	r3, 800b1da <_svfiprintf_r+0x32>
 800b1c0:	2140      	movs	r1, #64	; 0x40
 800b1c2:	f000 f917 	bl	800b3f4 <_malloc_r>
 800b1c6:	6028      	str	r0, [r5, #0]
 800b1c8:	6128      	str	r0, [r5, #16]
 800b1ca:	b920      	cbnz	r0, 800b1d6 <_svfiprintf_r+0x2e>
 800b1cc:	230c      	movs	r3, #12
 800b1ce:	603b      	str	r3, [r7, #0]
 800b1d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b1d4:	e0d0      	b.n	800b378 <_svfiprintf_r+0x1d0>
 800b1d6:	2340      	movs	r3, #64	; 0x40
 800b1d8:	616b      	str	r3, [r5, #20]
 800b1da:	2300      	movs	r3, #0
 800b1dc:	9309      	str	r3, [sp, #36]	; 0x24
 800b1de:	2320      	movs	r3, #32
 800b1e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1e8:	2330      	movs	r3, #48	; 0x30
 800b1ea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b390 <_svfiprintf_r+0x1e8>
 800b1ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1f2:	f04f 0901 	mov.w	r9, #1
 800b1f6:	4623      	mov	r3, r4
 800b1f8:	469a      	mov	sl, r3
 800b1fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1fe:	b10a      	cbz	r2, 800b204 <_svfiprintf_r+0x5c>
 800b200:	2a25      	cmp	r2, #37	; 0x25
 800b202:	d1f9      	bne.n	800b1f8 <_svfiprintf_r+0x50>
 800b204:	ebba 0b04 	subs.w	fp, sl, r4
 800b208:	d00b      	beq.n	800b222 <_svfiprintf_r+0x7a>
 800b20a:	465b      	mov	r3, fp
 800b20c:	4622      	mov	r2, r4
 800b20e:	4629      	mov	r1, r5
 800b210:	4638      	mov	r0, r7
 800b212:	f7ff ff6f 	bl	800b0f4 <__ssputs_r>
 800b216:	3001      	adds	r0, #1
 800b218:	f000 80a9 	beq.w	800b36e <_svfiprintf_r+0x1c6>
 800b21c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b21e:	445a      	add	r2, fp
 800b220:	9209      	str	r2, [sp, #36]	; 0x24
 800b222:	f89a 3000 	ldrb.w	r3, [sl]
 800b226:	2b00      	cmp	r3, #0
 800b228:	f000 80a1 	beq.w	800b36e <_svfiprintf_r+0x1c6>
 800b22c:	2300      	movs	r3, #0
 800b22e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b232:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b236:	f10a 0a01 	add.w	sl, sl, #1
 800b23a:	9304      	str	r3, [sp, #16]
 800b23c:	9307      	str	r3, [sp, #28]
 800b23e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b242:	931a      	str	r3, [sp, #104]	; 0x68
 800b244:	4654      	mov	r4, sl
 800b246:	2205      	movs	r2, #5
 800b248:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b24c:	4850      	ldr	r0, [pc, #320]	; (800b390 <_svfiprintf_r+0x1e8>)
 800b24e:	f7f4 ffbf 	bl	80001d0 <memchr>
 800b252:	9a04      	ldr	r2, [sp, #16]
 800b254:	b9d8      	cbnz	r0, 800b28e <_svfiprintf_r+0xe6>
 800b256:	06d0      	lsls	r0, r2, #27
 800b258:	bf44      	itt	mi
 800b25a:	2320      	movmi	r3, #32
 800b25c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b260:	0711      	lsls	r1, r2, #28
 800b262:	bf44      	itt	mi
 800b264:	232b      	movmi	r3, #43	; 0x2b
 800b266:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b26a:	f89a 3000 	ldrb.w	r3, [sl]
 800b26e:	2b2a      	cmp	r3, #42	; 0x2a
 800b270:	d015      	beq.n	800b29e <_svfiprintf_r+0xf6>
 800b272:	9a07      	ldr	r2, [sp, #28]
 800b274:	4654      	mov	r4, sl
 800b276:	2000      	movs	r0, #0
 800b278:	f04f 0c0a 	mov.w	ip, #10
 800b27c:	4621      	mov	r1, r4
 800b27e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b282:	3b30      	subs	r3, #48	; 0x30
 800b284:	2b09      	cmp	r3, #9
 800b286:	d94d      	bls.n	800b324 <_svfiprintf_r+0x17c>
 800b288:	b1b0      	cbz	r0, 800b2b8 <_svfiprintf_r+0x110>
 800b28a:	9207      	str	r2, [sp, #28]
 800b28c:	e014      	b.n	800b2b8 <_svfiprintf_r+0x110>
 800b28e:	eba0 0308 	sub.w	r3, r0, r8
 800b292:	fa09 f303 	lsl.w	r3, r9, r3
 800b296:	4313      	orrs	r3, r2
 800b298:	9304      	str	r3, [sp, #16]
 800b29a:	46a2      	mov	sl, r4
 800b29c:	e7d2      	b.n	800b244 <_svfiprintf_r+0x9c>
 800b29e:	9b03      	ldr	r3, [sp, #12]
 800b2a0:	1d19      	adds	r1, r3, #4
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	9103      	str	r1, [sp, #12]
 800b2a6:	2b00      	cmp	r3, #0
 800b2a8:	bfbb      	ittet	lt
 800b2aa:	425b      	neglt	r3, r3
 800b2ac:	f042 0202 	orrlt.w	r2, r2, #2
 800b2b0:	9307      	strge	r3, [sp, #28]
 800b2b2:	9307      	strlt	r3, [sp, #28]
 800b2b4:	bfb8      	it	lt
 800b2b6:	9204      	strlt	r2, [sp, #16]
 800b2b8:	7823      	ldrb	r3, [r4, #0]
 800b2ba:	2b2e      	cmp	r3, #46	; 0x2e
 800b2bc:	d10c      	bne.n	800b2d8 <_svfiprintf_r+0x130>
 800b2be:	7863      	ldrb	r3, [r4, #1]
 800b2c0:	2b2a      	cmp	r3, #42	; 0x2a
 800b2c2:	d134      	bne.n	800b32e <_svfiprintf_r+0x186>
 800b2c4:	9b03      	ldr	r3, [sp, #12]
 800b2c6:	1d1a      	adds	r2, r3, #4
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	9203      	str	r2, [sp, #12]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	bfb8      	it	lt
 800b2d0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b2d4:	3402      	adds	r4, #2
 800b2d6:	9305      	str	r3, [sp, #20]
 800b2d8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b3a0 <_svfiprintf_r+0x1f8>
 800b2dc:	7821      	ldrb	r1, [r4, #0]
 800b2de:	2203      	movs	r2, #3
 800b2e0:	4650      	mov	r0, sl
 800b2e2:	f7f4 ff75 	bl	80001d0 <memchr>
 800b2e6:	b138      	cbz	r0, 800b2f8 <_svfiprintf_r+0x150>
 800b2e8:	9b04      	ldr	r3, [sp, #16]
 800b2ea:	eba0 000a 	sub.w	r0, r0, sl
 800b2ee:	2240      	movs	r2, #64	; 0x40
 800b2f0:	4082      	lsls	r2, r0
 800b2f2:	4313      	orrs	r3, r2
 800b2f4:	3401      	adds	r4, #1
 800b2f6:	9304      	str	r3, [sp, #16]
 800b2f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2fc:	4825      	ldr	r0, [pc, #148]	; (800b394 <_svfiprintf_r+0x1ec>)
 800b2fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b302:	2206      	movs	r2, #6
 800b304:	f7f4 ff64 	bl	80001d0 <memchr>
 800b308:	2800      	cmp	r0, #0
 800b30a:	d038      	beq.n	800b37e <_svfiprintf_r+0x1d6>
 800b30c:	4b22      	ldr	r3, [pc, #136]	; (800b398 <_svfiprintf_r+0x1f0>)
 800b30e:	bb1b      	cbnz	r3, 800b358 <_svfiprintf_r+0x1b0>
 800b310:	9b03      	ldr	r3, [sp, #12]
 800b312:	3307      	adds	r3, #7
 800b314:	f023 0307 	bic.w	r3, r3, #7
 800b318:	3308      	adds	r3, #8
 800b31a:	9303      	str	r3, [sp, #12]
 800b31c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b31e:	4433      	add	r3, r6
 800b320:	9309      	str	r3, [sp, #36]	; 0x24
 800b322:	e768      	b.n	800b1f6 <_svfiprintf_r+0x4e>
 800b324:	fb0c 3202 	mla	r2, ip, r2, r3
 800b328:	460c      	mov	r4, r1
 800b32a:	2001      	movs	r0, #1
 800b32c:	e7a6      	b.n	800b27c <_svfiprintf_r+0xd4>
 800b32e:	2300      	movs	r3, #0
 800b330:	3401      	adds	r4, #1
 800b332:	9305      	str	r3, [sp, #20]
 800b334:	4619      	mov	r1, r3
 800b336:	f04f 0c0a 	mov.w	ip, #10
 800b33a:	4620      	mov	r0, r4
 800b33c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b340:	3a30      	subs	r2, #48	; 0x30
 800b342:	2a09      	cmp	r2, #9
 800b344:	d903      	bls.n	800b34e <_svfiprintf_r+0x1a6>
 800b346:	2b00      	cmp	r3, #0
 800b348:	d0c6      	beq.n	800b2d8 <_svfiprintf_r+0x130>
 800b34a:	9105      	str	r1, [sp, #20]
 800b34c:	e7c4      	b.n	800b2d8 <_svfiprintf_r+0x130>
 800b34e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b352:	4604      	mov	r4, r0
 800b354:	2301      	movs	r3, #1
 800b356:	e7f0      	b.n	800b33a <_svfiprintf_r+0x192>
 800b358:	ab03      	add	r3, sp, #12
 800b35a:	9300      	str	r3, [sp, #0]
 800b35c:	462a      	mov	r2, r5
 800b35e:	4b0f      	ldr	r3, [pc, #60]	; (800b39c <_svfiprintf_r+0x1f4>)
 800b360:	a904      	add	r1, sp, #16
 800b362:	4638      	mov	r0, r7
 800b364:	f7fe fb6a 	bl	8009a3c <_printf_float>
 800b368:	1c42      	adds	r2, r0, #1
 800b36a:	4606      	mov	r6, r0
 800b36c:	d1d6      	bne.n	800b31c <_svfiprintf_r+0x174>
 800b36e:	89ab      	ldrh	r3, [r5, #12]
 800b370:	065b      	lsls	r3, r3, #25
 800b372:	f53f af2d 	bmi.w	800b1d0 <_svfiprintf_r+0x28>
 800b376:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b378:	b01d      	add	sp, #116	; 0x74
 800b37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b37e:	ab03      	add	r3, sp, #12
 800b380:	9300      	str	r3, [sp, #0]
 800b382:	462a      	mov	r2, r5
 800b384:	4b05      	ldr	r3, [pc, #20]	; (800b39c <_svfiprintf_r+0x1f4>)
 800b386:	a904      	add	r1, sp, #16
 800b388:	4638      	mov	r0, r7
 800b38a:	f7fe fdfb 	bl	8009f84 <_printf_i>
 800b38e:	e7eb      	b.n	800b368 <_svfiprintf_r+0x1c0>
 800b390:	0800c801 	.word	0x0800c801
 800b394:	0800c80b 	.word	0x0800c80b
 800b398:	08009a3d 	.word	0x08009a3d
 800b39c:	0800b0f5 	.word	0x0800b0f5
 800b3a0:	0800c807 	.word	0x0800c807

0800b3a4 <malloc>:
 800b3a4:	4b02      	ldr	r3, [pc, #8]	; (800b3b0 <malloc+0xc>)
 800b3a6:	4601      	mov	r1, r0
 800b3a8:	6818      	ldr	r0, [r3, #0]
 800b3aa:	f000 b823 	b.w	800b3f4 <_malloc_r>
 800b3ae:	bf00      	nop
 800b3b0:	20000164 	.word	0x20000164

0800b3b4 <sbrk_aligned>:
 800b3b4:	b570      	push	{r4, r5, r6, lr}
 800b3b6:	4e0e      	ldr	r6, [pc, #56]	; (800b3f0 <sbrk_aligned+0x3c>)
 800b3b8:	460c      	mov	r4, r1
 800b3ba:	6831      	ldr	r1, [r6, #0]
 800b3bc:	4605      	mov	r5, r0
 800b3be:	b911      	cbnz	r1, 800b3c6 <sbrk_aligned+0x12>
 800b3c0:	f000 fd8e 	bl	800bee0 <_sbrk_r>
 800b3c4:	6030      	str	r0, [r6, #0]
 800b3c6:	4621      	mov	r1, r4
 800b3c8:	4628      	mov	r0, r5
 800b3ca:	f000 fd89 	bl	800bee0 <_sbrk_r>
 800b3ce:	1c43      	adds	r3, r0, #1
 800b3d0:	d00a      	beq.n	800b3e8 <sbrk_aligned+0x34>
 800b3d2:	1cc4      	adds	r4, r0, #3
 800b3d4:	f024 0403 	bic.w	r4, r4, #3
 800b3d8:	42a0      	cmp	r0, r4
 800b3da:	d007      	beq.n	800b3ec <sbrk_aligned+0x38>
 800b3dc:	1a21      	subs	r1, r4, r0
 800b3de:	4628      	mov	r0, r5
 800b3e0:	f000 fd7e 	bl	800bee0 <_sbrk_r>
 800b3e4:	3001      	adds	r0, #1
 800b3e6:	d101      	bne.n	800b3ec <sbrk_aligned+0x38>
 800b3e8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b3ec:	4620      	mov	r0, r4
 800b3ee:	bd70      	pop	{r4, r5, r6, pc}
 800b3f0:	200021cc 	.word	0x200021cc

0800b3f4 <_malloc_r>:
 800b3f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3f8:	1ccd      	adds	r5, r1, #3
 800b3fa:	f025 0503 	bic.w	r5, r5, #3
 800b3fe:	3508      	adds	r5, #8
 800b400:	2d0c      	cmp	r5, #12
 800b402:	bf38      	it	cc
 800b404:	250c      	movcc	r5, #12
 800b406:	2d00      	cmp	r5, #0
 800b408:	4607      	mov	r7, r0
 800b40a:	db01      	blt.n	800b410 <_malloc_r+0x1c>
 800b40c:	42a9      	cmp	r1, r5
 800b40e:	d905      	bls.n	800b41c <_malloc_r+0x28>
 800b410:	230c      	movs	r3, #12
 800b412:	603b      	str	r3, [r7, #0]
 800b414:	2600      	movs	r6, #0
 800b416:	4630      	mov	r0, r6
 800b418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b41c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b4f0 <_malloc_r+0xfc>
 800b420:	f000 f916 	bl	800b650 <__malloc_lock>
 800b424:	f8d8 3000 	ldr.w	r3, [r8]
 800b428:	461c      	mov	r4, r3
 800b42a:	bb5c      	cbnz	r4, 800b484 <_malloc_r+0x90>
 800b42c:	4629      	mov	r1, r5
 800b42e:	4638      	mov	r0, r7
 800b430:	f7ff ffc0 	bl	800b3b4 <sbrk_aligned>
 800b434:	1c43      	adds	r3, r0, #1
 800b436:	4604      	mov	r4, r0
 800b438:	d155      	bne.n	800b4e6 <_malloc_r+0xf2>
 800b43a:	f8d8 4000 	ldr.w	r4, [r8]
 800b43e:	4626      	mov	r6, r4
 800b440:	2e00      	cmp	r6, #0
 800b442:	d145      	bne.n	800b4d0 <_malloc_r+0xdc>
 800b444:	2c00      	cmp	r4, #0
 800b446:	d048      	beq.n	800b4da <_malloc_r+0xe6>
 800b448:	6823      	ldr	r3, [r4, #0]
 800b44a:	4631      	mov	r1, r6
 800b44c:	4638      	mov	r0, r7
 800b44e:	eb04 0903 	add.w	r9, r4, r3
 800b452:	f000 fd45 	bl	800bee0 <_sbrk_r>
 800b456:	4581      	cmp	r9, r0
 800b458:	d13f      	bne.n	800b4da <_malloc_r+0xe6>
 800b45a:	6821      	ldr	r1, [r4, #0]
 800b45c:	1a6d      	subs	r5, r5, r1
 800b45e:	4629      	mov	r1, r5
 800b460:	4638      	mov	r0, r7
 800b462:	f7ff ffa7 	bl	800b3b4 <sbrk_aligned>
 800b466:	3001      	adds	r0, #1
 800b468:	d037      	beq.n	800b4da <_malloc_r+0xe6>
 800b46a:	6823      	ldr	r3, [r4, #0]
 800b46c:	442b      	add	r3, r5
 800b46e:	6023      	str	r3, [r4, #0]
 800b470:	f8d8 3000 	ldr.w	r3, [r8]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d038      	beq.n	800b4ea <_malloc_r+0xf6>
 800b478:	685a      	ldr	r2, [r3, #4]
 800b47a:	42a2      	cmp	r2, r4
 800b47c:	d12b      	bne.n	800b4d6 <_malloc_r+0xe2>
 800b47e:	2200      	movs	r2, #0
 800b480:	605a      	str	r2, [r3, #4]
 800b482:	e00f      	b.n	800b4a4 <_malloc_r+0xb0>
 800b484:	6822      	ldr	r2, [r4, #0]
 800b486:	1b52      	subs	r2, r2, r5
 800b488:	d41f      	bmi.n	800b4ca <_malloc_r+0xd6>
 800b48a:	2a0b      	cmp	r2, #11
 800b48c:	d917      	bls.n	800b4be <_malloc_r+0xca>
 800b48e:	1961      	adds	r1, r4, r5
 800b490:	42a3      	cmp	r3, r4
 800b492:	6025      	str	r5, [r4, #0]
 800b494:	bf18      	it	ne
 800b496:	6059      	strne	r1, [r3, #4]
 800b498:	6863      	ldr	r3, [r4, #4]
 800b49a:	bf08      	it	eq
 800b49c:	f8c8 1000 	streq.w	r1, [r8]
 800b4a0:	5162      	str	r2, [r4, r5]
 800b4a2:	604b      	str	r3, [r1, #4]
 800b4a4:	4638      	mov	r0, r7
 800b4a6:	f104 060b 	add.w	r6, r4, #11
 800b4aa:	f000 f8d7 	bl	800b65c <__malloc_unlock>
 800b4ae:	f026 0607 	bic.w	r6, r6, #7
 800b4b2:	1d23      	adds	r3, r4, #4
 800b4b4:	1af2      	subs	r2, r6, r3
 800b4b6:	d0ae      	beq.n	800b416 <_malloc_r+0x22>
 800b4b8:	1b9b      	subs	r3, r3, r6
 800b4ba:	50a3      	str	r3, [r4, r2]
 800b4bc:	e7ab      	b.n	800b416 <_malloc_r+0x22>
 800b4be:	42a3      	cmp	r3, r4
 800b4c0:	6862      	ldr	r2, [r4, #4]
 800b4c2:	d1dd      	bne.n	800b480 <_malloc_r+0x8c>
 800b4c4:	f8c8 2000 	str.w	r2, [r8]
 800b4c8:	e7ec      	b.n	800b4a4 <_malloc_r+0xb0>
 800b4ca:	4623      	mov	r3, r4
 800b4cc:	6864      	ldr	r4, [r4, #4]
 800b4ce:	e7ac      	b.n	800b42a <_malloc_r+0x36>
 800b4d0:	4634      	mov	r4, r6
 800b4d2:	6876      	ldr	r6, [r6, #4]
 800b4d4:	e7b4      	b.n	800b440 <_malloc_r+0x4c>
 800b4d6:	4613      	mov	r3, r2
 800b4d8:	e7cc      	b.n	800b474 <_malloc_r+0x80>
 800b4da:	230c      	movs	r3, #12
 800b4dc:	603b      	str	r3, [r7, #0]
 800b4de:	4638      	mov	r0, r7
 800b4e0:	f000 f8bc 	bl	800b65c <__malloc_unlock>
 800b4e4:	e797      	b.n	800b416 <_malloc_r+0x22>
 800b4e6:	6025      	str	r5, [r4, #0]
 800b4e8:	e7dc      	b.n	800b4a4 <_malloc_r+0xb0>
 800b4ea:	605b      	str	r3, [r3, #4]
 800b4ec:	deff      	udf	#255	; 0xff
 800b4ee:	bf00      	nop
 800b4f0:	200021c8 	.word	0x200021c8

0800b4f4 <__sflush_r>:
 800b4f4:	898a      	ldrh	r2, [r1, #12]
 800b4f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4fa:	4605      	mov	r5, r0
 800b4fc:	0710      	lsls	r0, r2, #28
 800b4fe:	460c      	mov	r4, r1
 800b500:	d458      	bmi.n	800b5b4 <__sflush_r+0xc0>
 800b502:	684b      	ldr	r3, [r1, #4]
 800b504:	2b00      	cmp	r3, #0
 800b506:	dc05      	bgt.n	800b514 <__sflush_r+0x20>
 800b508:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	dc02      	bgt.n	800b514 <__sflush_r+0x20>
 800b50e:	2000      	movs	r0, #0
 800b510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b514:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b516:	2e00      	cmp	r6, #0
 800b518:	d0f9      	beq.n	800b50e <__sflush_r+0x1a>
 800b51a:	2300      	movs	r3, #0
 800b51c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b520:	682f      	ldr	r7, [r5, #0]
 800b522:	6a21      	ldr	r1, [r4, #32]
 800b524:	602b      	str	r3, [r5, #0]
 800b526:	d032      	beq.n	800b58e <__sflush_r+0x9a>
 800b528:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b52a:	89a3      	ldrh	r3, [r4, #12]
 800b52c:	075a      	lsls	r2, r3, #29
 800b52e:	d505      	bpl.n	800b53c <__sflush_r+0x48>
 800b530:	6863      	ldr	r3, [r4, #4]
 800b532:	1ac0      	subs	r0, r0, r3
 800b534:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b536:	b10b      	cbz	r3, 800b53c <__sflush_r+0x48>
 800b538:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b53a:	1ac0      	subs	r0, r0, r3
 800b53c:	2300      	movs	r3, #0
 800b53e:	4602      	mov	r2, r0
 800b540:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b542:	6a21      	ldr	r1, [r4, #32]
 800b544:	4628      	mov	r0, r5
 800b546:	47b0      	blx	r6
 800b548:	1c43      	adds	r3, r0, #1
 800b54a:	89a3      	ldrh	r3, [r4, #12]
 800b54c:	d106      	bne.n	800b55c <__sflush_r+0x68>
 800b54e:	6829      	ldr	r1, [r5, #0]
 800b550:	291d      	cmp	r1, #29
 800b552:	d82b      	bhi.n	800b5ac <__sflush_r+0xb8>
 800b554:	4a29      	ldr	r2, [pc, #164]	; (800b5fc <__sflush_r+0x108>)
 800b556:	410a      	asrs	r2, r1
 800b558:	07d6      	lsls	r6, r2, #31
 800b55a:	d427      	bmi.n	800b5ac <__sflush_r+0xb8>
 800b55c:	2200      	movs	r2, #0
 800b55e:	6062      	str	r2, [r4, #4]
 800b560:	04d9      	lsls	r1, r3, #19
 800b562:	6922      	ldr	r2, [r4, #16]
 800b564:	6022      	str	r2, [r4, #0]
 800b566:	d504      	bpl.n	800b572 <__sflush_r+0x7e>
 800b568:	1c42      	adds	r2, r0, #1
 800b56a:	d101      	bne.n	800b570 <__sflush_r+0x7c>
 800b56c:	682b      	ldr	r3, [r5, #0]
 800b56e:	b903      	cbnz	r3, 800b572 <__sflush_r+0x7e>
 800b570:	6560      	str	r0, [r4, #84]	; 0x54
 800b572:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b574:	602f      	str	r7, [r5, #0]
 800b576:	2900      	cmp	r1, #0
 800b578:	d0c9      	beq.n	800b50e <__sflush_r+0x1a>
 800b57a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b57e:	4299      	cmp	r1, r3
 800b580:	d002      	beq.n	800b588 <__sflush_r+0x94>
 800b582:	4628      	mov	r0, r5
 800b584:	f000 fd10 	bl	800bfa8 <_free_r>
 800b588:	2000      	movs	r0, #0
 800b58a:	6360      	str	r0, [r4, #52]	; 0x34
 800b58c:	e7c0      	b.n	800b510 <__sflush_r+0x1c>
 800b58e:	2301      	movs	r3, #1
 800b590:	4628      	mov	r0, r5
 800b592:	47b0      	blx	r6
 800b594:	1c41      	adds	r1, r0, #1
 800b596:	d1c8      	bne.n	800b52a <__sflush_r+0x36>
 800b598:	682b      	ldr	r3, [r5, #0]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d0c5      	beq.n	800b52a <__sflush_r+0x36>
 800b59e:	2b1d      	cmp	r3, #29
 800b5a0:	d001      	beq.n	800b5a6 <__sflush_r+0xb2>
 800b5a2:	2b16      	cmp	r3, #22
 800b5a4:	d101      	bne.n	800b5aa <__sflush_r+0xb6>
 800b5a6:	602f      	str	r7, [r5, #0]
 800b5a8:	e7b1      	b.n	800b50e <__sflush_r+0x1a>
 800b5aa:	89a3      	ldrh	r3, [r4, #12]
 800b5ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5b0:	81a3      	strh	r3, [r4, #12]
 800b5b2:	e7ad      	b.n	800b510 <__sflush_r+0x1c>
 800b5b4:	690f      	ldr	r7, [r1, #16]
 800b5b6:	2f00      	cmp	r7, #0
 800b5b8:	d0a9      	beq.n	800b50e <__sflush_r+0x1a>
 800b5ba:	0793      	lsls	r3, r2, #30
 800b5bc:	680e      	ldr	r6, [r1, #0]
 800b5be:	bf08      	it	eq
 800b5c0:	694b      	ldreq	r3, [r1, #20]
 800b5c2:	600f      	str	r7, [r1, #0]
 800b5c4:	bf18      	it	ne
 800b5c6:	2300      	movne	r3, #0
 800b5c8:	eba6 0807 	sub.w	r8, r6, r7
 800b5cc:	608b      	str	r3, [r1, #8]
 800b5ce:	f1b8 0f00 	cmp.w	r8, #0
 800b5d2:	dd9c      	ble.n	800b50e <__sflush_r+0x1a>
 800b5d4:	6a21      	ldr	r1, [r4, #32]
 800b5d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b5d8:	4643      	mov	r3, r8
 800b5da:	463a      	mov	r2, r7
 800b5dc:	4628      	mov	r0, r5
 800b5de:	47b0      	blx	r6
 800b5e0:	2800      	cmp	r0, #0
 800b5e2:	dc06      	bgt.n	800b5f2 <__sflush_r+0xfe>
 800b5e4:	89a3      	ldrh	r3, [r4, #12]
 800b5e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5ea:	81a3      	strh	r3, [r4, #12]
 800b5ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5f0:	e78e      	b.n	800b510 <__sflush_r+0x1c>
 800b5f2:	4407      	add	r7, r0
 800b5f4:	eba8 0800 	sub.w	r8, r8, r0
 800b5f8:	e7e9      	b.n	800b5ce <__sflush_r+0xda>
 800b5fa:	bf00      	nop
 800b5fc:	dfbffffe 	.word	0xdfbffffe

0800b600 <_fflush_r>:
 800b600:	b538      	push	{r3, r4, r5, lr}
 800b602:	690b      	ldr	r3, [r1, #16]
 800b604:	4605      	mov	r5, r0
 800b606:	460c      	mov	r4, r1
 800b608:	b913      	cbnz	r3, 800b610 <_fflush_r+0x10>
 800b60a:	2500      	movs	r5, #0
 800b60c:	4628      	mov	r0, r5
 800b60e:	bd38      	pop	{r3, r4, r5, pc}
 800b610:	b118      	cbz	r0, 800b61a <_fflush_r+0x1a>
 800b612:	6a03      	ldr	r3, [r0, #32]
 800b614:	b90b      	cbnz	r3, 800b61a <_fflush_r+0x1a>
 800b616:	f7fe fe83 	bl	800a320 <__sinit>
 800b61a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d0f3      	beq.n	800b60a <_fflush_r+0xa>
 800b622:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b624:	07d0      	lsls	r0, r2, #31
 800b626:	d404      	bmi.n	800b632 <_fflush_r+0x32>
 800b628:	0599      	lsls	r1, r3, #22
 800b62a:	d402      	bmi.n	800b632 <_fflush_r+0x32>
 800b62c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b62e:	f7fe fee4 	bl	800a3fa <__retarget_lock_acquire_recursive>
 800b632:	4628      	mov	r0, r5
 800b634:	4621      	mov	r1, r4
 800b636:	f7ff ff5d 	bl	800b4f4 <__sflush_r>
 800b63a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b63c:	07da      	lsls	r2, r3, #31
 800b63e:	4605      	mov	r5, r0
 800b640:	d4e4      	bmi.n	800b60c <_fflush_r+0xc>
 800b642:	89a3      	ldrh	r3, [r4, #12]
 800b644:	059b      	lsls	r3, r3, #22
 800b646:	d4e1      	bmi.n	800b60c <_fflush_r+0xc>
 800b648:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b64a:	f7fe fed7 	bl	800a3fc <__retarget_lock_release_recursive>
 800b64e:	e7dd      	b.n	800b60c <_fflush_r+0xc>

0800b650 <__malloc_lock>:
 800b650:	4801      	ldr	r0, [pc, #4]	; (800b658 <__malloc_lock+0x8>)
 800b652:	f7fe bed2 	b.w	800a3fa <__retarget_lock_acquire_recursive>
 800b656:	bf00      	nop
 800b658:	200021c4 	.word	0x200021c4

0800b65c <__malloc_unlock>:
 800b65c:	4801      	ldr	r0, [pc, #4]	; (800b664 <__malloc_unlock+0x8>)
 800b65e:	f7fe becd 	b.w	800a3fc <__retarget_lock_release_recursive>
 800b662:	bf00      	nop
 800b664:	200021c4 	.word	0x200021c4

0800b668 <_Balloc>:
 800b668:	b570      	push	{r4, r5, r6, lr}
 800b66a:	69c6      	ldr	r6, [r0, #28]
 800b66c:	4604      	mov	r4, r0
 800b66e:	460d      	mov	r5, r1
 800b670:	b976      	cbnz	r6, 800b690 <_Balloc+0x28>
 800b672:	2010      	movs	r0, #16
 800b674:	f7ff fe96 	bl	800b3a4 <malloc>
 800b678:	4602      	mov	r2, r0
 800b67a:	61e0      	str	r0, [r4, #28]
 800b67c:	b920      	cbnz	r0, 800b688 <_Balloc+0x20>
 800b67e:	4b18      	ldr	r3, [pc, #96]	; (800b6e0 <_Balloc+0x78>)
 800b680:	4818      	ldr	r0, [pc, #96]	; (800b6e4 <_Balloc+0x7c>)
 800b682:	216b      	movs	r1, #107	; 0x6b
 800b684:	f000 fc5c 	bl	800bf40 <__assert_func>
 800b688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b68c:	6006      	str	r6, [r0, #0]
 800b68e:	60c6      	str	r6, [r0, #12]
 800b690:	69e6      	ldr	r6, [r4, #28]
 800b692:	68f3      	ldr	r3, [r6, #12]
 800b694:	b183      	cbz	r3, 800b6b8 <_Balloc+0x50>
 800b696:	69e3      	ldr	r3, [r4, #28]
 800b698:	68db      	ldr	r3, [r3, #12]
 800b69a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b69e:	b9b8      	cbnz	r0, 800b6d0 <_Balloc+0x68>
 800b6a0:	2101      	movs	r1, #1
 800b6a2:	fa01 f605 	lsl.w	r6, r1, r5
 800b6a6:	1d72      	adds	r2, r6, #5
 800b6a8:	0092      	lsls	r2, r2, #2
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f000 fc66 	bl	800bf7c <_calloc_r>
 800b6b0:	b160      	cbz	r0, 800b6cc <_Balloc+0x64>
 800b6b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b6b6:	e00e      	b.n	800b6d6 <_Balloc+0x6e>
 800b6b8:	2221      	movs	r2, #33	; 0x21
 800b6ba:	2104      	movs	r1, #4
 800b6bc:	4620      	mov	r0, r4
 800b6be:	f000 fc5d 	bl	800bf7c <_calloc_r>
 800b6c2:	69e3      	ldr	r3, [r4, #28]
 800b6c4:	60f0      	str	r0, [r6, #12]
 800b6c6:	68db      	ldr	r3, [r3, #12]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d1e4      	bne.n	800b696 <_Balloc+0x2e>
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	bd70      	pop	{r4, r5, r6, pc}
 800b6d0:	6802      	ldr	r2, [r0, #0]
 800b6d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b6dc:	e7f7      	b.n	800b6ce <_Balloc+0x66>
 800b6de:	bf00      	nop
 800b6e0:	0800c781 	.word	0x0800c781
 800b6e4:	0800c812 	.word	0x0800c812

0800b6e8 <_Bfree>:
 800b6e8:	b570      	push	{r4, r5, r6, lr}
 800b6ea:	69c6      	ldr	r6, [r0, #28]
 800b6ec:	4605      	mov	r5, r0
 800b6ee:	460c      	mov	r4, r1
 800b6f0:	b976      	cbnz	r6, 800b710 <_Bfree+0x28>
 800b6f2:	2010      	movs	r0, #16
 800b6f4:	f7ff fe56 	bl	800b3a4 <malloc>
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	61e8      	str	r0, [r5, #28]
 800b6fc:	b920      	cbnz	r0, 800b708 <_Bfree+0x20>
 800b6fe:	4b09      	ldr	r3, [pc, #36]	; (800b724 <_Bfree+0x3c>)
 800b700:	4809      	ldr	r0, [pc, #36]	; (800b728 <_Bfree+0x40>)
 800b702:	218f      	movs	r1, #143	; 0x8f
 800b704:	f000 fc1c 	bl	800bf40 <__assert_func>
 800b708:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b70c:	6006      	str	r6, [r0, #0]
 800b70e:	60c6      	str	r6, [r0, #12]
 800b710:	b13c      	cbz	r4, 800b722 <_Bfree+0x3a>
 800b712:	69eb      	ldr	r3, [r5, #28]
 800b714:	6862      	ldr	r2, [r4, #4]
 800b716:	68db      	ldr	r3, [r3, #12]
 800b718:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b71c:	6021      	str	r1, [r4, #0]
 800b71e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b722:	bd70      	pop	{r4, r5, r6, pc}
 800b724:	0800c781 	.word	0x0800c781
 800b728:	0800c812 	.word	0x0800c812

0800b72c <__multadd>:
 800b72c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b730:	690d      	ldr	r5, [r1, #16]
 800b732:	4607      	mov	r7, r0
 800b734:	460c      	mov	r4, r1
 800b736:	461e      	mov	r6, r3
 800b738:	f101 0c14 	add.w	ip, r1, #20
 800b73c:	2000      	movs	r0, #0
 800b73e:	f8dc 3000 	ldr.w	r3, [ip]
 800b742:	b299      	uxth	r1, r3
 800b744:	fb02 6101 	mla	r1, r2, r1, r6
 800b748:	0c1e      	lsrs	r6, r3, #16
 800b74a:	0c0b      	lsrs	r3, r1, #16
 800b74c:	fb02 3306 	mla	r3, r2, r6, r3
 800b750:	b289      	uxth	r1, r1
 800b752:	3001      	adds	r0, #1
 800b754:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b758:	4285      	cmp	r5, r0
 800b75a:	f84c 1b04 	str.w	r1, [ip], #4
 800b75e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b762:	dcec      	bgt.n	800b73e <__multadd+0x12>
 800b764:	b30e      	cbz	r6, 800b7aa <__multadd+0x7e>
 800b766:	68a3      	ldr	r3, [r4, #8]
 800b768:	42ab      	cmp	r3, r5
 800b76a:	dc19      	bgt.n	800b7a0 <__multadd+0x74>
 800b76c:	6861      	ldr	r1, [r4, #4]
 800b76e:	4638      	mov	r0, r7
 800b770:	3101      	adds	r1, #1
 800b772:	f7ff ff79 	bl	800b668 <_Balloc>
 800b776:	4680      	mov	r8, r0
 800b778:	b928      	cbnz	r0, 800b786 <__multadd+0x5a>
 800b77a:	4602      	mov	r2, r0
 800b77c:	4b0c      	ldr	r3, [pc, #48]	; (800b7b0 <__multadd+0x84>)
 800b77e:	480d      	ldr	r0, [pc, #52]	; (800b7b4 <__multadd+0x88>)
 800b780:	21ba      	movs	r1, #186	; 0xba
 800b782:	f000 fbdd 	bl	800bf40 <__assert_func>
 800b786:	6922      	ldr	r2, [r4, #16]
 800b788:	3202      	adds	r2, #2
 800b78a:	f104 010c 	add.w	r1, r4, #12
 800b78e:	0092      	lsls	r2, r2, #2
 800b790:	300c      	adds	r0, #12
 800b792:	f000 fbc7 	bl	800bf24 <memcpy>
 800b796:	4621      	mov	r1, r4
 800b798:	4638      	mov	r0, r7
 800b79a:	f7ff ffa5 	bl	800b6e8 <_Bfree>
 800b79e:	4644      	mov	r4, r8
 800b7a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b7a4:	3501      	adds	r5, #1
 800b7a6:	615e      	str	r6, [r3, #20]
 800b7a8:	6125      	str	r5, [r4, #16]
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7b0:	0800c7f0 	.word	0x0800c7f0
 800b7b4:	0800c812 	.word	0x0800c812

0800b7b8 <__hi0bits>:
 800b7b8:	0c03      	lsrs	r3, r0, #16
 800b7ba:	041b      	lsls	r3, r3, #16
 800b7bc:	b9d3      	cbnz	r3, 800b7f4 <__hi0bits+0x3c>
 800b7be:	0400      	lsls	r0, r0, #16
 800b7c0:	2310      	movs	r3, #16
 800b7c2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b7c6:	bf04      	itt	eq
 800b7c8:	0200      	lsleq	r0, r0, #8
 800b7ca:	3308      	addeq	r3, #8
 800b7cc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b7d0:	bf04      	itt	eq
 800b7d2:	0100      	lsleq	r0, r0, #4
 800b7d4:	3304      	addeq	r3, #4
 800b7d6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b7da:	bf04      	itt	eq
 800b7dc:	0080      	lsleq	r0, r0, #2
 800b7de:	3302      	addeq	r3, #2
 800b7e0:	2800      	cmp	r0, #0
 800b7e2:	db05      	blt.n	800b7f0 <__hi0bits+0x38>
 800b7e4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b7e8:	f103 0301 	add.w	r3, r3, #1
 800b7ec:	bf08      	it	eq
 800b7ee:	2320      	moveq	r3, #32
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	4770      	bx	lr
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	e7e4      	b.n	800b7c2 <__hi0bits+0xa>

0800b7f8 <__lo0bits>:
 800b7f8:	6803      	ldr	r3, [r0, #0]
 800b7fa:	f013 0207 	ands.w	r2, r3, #7
 800b7fe:	d00c      	beq.n	800b81a <__lo0bits+0x22>
 800b800:	07d9      	lsls	r1, r3, #31
 800b802:	d422      	bmi.n	800b84a <__lo0bits+0x52>
 800b804:	079a      	lsls	r2, r3, #30
 800b806:	bf49      	itett	mi
 800b808:	085b      	lsrmi	r3, r3, #1
 800b80a:	089b      	lsrpl	r3, r3, #2
 800b80c:	6003      	strmi	r3, [r0, #0]
 800b80e:	2201      	movmi	r2, #1
 800b810:	bf5c      	itt	pl
 800b812:	6003      	strpl	r3, [r0, #0]
 800b814:	2202      	movpl	r2, #2
 800b816:	4610      	mov	r0, r2
 800b818:	4770      	bx	lr
 800b81a:	b299      	uxth	r1, r3
 800b81c:	b909      	cbnz	r1, 800b822 <__lo0bits+0x2a>
 800b81e:	0c1b      	lsrs	r3, r3, #16
 800b820:	2210      	movs	r2, #16
 800b822:	b2d9      	uxtb	r1, r3
 800b824:	b909      	cbnz	r1, 800b82a <__lo0bits+0x32>
 800b826:	3208      	adds	r2, #8
 800b828:	0a1b      	lsrs	r3, r3, #8
 800b82a:	0719      	lsls	r1, r3, #28
 800b82c:	bf04      	itt	eq
 800b82e:	091b      	lsreq	r3, r3, #4
 800b830:	3204      	addeq	r2, #4
 800b832:	0799      	lsls	r1, r3, #30
 800b834:	bf04      	itt	eq
 800b836:	089b      	lsreq	r3, r3, #2
 800b838:	3202      	addeq	r2, #2
 800b83a:	07d9      	lsls	r1, r3, #31
 800b83c:	d403      	bmi.n	800b846 <__lo0bits+0x4e>
 800b83e:	085b      	lsrs	r3, r3, #1
 800b840:	f102 0201 	add.w	r2, r2, #1
 800b844:	d003      	beq.n	800b84e <__lo0bits+0x56>
 800b846:	6003      	str	r3, [r0, #0]
 800b848:	e7e5      	b.n	800b816 <__lo0bits+0x1e>
 800b84a:	2200      	movs	r2, #0
 800b84c:	e7e3      	b.n	800b816 <__lo0bits+0x1e>
 800b84e:	2220      	movs	r2, #32
 800b850:	e7e1      	b.n	800b816 <__lo0bits+0x1e>
	...

0800b854 <__i2b>:
 800b854:	b510      	push	{r4, lr}
 800b856:	460c      	mov	r4, r1
 800b858:	2101      	movs	r1, #1
 800b85a:	f7ff ff05 	bl	800b668 <_Balloc>
 800b85e:	4602      	mov	r2, r0
 800b860:	b928      	cbnz	r0, 800b86e <__i2b+0x1a>
 800b862:	4b05      	ldr	r3, [pc, #20]	; (800b878 <__i2b+0x24>)
 800b864:	4805      	ldr	r0, [pc, #20]	; (800b87c <__i2b+0x28>)
 800b866:	f240 1145 	movw	r1, #325	; 0x145
 800b86a:	f000 fb69 	bl	800bf40 <__assert_func>
 800b86e:	2301      	movs	r3, #1
 800b870:	6144      	str	r4, [r0, #20]
 800b872:	6103      	str	r3, [r0, #16]
 800b874:	bd10      	pop	{r4, pc}
 800b876:	bf00      	nop
 800b878:	0800c7f0 	.word	0x0800c7f0
 800b87c:	0800c812 	.word	0x0800c812

0800b880 <__multiply>:
 800b880:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b884:	4691      	mov	r9, r2
 800b886:	690a      	ldr	r2, [r1, #16]
 800b888:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b88c:	429a      	cmp	r2, r3
 800b88e:	bfb8      	it	lt
 800b890:	460b      	movlt	r3, r1
 800b892:	460c      	mov	r4, r1
 800b894:	bfbc      	itt	lt
 800b896:	464c      	movlt	r4, r9
 800b898:	4699      	movlt	r9, r3
 800b89a:	6927      	ldr	r7, [r4, #16]
 800b89c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b8a0:	68a3      	ldr	r3, [r4, #8]
 800b8a2:	6861      	ldr	r1, [r4, #4]
 800b8a4:	eb07 060a 	add.w	r6, r7, sl
 800b8a8:	42b3      	cmp	r3, r6
 800b8aa:	b085      	sub	sp, #20
 800b8ac:	bfb8      	it	lt
 800b8ae:	3101      	addlt	r1, #1
 800b8b0:	f7ff feda 	bl	800b668 <_Balloc>
 800b8b4:	b930      	cbnz	r0, 800b8c4 <__multiply+0x44>
 800b8b6:	4602      	mov	r2, r0
 800b8b8:	4b44      	ldr	r3, [pc, #272]	; (800b9cc <__multiply+0x14c>)
 800b8ba:	4845      	ldr	r0, [pc, #276]	; (800b9d0 <__multiply+0x150>)
 800b8bc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b8c0:	f000 fb3e 	bl	800bf40 <__assert_func>
 800b8c4:	f100 0514 	add.w	r5, r0, #20
 800b8c8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b8cc:	462b      	mov	r3, r5
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	4543      	cmp	r3, r8
 800b8d2:	d321      	bcc.n	800b918 <__multiply+0x98>
 800b8d4:	f104 0314 	add.w	r3, r4, #20
 800b8d8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b8dc:	f109 0314 	add.w	r3, r9, #20
 800b8e0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b8e4:	9202      	str	r2, [sp, #8]
 800b8e6:	1b3a      	subs	r2, r7, r4
 800b8e8:	3a15      	subs	r2, #21
 800b8ea:	f022 0203 	bic.w	r2, r2, #3
 800b8ee:	3204      	adds	r2, #4
 800b8f0:	f104 0115 	add.w	r1, r4, #21
 800b8f4:	428f      	cmp	r7, r1
 800b8f6:	bf38      	it	cc
 800b8f8:	2204      	movcc	r2, #4
 800b8fa:	9201      	str	r2, [sp, #4]
 800b8fc:	9a02      	ldr	r2, [sp, #8]
 800b8fe:	9303      	str	r3, [sp, #12]
 800b900:	429a      	cmp	r2, r3
 800b902:	d80c      	bhi.n	800b91e <__multiply+0x9e>
 800b904:	2e00      	cmp	r6, #0
 800b906:	dd03      	ble.n	800b910 <__multiply+0x90>
 800b908:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d05b      	beq.n	800b9c8 <__multiply+0x148>
 800b910:	6106      	str	r6, [r0, #16]
 800b912:	b005      	add	sp, #20
 800b914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b918:	f843 2b04 	str.w	r2, [r3], #4
 800b91c:	e7d8      	b.n	800b8d0 <__multiply+0x50>
 800b91e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b922:	f1ba 0f00 	cmp.w	sl, #0
 800b926:	d024      	beq.n	800b972 <__multiply+0xf2>
 800b928:	f104 0e14 	add.w	lr, r4, #20
 800b92c:	46a9      	mov	r9, r5
 800b92e:	f04f 0c00 	mov.w	ip, #0
 800b932:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b936:	f8d9 1000 	ldr.w	r1, [r9]
 800b93a:	fa1f fb82 	uxth.w	fp, r2
 800b93e:	b289      	uxth	r1, r1
 800b940:	fb0a 110b 	mla	r1, sl, fp, r1
 800b944:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b948:	f8d9 2000 	ldr.w	r2, [r9]
 800b94c:	4461      	add	r1, ip
 800b94e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b952:	fb0a c20b 	mla	r2, sl, fp, ip
 800b956:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b95a:	b289      	uxth	r1, r1
 800b95c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b960:	4577      	cmp	r7, lr
 800b962:	f849 1b04 	str.w	r1, [r9], #4
 800b966:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b96a:	d8e2      	bhi.n	800b932 <__multiply+0xb2>
 800b96c:	9a01      	ldr	r2, [sp, #4]
 800b96e:	f845 c002 	str.w	ip, [r5, r2]
 800b972:	9a03      	ldr	r2, [sp, #12]
 800b974:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b978:	3304      	adds	r3, #4
 800b97a:	f1b9 0f00 	cmp.w	r9, #0
 800b97e:	d021      	beq.n	800b9c4 <__multiply+0x144>
 800b980:	6829      	ldr	r1, [r5, #0]
 800b982:	f104 0c14 	add.w	ip, r4, #20
 800b986:	46ae      	mov	lr, r5
 800b988:	f04f 0a00 	mov.w	sl, #0
 800b98c:	f8bc b000 	ldrh.w	fp, [ip]
 800b990:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b994:	fb09 220b 	mla	r2, r9, fp, r2
 800b998:	4452      	add	r2, sl
 800b99a:	b289      	uxth	r1, r1
 800b99c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b9a0:	f84e 1b04 	str.w	r1, [lr], #4
 800b9a4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b9a8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b9ac:	f8be 1000 	ldrh.w	r1, [lr]
 800b9b0:	fb09 110a 	mla	r1, r9, sl, r1
 800b9b4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b9b8:	4567      	cmp	r7, ip
 800b9ba:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b9be:	d8e5      	bhi.n	800b98c <__multiply+0x10c>
 800b9c0:	9a01      	ldr	r2, [sp, #4]
 800b9c2:	50a9      	str	r1, [r5, r2]
 800b9c4:	3504      	adds	r5, #4
 800b9c6:	e799      	b.n	800b8fc <__multiply+0x7c>
 800b9c8:	3e01      	subs	r6, #1
 800b9ca:	e79b      	b.n	800b904 <__multiply+0x84>
 800b9cc:	0800c7f0 	.word	0x0800c7f0
 800b9d0:	0800c812 	.word	0x0800c812

0800b9d4 <__pow5mult>:
 800b9d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9d8:	4615      	mov	r5, r2
 800b9da:	f012 0203 	ands.w	r2, r2, #3
 800b9de:	4606      	mov	r6, r0
 800b9e0:	460f      	mov	r7, r1
 800b9e2:	d007      	beq.n	800b9f4 <__pow5mult+0x20>
 800b9e4:	4c25      	ldr	r4, [pc, #148]	; (800ba7c <__pow5mult+0xa8>)
 800b9e6:	3a01      	subs	r2, #1
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b9ee:	f7ff fe9d 	bl	800b72c <__multadd>
 800b9f2:	4607      	mov	r7, r0
 800b9f4:	10ad      	asrs	r5, r5, #2
 800b9f6:	d03d      	beq.n	800ba74 <__pow5mult+0xa0>
 800b9f8:	69f4      	ldr	r4, [r6, #28]
 800b9fa:	b97c      	cbnz	r4, 800ba1c <__pow5mult+0x48>
 800b9fc:	2010      	movs	r0, #16
 800b9fe:	f7ff fcd1 	bl	800b3a4 <malloc>
 800ba02:	4602      	mov	r2, r0
 800ba04:	61f0      	str	r0, [r6, #28]
 800ba06:	b928      	cbnz	r0, 800ba14 <__pow5mult+0x40>
 800ba08:	4b1d      	ldr	r3, [pc, #116]	; (800ba80 <__pow5mult+0xac>)
 800ba0a:	481e      	ldr	r0, [pc, #120]	; (800ba84 <__pow5mult+0xb0>)
 800ba0c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ba10:	f000 fa96 	bl	800bf40 <__assert_func>
 800ba14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ba18:	6004      	str	r4, [r0, #0]
 800ba1a:	60c4      	str	r4, [r0, #12]
 800ba1c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ba20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ba24:	b94c      	cbnz	r4, 800ba3a <__pow5mult+0x66>
 800ba26:	f240 2171 	movw	r1, #625	; 0x271
 800ba2a:	4630      	mov	r0, r6
 800ba2c:	f7ff ff12 	bl	800b854 <__i2b>
 800ba30:	2300      	movs	r3, #0
 800ba32:	f8c8 0008 	str.w	r0, [r8, #8]
 800ba36:	4604      	mov	r4, r0
 800ba38:	6003      	str	r3, [r0, #0]
 800ba3a:	f04f 0900 	mov.w	r9, #0
 800ba3e:	07eb      	lsls	r3, r5, #31
 800ba40:	d50a      	bpl.n	800ba58 <__pow5mult+0x84>
 800ba42:	4639      	mov	r1, r7
 800ba44:	4622      	mov	r2, r4
 800ba46:	4630      	mov	r0, r6
 800ba48:	f7ff ff1a 	bl	800b880 <__multiply>
 800ba4c:	4639      	mov	r1, r7
 800ba4e:	4680      	mov	r8, r0
 800ba50:	4630      	mov	r0, r6
 800ba52:	f7ff fe49 	bl	800b6e8 <_Bfree>
 800ba56:	4647      	mov	r7, r8
 800ba58:	106d      	asrs	r5, r5, #1
 800ba5a:	d00b      	beq.n	800ba74 <__pow5mult+0xa0>
 800ba5c:	6820      	ldr	r0, [r4, #0]
 800ba5e:	b938      	cbnz	r0, 800ba70 <__pow5mult+0x9c>
 800ba60:	4622      	mov	r2, r4
 800ba62:	4621      	mov	r1, r4
 800ba64:	4630      	mov	r0, r6
 800ba66:	f7ff ff0b 	bl	800b880 <__multiply>
 800ba6a:	6020      	str	r0, [r4, #0]
 800ba6c:	f8c0 9000 	str.w	r9, [r0]
 800ba70:	4604      	mov	r4, r0
 800ba72:	e7e4      	b.n	800ba3e <__pow5mult+0x6a>
 800ba74:	4638      	mov	r0, r7
 800ba76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba7a:	bf00      	nop
 800ba7c:	0800c960 	.word	0x0800c960
 800ba80:	0800c781 	.word	0x0800c781
 800ba84:	0800c812 	.word	0x0800c812

0800ba88 <__lshift>:
 800ba88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba8c:	460c      	mov	r4, r1
 800ba8e:	6849      	ldr	r1, [r1, #4]
 800ba90:	6923      	ldr	r3, [r4, #16]
 800ba92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba96:	68a3      	ldr	r3, [r4, #8]
 800ba98:	4607      	mov	r7, r0
 800ba9a:	4691      	mov	r9, r2
 800ba9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800baa0:	f108 0601 	add.w	r6, r8, #1
 800baa4:	42b3      	cmp	r3, r6
 800baa6:	db0b      	blt.n	800bac0 <__lshift+0x38>
 800baa8:	4638      	mov	r0, r7
 800baaa:	f7ff fddd 	bl	800b668 <_Balloc>
 800baae:	4605      	mov	r5, r0
 800bab0:	b948      	cbnz	r0, 800bac6 <__lshift+0x3e>
 800bab2:	4602      	mov	r2, r0
 800bab4:	4b28      	ldr	r3, [pc, #160]	; (800bb58 <__lshift+0xd0>)
 800bab6:	4829      	ldr	r0, [pc, #164]	; (800bb5c <__lshift+0xd4>)
 800bab8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800babc:	f000 fa40 	bl	800bf40 <__assert_func>
 800bac0:	3101      	adds	r1, #1
 800bac2:	005b      	lsls	r3, r3, #1
 800bac4:	e7ee      	b.n	800baa4 <__lshift+0x1c>
 800bac6:	2300      	movs	r3, #0
 800bac8:	f100 0114 	add.w	r1, r0, #20
 800bacc:	f100 0210 	add.w	r2, r0, #16
 800bad0:	4618      	mov	r0, r3
 800bad2:	4553      	cmp	r3, sl
 800bad4:	db33      	blt.n	800bb3e <__lshift+0xb6>
 800bad6:	6920      	ldr	r0, [r4, #16]
 800bad8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800badc:	f104 0314 	add.w	r3, r4, #20
 800bae0:	f019 091f 	ands.w	r9, r9, #31
 800bae4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bae8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800baec:	d02b      	beq.n	800bb46 <__lshift+0xbe>
 800baee:	f1c9 0e20 	rsb	lr, r9, #32
 800baf2:	468a      	mov	sl, r1
 800baf4:	2200      	movs	r2, #0
 800baf6:	6818      	ldr	r0, [r3, #0]
 800baf8:	fa00 f009 	lsl.w	r0, r0, r9
 800bafc:	4310      	orrs	r0, r2
 800bafe:	f84a 0b04 	str.w	r0, [sl], #4
 800bb02:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb06:	459c      	cmp	ip, r3
 800bb08:	fa22 f20e 	lsr.w	r2, r2, lr
 800bb0c:	d8f3      	bhi.n	800baf6 <__lshift+0x6e>
 800bb0e:	ebac 0304 	sub.w	r3, ip, r4
 800bb12:	3b15      	subs	r3, #21
 800bb14:	f023 0303 	bic.w	r3, r3, #3
 800bb18:	3304      	adds	r3, #4
 800bb1a:	f104 0015 	add.w	r0, r4, #21
 800bb1e:	4584      	cmp	ip, r0
 800bb20:	bf38      	it	cc
 800bb22:	2304      	movcc	r3, #4
 800bb24:	50ca      	str	r2, [r1, r3]
 800bb26:	b10a      	cbz	r2, 800bb2c <__lshift+0xa4>
 800bb28:	f108 0602 	add.w	r6, r8, #2
 800bb2c:	3e01      	subs	r6, #1
 800bb2e:	4638      	mov	r0, r7
 800bb30:	612e      	str	r6, [r5, #16]
 800bb32:	4621      	mov	r1, r4
 800bb34:	f7ff fdd8 	bl	800b6e8 <_Bfree>
 800bb38:	4628      	mov	r0, r5
 800bb3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb3e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bb42:	3301      	adds	r3, #1
 800bb44:	e7c5      	b.n	800bad2 <__lshift+0x4a>
 800bb46:	3904      	subs	r1, #4
 800bb48:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb4c:	f841 2f04 	str.w	r2, [r1, #4]!
 800bb50:	459c      	cmp	ip, r3
 800bb52:	d8f9      	bhi.n	800bb48 <__lshift+0xc0>
 800bb54:	e7ea      	b.n	800bb2c <__lshift+0xa4>
 800bb56:	bf00      	nop
 800bb58:	0800c7f0 	.word	0x0800c7f0
 800bb5c:	0800c812 	.word	0x0800c812

0800bb60 <__mcmp>:
 800bb60:	b530      	push	{r4, r5, lr}
 800bb62:	6902      	ldr	r2, [r0, #16]
 800bb64:	690c      	ldr	r4, [r1, #16]
 800bb66:	1b12      	subs	r2, r2, r4
 800bb68:	d10e      	bne.n	800bb88 <__mcmp+0x28>
 800bb6a:	f100 0314 	add.w	r3, r0, #20
 800bb6e:	3114      	adds	r1, #20
 800bb70:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bb74:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bb78:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bb7c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bb80:	42a5      	cmp	r5, r4
 800bb82:	d003      	beq.n	800bb8c <__mcmp+0x2c>
 800bb84:	d305      	bcc.n	800bb92 <__mcmp+0x32>
 800bb86:	2201      	movs	r2, #1
 800bb88:	4610      	mov	r0, r2
 800bb8a:	bd30      	pop	{r4, r5, pc}
 800bb8c:	4283      	cmp	r3, r0
 800bb8e:	d3f3      	bcc.n	800bb78 <__mcmp+0x18>
 800bb90:	e7fa      	b.n	800bb88 <__mcmp+0x28>
 800bb92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb96:	e7f7      	b.n	800bb88 <__mcmp+0x28>

0800bb98 <__mdiff>:
 800bb98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb9c:	460c      	mov	r4, r1
 800bb9e:	4606      	mov	r6, r0
 800bba0:	4611      	mov	r1, r2
 800bba2:	4620      	mov	r0, r4
 800bba4:	4690      	mov	r8, r2
 800bba6:	f7ff ffdb 	bl	800bb60 <__mcmp>
 800bbaa:	1e05      	subs	r5, r0, #0
 800bbac:	d110      	bne.n	800bbd0 <__mdiff+0x38>
 800bbae:	4629      	mov	r1, r5
 800bbb0:	4630      	mov	r0, r6
 800bbb2:	f7ff fd59 	bl	800b668 <_Balloc>
 800bbb6:	b930      	cbnz	r0, 800bbc6 <__mdiff+0x2e>
 800bbb8:	4b3a      	ldr	r3, [pc, #232]	; (800bca4 <__mdiff+0x10c>)
 800bbba:	4602      	mov	r2, r0
 800bbbc:	f240 2137 	movw	r1, #567	; 0x237
 800bbc0:	4839      	ldr	r0, [pc, #228]	; (800bca8 <__mdiff+0x110>)
 800bbc2:	f000 f9bd 	bl	800bf40 <__assert_func>
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bbcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbd0:	bfa4      	itt	ge
 800bbd2:	4643      	movge	r3, r8
 800bbd4:	46a0      	movge	r8, r4
 800bbd6:	4630      	mov	r0, r6
 800bbd8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bbdc:	bfa6      	itte	ge
 800bbde:	461c      	movge	r4, r3
 800bbe0:	2500      	movge	r5, #0
 800bbe2:	2501      	movlt	r5, #1
 800bbe4:	f7ff fd40 	bl	800b668 <_Balloc>
 800bbe8:	b920      	cbnz	r0, 800bbf4 <__mdiff+0x5c>
 800bbea:	4b2e      	ldr	r3, [pc, #184]	; (800bca4 <__mdiff+0x10c>)
 800bbec:	4602      	mov	r2, r0
 800bbee:	f240 2145 	movw	r1, #581	; 0x245
 800bbf2:	e7e5      	b.n	800bbc0 <__mdiff+0x28>
 800bbf4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bbf8:	6926      	ldr	r6, [r4, #16]
 800bbfa:	60c5      	str	r5, [r0, #12]
 800bbfc:	f104 0914 	add.w	r9, r4, #20
 800bc00:	f108 0514 	add.w	r5, r8, #20
 800bc04:	f100 0e14 	add.w	lr, r0, #20
 800bc08:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bc0c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bc10:	f108 0210 	add.w	r2, r8, #16
 800bc14:	46f2      	mov	sl, lr
 800bc16:	2100      	movs	r1, #0
 800bc18:	f859 3b04 	ldr.w	r3, [r9], #4
 800bc1c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bc20:	fa11 f88b 	uxtah	r8, r1, fp
 800bc24:	b299      	uxth	r1, r3
 800bc26:	0c1b      	lsrs	r3, r3, #16
 800bc28:	eba8 0801 	sub.w	r8, r8, r1
 800bc2c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bc30:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bc34:	fa1f f888 	uxth.w	r8, r8
 800bc38:	1419      	asrs	r1, r3, #16
 800bc3a:	454e      	cmp	r6, r9
 800bc3c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bc40:	f84a 3b04 	str.w	r3, [sl], #4
 800bc44:	d8e8      	bhi.n	800bc18 <__mdiff+0x80>
 800bc46:	1b33      	subs	r3, r6, r4
 800bc48:	3b15      	subs	r3, #21
 800bc4a:	f023 0303 	bic.w	r3, r3, #3
 800bc4e:	3304      	adds	r3, #4
 800bc50:	3415      	adds	r4, #21
 800bc52:	42a6      	cmp	r6, r4
 800bc54:	bf38      	it	cc
 800bc56:	2304      	movcc	r3, #4
 800bc58:	441d      	add	r5, r3
 800bc5a:	4473      	add	r3, lr
 800bc5c:	469e      	mov	lr, r3
 800bc5e:	462e      	mov	r6, r5
 800bc60:	4566      	cmp	r6, ip
 800bc62:	d30e      	bcc.n	800bc82 <__mdiff+0xea>
 800bc64:	f10c 0203 	add.w	r2, ip, #3
 800bc68:	1b52      	subs	r2, r2, r5
 800bc6a:	f022 0203 	bic.w	r2, r2, #3
 800bc6e:	3d03      	subs	r5, #3
 800bc70:	45ac      	cmp	ip, r5
 800bc72:	bf38      	it	cc
 800bc74:	2200      	movcc	r2, #0
 800bc76:	4413      	add	r3, r2
 800bc78:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bc7c:	b17a      	cbz	r2, 800bc9e <__mdiff+0x106>
 800bc7e:	6107      	str	r7, [r0, #16]
 800bc80:	e7a4      	b.n	800bbcc <__mdiff+0x34>
 800bc82:	f856 8b04 	ldr.w	r8, [r6], #4
 800bc86:	fa11 f288 	uxtah	r2, r1, r8
 800bc8a:	1414      	asrs	r4, r2, #16
 800bc8c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bc90:	b292      	uxth	r2, r2
 800bc92:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bc96:	f84e 2b04 	str.w	r2, [lr], #4
 800bc9a:	1421      	asrs	r1, r4, #16
 800bc9c:	e7e0      	b.n	800bc60 <__mdiff+0xc8>
 800bc9e:	3f01      	subs	r7, #1
 800bca0:	e7ea      	b.n	800bc78 <__mdiff+0xe0>
 800bca2:	bf00      	nop
 800bca4:	0800c7f0 	.word	0x0800c7f0
 800bca8:	0800c812 	.word	0x0800c812

0800bcac <__d2b>:
 800bcac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bcb0:	460f      	mov	r7, r1
 800bcb2:	2101      	movs	r1, #1
 800bcb4:	ec59 8b10 	vmov	r8, r9, d0
 800bcb8:	4616      	mov	r6, r2
 800bcba:	f7ff fcd5 	bl	800b668 <_Balloc>
 800bcbe:	4604      	mov	r4, r0
 800bcc0:	b930      	cbnz	r0, 800bcd0 <__d2b+0x24>
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	4b24      	ldr	r3, [pc, #144]	; (800bd58 <__d2b+0xac>)
 800bcc6:	4825      	ldr	r0, [pc, #148]	; (800bd5c <__d2b+0xb0>)
 800bcc8:	f240 310f 	movw	r1, #783	; 0x30f
 800bccc:	f000 f938 	bl	800bf40 <__assert_func>
 800bcd0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bcd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bcd8:	bb2d      	cbnz	r5, 800bd26 <__d2b+0x7a>
 800bcda:	9301      	str	r3, [sp, #4]
 800bcdc:	f1b8 0300 	subs.w	r3, r8, #0
 800bce0:	d026      	beq.n	800bd30 <__d2b+0x84>
 800bce2:	4668      	mov	r0, sp
 800bce4:	9300      	str	r3, [sp, #0]
 800bce6:	f7ff fd87 	bl	800b7f8 <__lo0bits>
 800bcea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bcee:	b1e8      	cbz	r0, 800bd2c <__d2b+0x80>
 800bcf0:	f1c0 0320 	rsb	r3, r0, #32
 800bcf4:	fa02 f303 	lsl.w	r3, r2, r3
 800bcf8:	430b      	orrs	r3, r1
 800bcfa:	40c2      	lsrs	r2, r0
 800bcfc:	6163      	str	r3, [r4, #20]
 800bcfe:	9201      	str	r2, [sp, #4]
 800bd00:	9b01      	ldr	r3, [sp, #4]
 800bd02:	61a3      	str	r3, [r4, #24]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	bf14      	ite	ne
 800bd08:	2202      	movne	r2, #2
 800bd0a:	2201      	moveq	r2, #1
 800bd0c:	6122      	str	r2, [r4, #16]
 800bd0e:	b1bd      	cbz	r5, 800bd40 <__d2b+0x94>
 800bd10:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bd14:	4405      	add	r5, r0
 800bd16:	603d      	str	r5, [r7, #0]
 800bd18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bd1c:	6030      	str	r0, [r6, #0]
 800bd1e:	4620      	mov	r0, r4
 800bd20:	b003      	add	sp, #12
 800bd22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd2a:	e7d6      	b.n	800bcda <__d2b+0x2e>
 800bd2c:	6161      	str	r1, [r4, #20]
 800bd2e:	e7e7      	b.n	800bd00 <__d2b+0x54>
 800bd30:	a801      	add	r0, sp, #4
 800bd32:	f7ff fd61 	bl	800b7f8 <__lo0bits>
 800bd36:	9b01      	ldr	r3, [sp, #4]
 800bd38:	6163      	str	r3, [r4, #20]
 800bd3a:	3020      	adds	r0, #32
 800bd3c:	2201      	movs	r2, #1
 800bd3e:	e7e5      	b.n	800bd0c <__d2b+0x60>
 800bd40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bd44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bd48:	6038      	str	r0, [r7, #0]
 800bd4a:	6918      	ldr	r0, [r3, #16]
 800bd4c:	f7ff fd34 	bl	800b7b8 <__hi0bits>
 800bd50:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bd54:	e7e2      	b.n	800bd1c <__d2b+0x70>
 800bd56:	bf00      	nop
 800bd58:	0800c7f0 	.word	0x0800c7f0
 800bd5c:	0800c812 	.word	0x0800c812

0800bd60 <__sread>:
 800bd60:	b510      	push	{r4, lr}
 800bd62:	460c      	mov	r4, r1
 800bd64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd68:	f000 f8a8 	bl	800bebc <_read_r>
 800bd6c:	2800      	cmp	r0, #0
 800bd6e:	bfab      	itete	ge
 800bd70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bd72:	89a3      	ldrhlt	r3, [r4, #12]
 800bd74:	181b      	addge	r3, r3, r0
 800bd76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bd7a:	bfac      	ite	ge
 800bd7c:	6563      	strge	r3, [r4, #84]	; 0x54
 800bd7e:	81a3      	strhlt	r3, [r4, #12]
 800bd80:	bd10      	pop	{r4, pc}

0800bd82 <__swrite>:
 800bd82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd86:	461f      	mov	r7, r3
 800bd88:	898b      	ldrh	r3, [r1, #12]
 800bd8a:	05db      	lsls	r3, r3, #23
 800bd8c:	4605      	mov	r5, r0
 800bd8e:	460c      	mov	r4, r1
 800bd90:	4616      	mov	r6, r2
 800bd92:	d505      	bpl.n	800bda0 <__swrite+0x1e>
 800bd94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd98:	2302      	movs	r3, #2
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	f000 f87c 	bl	800be98 <_lseek_r>
 800bda0:	89a3      	ldrh	r3, [r4, #12]
 800bda2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bda6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bdaa:	81a3      	strh	r3, [r4, #12]
 800bdac:	4632      	mov	r2, r6
 800bdae:	463b      	mov	r3, r7
 800bdb0:	4628      	mov	r0, r5
 800bdb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bdb6:	f000 b8a3 	b.w	800bf00 <_write_r>

0800bdba <__sseek>:
 800bdba:	b510      	push	{r4, lr}
 800bdbc:	460c      	mov	r4, r1
 800bdbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdc2:	f000 f869 	bl	800be98 <_lseek_r>
 800bdc6:	1c43      	adds	r3, r0, #1
 800bdc8:	89a3      	ldrh	r3, [r4, #12]
 800bdca:	bf15      	itete	ne
 800bdcc:	6560      	strne	r0, [r4, #84]	; 0x54
 800bdce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bdd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bdd6:	81a3      	strheq	r3, [r4, #12]
 800bdd8:	bf18      	it	ne
 800bdda:	81a3      	strhne	r3, [r4, #12]
 800bddc:	bd10      	pop	{r4, pc}

0800bdde <__sclose>:
 800bdde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bde2:	f000 b849 	b.w	800be78 <_close_r>

0800bde6 <_realloc_r>:
 800bde6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdea:	4680      	mov	r8, r0
 800bdec:	4614      	mov	r4, r2
 800bdee:	460e      	mov	r6, r1
 800bdf0:	b921      	cbnz	r1, 800bdfc <_realloc_r+0x16>
 800bdf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bdf6:	4611      	mov	r1, r2
 800bdf8:	f7ff bafc 	b.w	800b3f4 <_malloc_r>
 800bdfc:	b92a      	cbnz	r2, 800be0a <_realloc_r+0x24>
 800bdfe:	f000 f8d3 	bl	800bfa8 <_free_r>
 800be02:	4625      	mov	r5, r4
 800be04:	4628      	mov	r0, r5
 800be06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be0a:	f000 f92b 	bl	800c064 <_malloc_usable_size_r>
 800be0e:	4284      	cmp	r4, r0
 800be10:	4607      	mov	r7, r0
 800be12:	d802      	bhi.n	800be1a <_realloc_r+0x34>
 800be14:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be18:	d812      	bhi.n	800be40 <_realloc_r+0x5a>
 800be1a:	4621      	mov	r1, r4
 800be1c:	4640      	mov	r0, r8
 800be1e:	f7ff fae9 	bl	800b3f4 <_malloc_r>
 800be22:	4605      	mov	r5, r0
 800be24:	2800      	cmp	r0, #0
 800be26:	d0ed      	beq.n	800be04 <_realloc_r+0x1e>
 800be28:	42bc      	cmp	r4, r7
 800be2a:	4622      	mov	r2, r4
 800be2c:	4631      	mov	r1, r6
 800be2e:	bf28      	it	cs
 800be30:	463a      	movcs	r2, r7
 800be32:	f000 f877 	bl	800bf24 <memcpy>
 800be36:	4631      	mov	r1, r6
 800be38:	4640      	mov	r0, r8
 800be3a:	f000 f8b5 	bl	800bfa8 <_free_r>
 800be3e:	e7e1      	b.n	800be04 <_realloc_r+0x1e>
 800be40:	4635      	mov	r5, r6
 800be42:	e7df      	b.n	800be04 <_realloc_r+0x1e>

0800be44 <memmove>:
 800be44:	4288      	cmp	r0, r1
 800be46:	b510      	push	{r4, lr}
 800be48:	eb01 0402 	add.w	r4, r1, r2
 800be4c:	d902      	bls.n	800be54 <memmove+0x10>
 800be4e:	4284      	cmp	r4, r0
 800be50:	4623      	mov	r3, r4
 800be52:	d807      	bhi.n	800be64 <memmove+0x20>
 800be54:	1e43      	subs	r3, r0, #1
 800be56:	42a1      	cmp	r1, r4
 800be58:	d008      	beq.n	800be6c <memmove+0x28>
 800be5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be62:	e7f8      	b.n	800be56 <memmove+0x12>
 800be64:	4402      	add	r2, r0
 800be66:	4601      	mov	r1, r0
 800be68:	428a      	cmp	r2, r1
 800be6a:	d100      	bne.n	800be6e <memmove+0x2a>
 800be6c:	bd10      	pop	{r4, pc}
 800be6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be76:	e7f7      	b.n	800be68 <memmove+0x24>

0800be78 <_close_r>:
 800be78:	b538      	push	{r3, r4, r5, lr}
 800be7a:	4d06      	ldr	r5, [pc, #24]	; (800be94 <_close_r+0x1c>)
 800be7c:	2300      	movs	r3, #0
 800be7e:	4604      	mov	r4, r0
 800be80:	4608      	mov	r0, r1
 800be82:	602b      	str	r3, [r5, #0]
 800be84:	f7f5 fe21 	bl	8001aca <_close>
 800be88:	1c43      	adds	r3, r0, #1
 800be8a:	d102      	bne.n	800be92 <_close_r+0x1a>
 800be8c:	682b      	ldr	r3, [r5, #0]
 800be8e:	b103      	cbz	r3, 800be92 <_close_r+0x1a>
 800be90:	6023      	str	r3, [r4, #0]
 800be92:	bd38      	pop	{r3, r4, r5, pc}
 800be94:	200021d0 	.word	0x200021d0

0800be98 <_lseek_r>:
 800be98:	b538      	push	{r3, r4, r5, lr}
 800be9a:	4d07      	ldr	r5, [pc, #28]	; (800beb8 <_lseek_r+0x20>)
 800be9c:	4604      	mov	r4, r0
 800be9e:	4608      	mov	r0, r1
 800bea0:	4611      	mov	r1, r2
 800bea2:	2200      	movs	r2, #0
 800bea4:	602a      	str	r2, [r5, #0]
 800bea6:	461a      	mov	r2, r3
 800bea8:	f7f5 fe36 	bl	8001b18 <_lseek>
 800beac:	1c43      	adds	r3, r0, #1
 800beae:	d102      	bne.n	800beb6 <_lseek_r+0x1e>
 800beb0:	682b      	ldr	r3, [r5, #0]
 800beb2:	b103      	cbz	r3, 800beb6 <_lseek_r+0x1e>
 800beb4:	6023      	str	r3, [r4, #0]
 800beb6:	bd38      	pop	{r3, r4, r5, pc}
 800beb8:	200021d0 	.word	0x200021d0

0800bebc <_read_r>:
 800bebc:	b538      	push	{r3, r4, r5, lr}
 800bebe:	4d07      	ldr	r5, [pc, #28]	; (800bedc <_read_r+0x20>)
 800bec0:	4604      	mov	r4, r0
 800bec2:	4608      	mov	r0, r1
 800bec4:	4611      	mov	r1, r2
 800bec6:	2200      	movs	r2, #0
 800bec8:	602a      	str	r2, [r5, #0]
 800beca:	461a      	mov	r2, r3
 800becc:	f7f5 fdc4 	bl	8001a58 <_read>
 800bed0:	1c43      	adds	r3, r0, #1
 800bed2:	d102      	bne.n	800beda <_read_r+0x1e>
 800bed4:	682b      	ldr	r3, [r5, #0]
 800bed6:	b103      	cbz	r3, 800beda <_read_r+0x1e>
 800bed8:	6023      	str	r3, [r4, #0]
 800beda:	bd38      	pop	{r3, r4, r5, pc}
 800bedc:	200021d0 	.word	0x200021d0

0800bee0 <_sbrk_r>:
 800bee0:	b538      	push	{r3, r4, r5, lr}
 800bee2:	4d06      	ldr	r5, [pc, #24]	; (800befc <_sbrk_r+0x1c>)
 800bee4:	2300      	movs	r3, #0
 800bee6:	4604      	mov	r4, r0
 800bee8:	4608      	mov	r0, r1
 800beea:	602b      	str	r3, [r5, #0]
 800beec:	f7f5 fe22 	bl	8001b34 <_sbrk>
 800bef0:	1c43      	adds	r3, r0, #1
 800bef2:	d102      	bne.n	800befa <_sbrk_r+0x1a>
 800bef4:	682b      	ldr	r3, [r5, #0]
 800bef6:	b103      	cbz	r3, 800befa <_sbrk_r+0x1a>
 800bef8:	6023      	str	r3, [r4, #0]
 800befa:	bd38      	pop	{r3, r4, r5, pc}
 800befc:	200021d0 	.word	0x200021d0

0800bf00 <_write_r>:
 800bf00:	b538      	push	{r3, r4, r5, lr}
 800bf02:	4d07      	ldr	r5, [pc, #28]	; (800bf20 <_write_r+0x20>)
 800bf04:	4604      	mov	r4, r0
 800bf06:	4608      	mov	r0, r1
 800bf08:	4611      	mov	r1, r2
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	602a      	str	r2, [r5, #0]
 800bf0e:	461a      	mov	r2, r3
 800bf10:	f7f5 fdbf 	bl	8001a92 <_write>
 800bf14:	1c43      	adds	r3, r0, #1
 800bf16:	d102      	bne.n	800bf1e <_write_r+0x1e>
 800bf18:	682b      	ldr	r3, [r5, #0]
 800bf1a:	b103      	cbz	r3, 800bf1e <_write_r+0x1e>
 800bf1c:	6023      	str	r3, [r4, #0]
 800bf1e:	bd38      	pop	{r3, r4, r5, pc}
 800bf20:	200021d0 	.word	0x200021d0

0800bf24 <memcpy>:
 800bf24:	440a      	add	r2, r1
 800bf26:	4291      	cmp	r1, r2
 800bf28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bf2c:	d100      	bne.n	800bf30 <memcpy+0xc>
 800bf2e:	4770      	bx	lr
 800bf30:	b510      	push	{r4, lr}
 800bf32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf3a:	4291      	cmp	r1, r2
 800bf3c:	d1f9      	bne.n	800bf32 <memcpy+0xe>
 800bf3e:	bd10      	pop	{r4, pc}

0800bf40 <__assert_func>:
 800bf40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf42:	4614      	mov	r4, r2
 800bf44:	461a      	mov	r2, r3
 800bf46:	4b09      	ldr	r3, [pc, #36]	; (800bf6c <__assert_func+0x2c>)
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	4605      	mov	r5, r0
 800bf4c:	68d8      	ldr	r0, [r3, #12]
 800bf4e:	b14c      	cbz	r4, 800bf64 <__assert_func+0x24>
 800bf50:	4b07      	ldr	r3, [pc, #28]	; (800bf70 <__assert_func+0x30>)
 800bf52:	9100      	str	r1, [sp, #0]
 800bf54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf58:	4906      	ldr	r1, [pc, #24]	; (800bf74 <__assert_func+0x34>)
 800bf5a:	462b      	mov	r3, r5
 800bf5c:	f000 f88a 	bl	800c074 <fiprintf>
 800bf60:	f000 f8a7 	bl	800c0b2 <abort>
 800bf64:	4b04      	ldr	r3, [pc, #16]	; (800bf78 <__assert_func+0x38>)
 800bf66:	461c      	mov	r4, r3
 800bf68:	e7f3      	b.n	800bf52 <__assert_func+0x12>
 800bf6a:	bf00      	nop
 800bf6c:	20000164 	.word	0x20000164
 800bf70:	0800ca77 	.word	0x0800ca77
 800bf74:	0800ca84 	.word	0x0800ca84
 800bf78:	0800cab2 	.word	0x0800cab2

0800bf7c <_calloc_r>:
 800bf7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bf7e:	fba1 2402 	umull	r2, r4, r1, r2
 800bf82:	b94c      	cbnz	r4, 800bf98 <_calloc_r+0x1c>
 800bf84:	4611      	mov	r1, r2
 800bf86:	9201      	str	r2, [sp, #4]
 800bf88:	f7ff fa34 	bl	800b3f4 <_malloc_r>
 800bf8c:	9a01      	ldr	r2, [sp, #4]
 800bf8e:	4605      	mov	r5, r0
 800bf90:	b930      	cbnz	r0, 800bfa0 <_calloc_r+0x24>
 800bf92:	4628      	mov	r0, r5
 800bf94:	b003      	add	sp, #12
 800bf96:	bd30      	pop	{r4, r5, pc}
 800bf98:	220c      	movs	r2, #12
 800bf9a:	6002      	str	r2, [r0, #0]
 800bf9c:	2500      	movs	r5, #0
 800bf9e:	e7f8      	b.n	800bf92 <_calloc_r+0x16>
 800bfa0:	4621      	mov	r1, r4
 800bfa2:	f7fe f9f3 	bl	800a38c <memset>
 800bfa6:	e7f4      	b.n	800bf92 <_calloc_r+0x16>

0800bfa8 <_free_r>:
 800bfa8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bfaa:	2900      	cmp	r1, #0
 800bfac:	d044      	beq.n	800c038 <_free_r+0x90>
 800bfae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfb2:	9001      	str	r0, [sp, #4]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	f1a1 0404 	sub.w	r4, r1, #4
 800bfba:	bfb8      	it	lt
 800bfbc:	18e4      	addlt	r4, r4, r3
 800bfbe:	f7ff fb47 	bl	800b650 <__malloc_lock>
 800bfc2:	4a1e      	ldr	r2, [pc, #120]	; (800c03c <_free_r+0x94>)
 800bfc4:	9801      	ldr	r0, [sp, #4]
 800bfc6:	6813      	ldr	r3, [r2, #0]
 800bfc8:	b933      	cbnz	r3, 800bfd8 <_free_r+0x30>
 800bfca:	6063      	str	r3, [r4, #4]
 800bfcc:	6014      	str	r4, [r2, #0]
 800bfce:	b003      	add	sp, #12
 800bfd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bfd4:	f7ff bb42 	b.w	800b65c <__malloc_unlock>
 800bfd8:	42a3      	cmp	r3, r4
 800bfda:	d908      	bls.n	800bfee <_free_r+0x46>
 800bfdc:	6825      	ldr	r5, [r4, #0]
 800bfde:	1961      	adds	r1, r4, r5
 800bfe0:	428b      	cmp	r3, r1
 800bfe2:	bf01      	itttt	eq
 800bfe4:	6819      	ldreq	r1, [r3, #0]
 800bfe6:	685b      	ldreq	r3, [r3, #4]
 800bfe8:	1949      	addeq	r1, r1, r5
 800bfea:	6021      	streq	r1, [r4, #0]
 800bfec:	e7ed      	b.n	800bfca <_free_r+0x22>
 800bfee:	461a      	mov	r2, r3
 800bff0:	685b      	ldr	r3, [r3, #4]
 800bff2:	b10b      	cbz	r3, 800bff8 <_free_r+0x50>
 800bff4:	42a3      	cmp	r3, r4
 800bff6:	d9fa      	bls.n	800bfee <_free_r+0x46>
 800bff8:	6811      	ldr	r1, [r2, #0]
 800bffa:	1855      	adds	r5, r2, r1
 800bffc:	42a5      	cmp	r5, r4
 800bffe:	d10b      	bne.n	800c018 <_free_r+0x70>
 800c000:	6824      	ldr	r4, [r4, #0]
 800c002:	4421      	add	r1, r4
 800c004:	1854      	adds	r4, r2, r1
 800c006:	42a3      	cmp	r3, r4
 800c008:	6011      	str	r1, [r2, #0]
 800c00a:	d1e0      	bne.n	800bfce <_free_r+0x26>
 800c00c:	681c      	ldr	r4, [r3, #0]
 800c00e:	685b      	ldr	r3, [r3, #4]
 800c010:	6053      	str	r3, [r2, #4]
 800c012:	440c      	add	r4, r1
 800c014:	6014      	str	r4, [r2, #0]
 800c016:	e7da      	b.n	800bfce <_free_r+0x26>
 800c018:	d902      	bls.n	800c020 <_free_r+0x78>
 800c01a:	230c      	movs	r3, #12
 800c01c:	6003      	str	r3, [r0, #0]
 800c01e:	e7d6      	b.n	800bfce <_free_r+0x26>
 800c020:	6825      	ldr	r5, [r4, #0]
 800c022:	1961      	adds	r1, r4, r5
 800c024:	428b      	cmp	r3, r1
 800c026:	bf04      	itt	eq
 800c028:	6819      	ldreq	r1, [r3, #0]
 800c02a:	685b      	ldreq	r3, [r3, #4]
 800c02c:	6063      	str	r3, [r4, #4]
 800c02e:	bf04      	itt	eq
 800c030:	1949      	addeq	r1, r1, r5
 800c032:	6021      	streq	r1, [r4, #0]
 800c034:	6054      	str	r4, [r2, #4]
 800c036:	e7ca      	b.n	800bfce <_free_r+0x26>
 800c038:	b003      	add	sp, #12
 800c03a:	bd30      	pop	{r4, r5, pc}
 800c03c:	200021c8 	.word	0x200021c8

0800c040 <__ascii_mbtowc>:
 800c040:	b082      	sub	sp, #8
 800c042:	b901      	cbnz	r1, 800c046 <__ascii_mbtowc+0x6>
 800c044:	a901      	add	r1, sp, #4
 800c046:	b142      	cbz	r2, 800c05a <__ascii_mbtowc+0x1a>
 800c048:	b14b      	cbz	r3, 800c05e <__ascii_mbtowc+0x1e>
 800c04a:	7813      	ldrb	r3, [r2, #0]
 800c04c:	600b      	str	r3, [r1, #0]
 800c04e:	7812      	ldrb	r2, [r2, #0]
 800c050:	1e10      	subs	r0, r2, #0
 800c052:	bf18      	it	ne
 800c054:	2001      	movne	r0, #1
 800c056:	b002      	add	sp, #8
 800c058:	4770      	bx	lr
 800c05a:	4610      	mov	r0, r2
 800c05c:	e7fb      	b.n	800c056 <__ascii_mbtowc+0x16>
 800c05e:	f06f 0001 	mvn.w	r0, #1
 800c062:	e7f8      	b.n	800c056 <__ascii_mbtowc+0x16>

0800c064 <_malloc_usable_size_r>:
 800c064:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c068:	1f18      	subs	r0, r3, #4
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	bfbc      	itt	lt
 800c06e:	580b      	ldrlt	r3, [r1, r0]
 800c070:	18c0      	addlt	r0, r0, r3
 800c072:	4770      	bx	lr

0800c074 <fiprintf>:
 800c074:	b40e      	push	{r1, r2, r3}
 800c076:	b503      	push	{r0, r1, lr}
 800c078:	4601      	mov	r1, r0
 800c07a:	ab03      	add	r3, sp, #12
 800c07c:	4805      	ldr	r0, [pc, #20]	; (800c094 <fiprintf+0x20>)
 800c07e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c082:	6800      	ldr	r0, [r0, #0]
 800c084:	9301      	str	r3, [sp, #4]
 800c086:	f000 f845 	bl	800c114 <_vfiprintf_r>
 800c08a:	b002      	add	sp, #8
 800c08c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c090:	b003      	add	sp, #12
 800c092:	4770      	bx	lr
 800c094:	20000164 	.word	0x20000164

0800c098 <__ascii_wctomb>:
 800c098:	b149      	cbz	r1, 800c0ae <__ascii_wctomb+0x16>
 800c09a:	2aff      	cmp	r2, #255	; 0xff
 800c09c:	bf85      	ittet	hi
 800c09e:	238a      	movhi	r3, #138	; 0x8a
 800c0a0:	6003      	strhi	r3, [r0, #0]
 800c0a2:	700a      	strbls	r2, [r1, #0]
 800c0a4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800c0a8:	bf98      	it	ls
 800c0aa:	2001      	movls	r0, #1
 800c0ac:	4770      	bx	lr
 800c0ae:	4608      	mov	r0, r1
 800c0b0:	4770      	bx	lr

0800c0b2 <abort>:
 800c0b2:	b508      	push	{r3, lr}
 800c0b4:	2006      	movs	r0, #6
 800c0b6:	f000 fa89 	bl	800c5cc <raise>
 800c0ba:	2001      	movs	r0, #1
 800c0bc:	f7f5 fcc2 	bl	8001a44 <_exit>

0800c0c0 <__sfputc_r>:
 800c0c0:	6893      	ldr	r3, [r2, #8]
 800c0c2:	3b01      	subs	r3, #1
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	b410      	push	{r4}
 800c0c8:	6093      	str	r3, [r2, #8]
 800c0ca:	da08      	bge.n	800c0de <__sfputc_r+0x1e>
 800c0cc:	6994      	ldr	r4, [r2, #24]
 800c0ce:	42a3      	cmp	r3, r4
 800c0d0:	db01      	blt.n	800c0d6 <__sfputc_r+0x16>
 800c0d2:	290a      	cmp	r1, #10
 800c0d4:	d103      	bne.n	800c0de <__sfputc_r+0x1e>
 800c0d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0da:	f000 b935 	b.w	800c348 <__swbuf_r>
 800c0de:	6813      	ldr	r3, [r2, #0]
 800c0e0:	1c58      	adds	r0, r3, #1
 800c0e2:	6010      	str	r0, [r2, #0]
 800c0e4:	7019      	strb	r1, [r3, #0]
 800c0e6:	4608      	mov	r0, r1
 800c0e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0ec:	4770      	bx	lr

0800c0ee <__sfputs_r>:
 800c0ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0f0:	4606      	mov	r6, r0
 800c0f2:	460f      	mov	r7, r1
 800c0f4:	4614      	mov	r4, r2
 800c0f6:	18d5      	adds	r5, r2, r3
 800c0f8:	42ac      	cmp	r4, r5
 800c0fa:	d101      	bne.n	800c100 <__sfputs_r+0x12>
 800c0fc:	2000      	movs	r0, #0
 800c0fe:	e007      	b.n	800c110 <__sfputs_r+0x22>
 800c100:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c104:	463a      	mov	r2, r7
 800c106:	4630      	mov	r0, r6
 800c108:	f7ff ffda 	bl	800c0c0 <__sfputc_r>
 800c10c:	1c43      	adds	r3, r0, #1
 800c10e:	d1f3      	bne.n	800c0f8 <__sfputs_r+0xa>
 800c110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c114 <_vfiprintf_r>:
 800c114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c118:	460d      	mov	r5, r1
 800c11a:	b09d      	sub	sp, #116	; 0x74
 800c11c:	4614      	mov	r4, r2
 800c11e:	4698      	mov	r8, r3
 800c120:	4606      	mov	r6, r0
 800c122:	b118      	cbz	r0, 800c12c <_vfiprintf_r+0x18>
 800c124:	6a03      	ldr	r3, [r0, #32]
 800c126:	b90b      	cbnz	r3, 800c12c <_vfiprintf_r+0x18>
 800c128:	f7fe f8fa 	bl	800a320 <__sinit>
 800c12c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c12e:	07d9      	lsls	r1, r3, #31
 800c130:	d405      	bmi.n	800c13e <_vfiprintf_r+0x2a>
 800c132:	89ab      	ldrh	r3, [r5, #12]
 800c134:	059a      	lsls	r2, r3, #22
 800c136:	d402      	bmi.n	800c13e <_vfiprintf_r+0x2a>
 800c138:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c13a:	f7fe f95e 	bl	800a3fa <__retarget_lock_acquire_recursive>
 800c13e:	89ab      	ldrh	r3, [r5, #12]
 800c140:	071b      	lsls	r3, r3, #28
 800c142:	d501      	bpl.n	800c148 <_vfiprintf_r+0x34>
 800c144:	692b      	ldr	r3, [r5, #16]
 800c146:	b99b      	cbnz	r3, 800c170 <_vfiprintf_r+0x5c>
 800c148:	4629      	mov	r1, r5
 800c14a:	4630      	mov	r0, r6
 800c14c:	f000 f93a 	bl	800c3c4 <__swsetup_r>
 800c150:	b170      	cbz	r0, 800c170 <_vfiprintf_r+0x5c>
 800c152:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c154:	07dc      	lsls	r4, r3, #31
 800c156:	d504      	bpl.n	800c162 <_vfiprintf_r+0x4e>
 800c158:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c15c:	b01d      	add	sp, #116	; 0x74
 800c15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c162:	89ab      	ldrh	r3, [r5, #12]
 800c164:	0598      	lsls	r0, r3, #22
 800c166:	d4f7      	bmi.n	800c158 <_vfiprintf_r+0x44>
 800c168:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c16a:	f7fe f947 	bl	800a3fc <__retarget_lock_release_recursive>
 800c16e:	e7f3      	b.n	800c158 <_vfiprintf_r+0x44>
 800c170:	2300      	movs	r3, #0
 800c172:	9309      	str	r3, [sp, #36]	; 0x24
 800c174:	2320      	movs	r3, #32
 800c176:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c17a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c17e:	2330      	movs	r3, #48	; 0x30
 800c180:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c334 <_vfiprintf_r+0x220>
 800c184:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c188:	f04f 0901 	mov.w	r9, #1
 800c18c:	4623      	mov	r3, r4
 800c18e:	469a      	mov	sl, r3
 800c190:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c194:	b10a      	cbz	r2, 800c19a <_vfiprintf_r+0x86>
 800c196:	2a25      	cmp	r2, #37	; 0x25
 800c198:	d1f9      	bne.n	800c18e <_vfiprintf_r+0x7a>
 800c19a:	ebba 0b04 	subs.w	fp, sl, r4
 800c19e:	d00b      	beq.n	800c1b8 <_vfiprintf_r+0xa4>
 800c1a0:	465b      	mov	r3, fp
 800c1a2:	4622      	mov	r2, r4
 800c1a4:	4629      	mov	r1, r5
 800c1a6:	4630      	mov	r0, r6
 800c1a8:	f7ff ffa1 	bl	800c0ee <__sfputs_r>
 800c1ac:	3001      	adds	r0, #1
 800c1ae:	f000 80a9 	beq.w	800c304 <_vfiprintf_r+0x1f0>
 800c1b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1b4:	445a      	add	r2, fp
 800c1b6:	9209      	str	r2, [sp, #36]	; 0x24
 800c1b8:	f89a 3000 	ldrb.w	r3, [sl]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	f000 80a1 	beq.w	800c304 <_vfiprintf_r+0x1f0>
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c1c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1cc:	f10a 0a01 	add.w	sl, sl, #1
 800c1d0:	9304      	str	r3, [sp, #16]
 800c1d2:	9307      	str	r3, [sp, #28]
 800c1d4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c1d8:	931a      	str	r3, [sp, #104]	; 0x68
 800c1da:	4654      	mov	r4, sl
 800c1dc:	2205      	movs	r2, #5
 800c1de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1e2:	4854      	ldr	r0, [pc, #336]	; (800c334 <_vfiprintf_r+0x220>)
 800c1e4:	f7f3 fff4 	bl	80001d0 <memchr>
 800c1e8:	9a04      	ldr	r2, [sp, #16]
 800c1ea:	b9d8      	cbnz	r0, 800c224 <_vfiprintf_r+0x110>
 800c1ec:	06d1      	lsls	r1, r2, #27
 800c1ee:	bf44      	itt	mi
 800c1f0:	2320      	movmi	r3, #32
 800c1f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c1f6:	0713      	lsls	r3, r2, #28
 800c1f8:	bf44      	itt	mi
 800c1fa:	232b      	movmi	r3, #43	; 0x2b
 800c1fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c200:	f89a 3000 	ldrb.w	r3, [sl]
 800c204:	2b2a      	cmp	r3, #42	; 0x2a
 800c206:	d015      	beq.n	800c234 <_vfiprintf_r+0x120>
 800c208:	9a07      	ldr	r2, [sp, #28]
 800c20a:	4654      	mov	r4, sl
 800c20c:	2000      	movs	r0, #0
 800c20e:	f04f 0c0a 	mov.w	ip, #10
 800c212:	4621      	mov	r1, r4
 800c214:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c218:	3b30      	subs	r3, #48	; 0x30
 800c21a:	2b09      	cmp	r3, #9
 800c21c:	d94d      	bls.n	800c2ba <_vfiprintf_r+0x1a6>
 800c21e:	b1b0      	cbz	r0, 800c24e <_vfiprintf_r+0x13a>
 800c220:	9207      	str	r2, [sp, #28]
 800c222:	e014      	b.n	800c24e <_vfiprintf_r+0x13a>
 800c224:	eba0 0308 	sub.w	r3, r0, r8
 800c228:	fa09 f303 	lsl.w	r3, r9, r3
 800c22c:	4313      	orrs	r3, r2
 800c22e:	9304      	str	r3, [sp, #16]
 800c230:	46a2      	mov	sl, r4
 800c232:	e7d2      	b.n	800c1da <_vfiprintf_r+0xc6>
 800c234:	9b03      	ldr	r3, [sp, #12]
 800c236:	1d19      	adds	r1, r3, #4
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	9103      	str	r1, [sp, #12]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	bfbb      	ittet	lt
 800c240:	425b      	neglt	r3, r3
 800c242:	f042 0202 	orrlt.w	r2, r2, #2
 800c246:	9307      	strge	r3, [sp, #28]
 800c248:	9307      	strlt	r3, [sp, #28]
 800c24a:	bfb8      	it	lt
 800c24c:	9204      	strlt	r2, [sp, #16]
 800c24e:	7823      	ldrb	r3, [r4, #0]
 800c250:	2b2e      	cmp	r3, #46	; 0x2e
 800c252:	d10c      	bne.n	800c26e <_vfiprintf_r+0x15a>
 800c254:	7863      	ldrb	r3, [r4, #1]
 800c256:	2b2a      	cmp	r3, #42	; 0x2a
 800c258:	d134      	bne.n	800c2c4 <_vfiprintf_r+0x1b0>
 800c25a:	9b03      	ldr	r3, [sp, #12]
 800c25c:	1d1a      	adds	r2, r3, #4
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	9203      	str	r2, [sp, #12]
 800c262:	2b00      	cmp	r3, #0
 800c264:	bfb8      	it	lt
 800c266:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c26a:	3402      	adds	r4, #2
 800c26c:	9305      	str	r3, [sp, #20]
 800c26e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c344 <_vfiprintf_r+0x230>
 800c272:	7821      	ldrb	r1, [r4, #0]
 800c274:	2203      	movs	r2, #3
 800c276:	4650      	mov	r0, sl
 800c278:	f7f3 ffaa 	bl	80001d0 <memchr>
 800c27c:	b138      	cbz	r0, 800c28e <_vfiprintf_r+0x17a>
 800c27e:	9b04      	ldr	r3, [sp, #16]
 800c280:	eba0 000a 	sub.w	r0, r0, sl
 800c284:	2240      	movs	r2, #64	; 0x40
 800c286:	4082      	lsls	r2, r0
 800c288:	4313      	orrs	r3, r2
 800c28a:	3401      	adds	r4, #1
 800c28c:	9304      	str	r3, [sp, #16]
 800c28e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c292:	4829      	ldr	r0, [pc, #164]	; (800c338 <_vfiprintf_r+0x224>)
 800c294:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c298:	2206      	movs	r2, #6
 800c29a:	f7f3 ff99 	bl	80001d0 <memchr>
 800c29e:	2800      	cmp	r0, #0
 800c2a0:	d03f      	beq.n	800c322 <_vfiprintf_r+0x20e>
 800c2a2:	4b26      	ldr	r3, [pc, #152]	; (800c33c <_vfiprintf_r+0x228>)
 800c2a4:	bb1b      	cbnz	r3, 800c2ee <_vfiprintf_r+0x1da>
 800c2a6:	9b03      	ldr	r3, [sp, #12]
 800c2a8:	3307      	adds	r3, #7
 800c2aa:	f023 0307 	bic.w	r3, r3, #7
 800c2ae:	3308      	adds	r3, #8
 800c2b0:	9303      	str	r3, [sp, #12]
 800c2b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2b4:	443b      	add	r3, r7
 800c2b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c2b8:	e768      	b.n	800c18c <_vfiprintf_r+0x78>
 800c2ba:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2be:	460c      	mov	r4, r1
 800c2c0:	2001      	movs	r0, #1
 800c2c2:	e7a6      	b.n	800c212 <_vfiprintf_r+0xfe>
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	3401      	adds	r4, #1
 800c2c8:	9305      	str	r3, [sp, #20]
 800c2ca:	4619      	mov	r1, r3
 800c2cc:	f04f 0c0a 	mov.w	ip, #10
 800c2d0:	4620      	mov	r0, r4
 800c2d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c2d6:	3a30      	subs	r2, #48	; 0x30
 800c2d8:	2a09      	cmp	r2, #9
 800c2da:	d903      	bls.n	800c2e4 <_vfiprintf_r+0x1d0>
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d0c6      	beq.n	800c26e <_vfiprintf_r+0x15a>
 800c2e0:	9105      	str	r1, [sp, #20]
 800c2e2:	e7c4      	b.n	800c26e <_vfiprintf_r+0x15a>
 800c2e4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c2e8:	4604      	mov	r4, r0
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	e7f0      	b.n	800c2d0 <_vfiprintf_r+0x1bc>
 800c2ee:	ab03      	add	r3, sp, #12
 800c2f0:	9300      	str	r3, [sp, #0]
 800c2f2:	462a      	mov	r2, r5
 800c2f4:	4b12      	ldr	r3, [pc, #72]	; (800c340 <_vfiprintf_r+0x22c>)
 800c2f6:	a904      	add	r1, sp, #16
 800c2f8:	4630      	mov	r0, r6
 800c2fa:	f7fd fb9f 	bl	8009a3c <_printf_float>
 800c2fe:	4607      	mov	r7, r0
 800c300:	1c78      	adds	r0, r7, #1
 800c302:	d1d6      	bne.n	800c2b2 <_vfiprintf_r+0x19e>
 800c304:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c306:	07d9      	lsls	r1, r3, #31
 800c308:	d405      	bmi.n	800c316 <_vfiprintf_r+0x202>
 800c30a:	89ab      	ldrh	r3, [r5, #12]
 800c30c:	059a      	lsls	r2, r3, #22
 800c30e:	d402      	bmi.n	800c316 <_vfiprintf_r+0x202>
 800c310:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c312:	f7fe f873 	bl	800a3fc <__retarget_lock_release_recursive>
 800c316:	89ab      	ldrh	r3, [r5, #12]
 800c318:	065b      	lsls	r3, r3, #25
 800c31a:	f53f af1d 	bmi.w	800c158 <_vfiprintf_r+0x44>
 800c31e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c320:	e71c      	b.n	800c15c <_vfiprintf_r+0x48>
 800c322:	ab03      	add	r3, sp, #12
 800c324:	9300      	str	r3, [sp, #0]
 800c326:	462a      	mov	r2, r5
 800c328:	4b05      	ldr	r3, [pc, #20]	; (800c340 <_vfiprintf_r+0x22c>)
 800c32a:	a904      	add	r1, sp, #16
 800c32c:	4630      	mov	r0, r6
 800c32e:	f7fd fe29 	bl	8009f84 <_printf_i>
 800c332:	e7e4      	b.n	800c2fe <_vfiprintf_r+0x1ea>
 800c334:	0800c801 	.word	0x0800c801
 800c338:	0800c80b 	.word	0x0800c80b
 800c33c:	08009a3d 	.word	0x08009a3d
 800c340:	0800c0ef 	.word	0x0800c0ef
 800c344:	0800c807 	.word	0x0800c807

0800c348 <__swbuf_r>:
 800c348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c34a:	460e      	mov	r6, r1
 800c34c:	4614      	mov	r4, r2
 800c34e:	4605      	mov	r5, r0
 800c350:	b118      	cbz	r0, 800c35a <__swbuf_r+0x12>
 800c352:	6a03      	ldr	r3, [r0, #32]
 800c354:	b90b      	cbnz	r3, 800c35a <__swbuf_r+0x12>
 800c356:	f7fd ffe3 	bl	800a320 <__sinit>
 800c35a:	69a3      	ldr	r3, [r4, #24]
 800c35c:	60a3      	str	r3, [r4, #8]
 800c35e:	89a3      	ldrh	r3, [r4, #12]
 800c360:	071a      	lsls	r2, r3, #28
 800c362:	d525      	bpl.n	800c3b0 <__swbuf_r+0x68>
 800c364:	6923      	ldr	r3, [r4, #16]
 800c366:	b31b      	cbz	r3, 800c3b0 <__swbuf_r+0x68>
 800c368:	6823      	ldr	r3, [r4, #0]
 800c36a:	6922      	ldr	r2, [r4, #16]
 800c36c:	1a98      	subs	r0, r3, r2
 800c36e:	6963      	ldr	r3, [r4, #20]
 800c370:	b2f6      	uxtb	r6, r6
 800c372:	4283      	cmp	r3, r0
 800c374:	4637      	mov	r7, r6
 800c376:	dc04      	bgt.n	800c382 <__swbuf_r+0x3a>
 800c378:	4621      	mov	r1, r4
 800c37a:	4628      	mov	r0, r5
 800c37c:	f7ff f940 	bl	800b600 <_fflush_r>
 800c380:	b9e0      	cbnz	r0, 800c3bc <__swbuf_r+0x74>
 800c382:	68a3      	ldr	r3, [r4, #8]
 800c384:	3b01      	subs	r3, #1
 800c386:	60a3      	str	r3, [r4, #8]
 800c388:	6823      	ldr	r3, [r4, #0]
 800c38a:	1c5a      	adds	r2, r3, #1
 800c38c:	6022      	str	r2, [r4, #0]
 800c38e:	701e      	strb	r6, [r3, #0]
 800c390:	6962      	ldr	r2, [r4, #20]
 800c392:	1c43      	adds	r3, r0, #1
 800c394:	429a      	cmp	r2, r3
 800c396:	d004      	beq.n	800c3a2 <__swbuf_r+0x5a>
 800c398:	89a3      	ldrh	r3, [r4, #12]
 800c39a:	07db      	lsls	r3, r3, #31
 800c39c:	d506      	bpl.n	800c3ac <__swbuf_r+0x64>
 800c39e:	2e0a      	cmp	r6, #10
 800c3a0:	d104      	bne.n	800c3ac <__swbuf_r+0x64>
 800c3a2:	4621      	mov	r1, r4
 800c3a4:	4628      	mov	r0, r5
 800c3a6:	f7ff f92b 	bl	800b600 <_fflush_r>
 800c3aa:	b938      	cbnz	r0, 800c3bc <__swbuf_r+0x74>
 800c3ac:	4638      	mov	r0, r7
 800c3ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3b0:	4621      	mov	r1, r4
 800c3b2:	4628      	mov	r0, r5
 800c3b4:	f000 f806 	bl	800c3c4 <__swsetup_r>
 800c3b8:	2800      	cmp	r0, #0
 800c3ba:	d0d5      	beq.n	800c368 <__swbuf_r+0x20>
 800c3bc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c3c0:	e7f4      	b.n	800c3ac <__swbuf_r+0x64>
	...

0800c3c4 <__swsetup_r>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	4b2a      	ldr	r3, [pc, #168]	; (800c470 <__swsetup_r+0xac>)
 800c3c8:	4605      	mov	r5, r0
 800c3ca:	6818      	ldr	r0, [r3, #0]
 800c3cc:	460c      	mov	r4, r1
 800c3ce:	b118      	cbz	r0, 800c3d8 <__swsetup_r+0x14>
 800c3d0:	6a03      	ldr	r3, [r0, #32]
 800c3d2:	b90b      	cbnz	r3, 800c3d8 <__swsetup_r+0x14>
 800c3d4:	f7fd ffa4 	bl	800a320 <__sinit>
 800c3d8:	89a3      	ldrh	r3, [r4, #12]
 800c3da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c3de:	0718      	lsls	r0, r3, #28
 800c3e0:	d422      	bmi.n	800c428 <__swsetup_r+0x64>
 800c3e2:	06d9      	lsls	r1, r3, #27
 800c3e4:	d407      	bmi.n	800c3f6 <__swsetup_r+0x32>
 800c3e6:	2309      	movs	r3, #9
 800c3e8:	602b      	str	r3, [r5, #0]
 800c3ea:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c3ee:	81a3      	strh	r3, [r4, #12]
 800c3f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c3f4:	e034      	b.n	800c460 <__swsetup_r+0x9c>
 800c3f6:	0758      	lsls	r0, r3, #29
 800c3f8:	d512      	bpl.n	800c420 <__swsetup_r+0x5c>
 800c3fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c3fc:	b141      	cbz	r1, 800c410 <__swsetup_r+0x4c>
 800c3fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c402:	4299      	cmp	r1, r3
 800c404:	d002      	beq.n	800c40c <__swsetup_r+0x48>
 800c406:	4628      	mov	r0, r5
 800c408:	f7ff fdce 	bl	800bfa8 <_free_r>
 800c40c:	2300      	movs	r3, #0
 800c40e:	6363      	str	r3, [r4, #52]	; 0x34
 800c410:	89a3      	ldrh	r3, [r4, #12]
 800c412:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c416:	81a3      	strh	r3, [r4, #12]
 800c418:	2300      	movs	r3, #0
 800c41a:	6063      	str	r3, [r4, #4]
 800c41c:	6923      	ldr	r3, [r4, #16]
 800c41e:	6023      	str	r3, [r4, #0]
 800c420:	89a3      	ldrh	r3, [r4, #12]
 800c422:	f043 0308 	orr.w	r3, r3, #8
 800c426:	81a3      	strh	r3, [r4, #12]
 800c428:	6923      	ldr	r3, [r4, #16]
 800c42a:	b94b      	cbnz	r3, 800c440 <__swsetup_r+0x7c>
 800c42c:	89a3      	ldrh	r3, [r4, #12]
 800c42e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c432:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c436:	d003      	beq.n	800c440 <__swsetup_r+0x7c>
 800c438:	4621      	mov	r1, r4
 800c43a:	4628      	mov	r0, r5
 800c43c:	f000 f840 	bl	800c4c0 <__smakebuf_r>
 800c440:	89a0      	ldrh	r0, [r4, #12]
 800c442:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c446:	f010 0301 	ands.w	r3, r0, #1
 800c44a:	d00a      	beq.n	800c462 <__swsetup_r+0x9e>
 800c44c:	2300      	movs	r3, #0
 800c44e:	60a3      	str	r3, [r4, #8]
 800c450:	6963      	ldr	r3, [r4, #20]
 800c452:	425b      	negs	r3, r3
 800c454:	61a3      	str	r3, [r4, #24]
 800c456:	6923      	ldr	r3, [r4, #16]
 800c458:	b943      	cbnz	r3, 800c46c <__swsetup_r+0xa8>
 800c45a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c45e:	d1c4      	bne.n	800c3ea <__swsetup_r+0x26>
 800c460:	bd38      	pop	{r3, r4, r5, pc}
 800c462:	0781      	lsls	r1, r0, #30
 800c464:	bf58      	it	pl
 800c466:	6963      	ldrpl	r3, [r4, #20]
 800c468:	60a3      	str	r3, [r4, #8]
 800c46a:	e7f4      	b.n	800c456 <__swsetup_r+0x92>
 800c46c:	2000      	movs	r0, #0
 800c46e:	e7f7      	b.n	800c460 <__swsetup_r+0x9c>
 800c470:	20000164 	.word	0x20000164

0800c474 <__swhatbuf_r>:
 800c474:	b570      	push	{r4, r5, r6, lr}
 800c476:	460c      	mov	r4, r1
 800c478:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c47c:	2900      	cmp	r1, #0
 800c47e:	b096      	sub	sp, #88	; 0x58
 800c480:	4615      	mov	r5, r2
 800c482:	461e      	mov	r6, r3
 800c484:	da0d      	bge.n	800c4a2 <__swhatbuf_r+0x2e>
 800c486:	89a3      	ldrh	r3, [r4, #12]
 800c488:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c48c:	f04f 0100 	mov.w	r1, #0
 800c490:	bf0c      	ite	eq
 800c492:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c496:	2340      	movne	r3, #64	; 0x40
 800c498:	2000      	movs	r0, #0
 800c49a:	6031      	str	r1, [r6, #0]
 800c49c:	602b      	str	r3, [r5, #0]
 800c49e:	b016      	add	sp, #88	; 0x58
 800c4a0:	bd70      	pop	{r4, r5, r6, pc}
 800c4a2:	466a      	mov	r2, sp
 800c4a4:	f000 f848 	bl	800c538 <_fstat_r>
 800c4a8:	2800      	cmp	r0, #0
 800c4aa:	dbec      	blt.n	800c486 <__swhatbuf_r+0x12>
 800c4ac:	9901      	ldr	r1, [sp, #4]
 800c4ae:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c4b2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c4b6:	4259      	negs	r1, r3
 800c4b8:	4159      	adcs	r1, r3
 800c4ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c4be:	e7eb      	b.n	800c498 <__swhatbuf_r+0x24>

0800c4c0 <__smakebuf_r>:
 800c4c0:	898b      	ldrh	r3, [r1, #12]
 800c4c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c4c4:	079d      	lsls	r5, r3, #30
 800c4c6:	4606      	mov	r6, r0
 800c4c8:	460c      	mov	r4, r1
 800c4ca:	d507      	bpl.n	800c4dc <__smakebuf_r+0x1c>
 800c4cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c4d0:	6023      	str	r3, [r4, #0]
 800c4d2:	6123      	str	r3, [r4, #16]
 800c4d4:	2301      	movs	r3, #1
 800c4d6:	6163      	str	r3, [r4, #20]
 800c4d8:	b002      	add	sp, #8
 800c4da:	bd70      	pop	{r4, r5, r6, pc}
 800c4dc:	ab01      	add	r3, sp, #4
 800c4de:	466a      	mov	r2, sp
 800c4e0:	f7ff ffc8 	bl	800c474 <__swhatbuf_r>
 800c4e4:	9900      	ldr	r1, [sp, #0]
 800c4e6:	4605      	mov	r5, r0
 800c4e8:	4630      	mov	r0, r6
 800c4ea:	f7fe ff83 	bl	800b3f4 <_malloc_r>
 800c4ee:	b948      	cbnz	r0, 800c504 <__smakebuf_r+0x44>
 800c4f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4f4:	059a      	lsls	r2, r3, #22
 800c4f6:	d4ef      	bmi.n	800c4d8 <__smakebuf_r+0x18>
 800c4f8:	f023 0303 	bic.w	r3, r3, #3
 800c4fc:	f043 0302 	orr.w	r3, r3, #2
 800c500:	81a3      	strh	r3, [r4, #12]
 800c502:	e7e3      	b.n	800c4cc <__smakebuf_r+0xc>
 800c504:	89a3      	ldrh	r3, [r4, #12]
 800c506:	6020      	str	r0, [r4, #0]
 800c508:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c50c:	81a3      	strh	r3, [r4, #12]
 800c50e:	9b00      	ldr	r3, [sp, #0]
 800c510:	6163      	str	r3, [r4, #20]
 800c512:	9b01      	ldr	r3, [sp, #4]
 800c514:	6120      	str	r0, [r4, #16]
 800c516:	b15b      	cbz	r3, 800c530 <__smakebuf_r+0x70>
 800c518:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c51c:	4630      	mov	r0, r6
 800c51e:	f000 f81d 	bl	800c55c <_isatty_r>
 800c522:	b128      	cbz	r0, 800c530 <__smakebuf_r+0x70>
 800c524:	89a3      	ldrh	r3, [r4, #12]
 800c526:	f023 0303 	bic.w	r3, r3, #3
 800c52a:	f043 0301 	orr.w	r3, r3, #1
 800c52e:	81a3      	strh	r3, [r4, #12]
 800c530:	89a3      	ldrh	r3, [r4, #12]
 800c532:	431d      	orrs	r5, r3
 800c534:	81a5      	strh	r5, [r4, #12]
 800c536:	e7cf      	b.n	800c4d8 <__smakebuf_r+0x18>

0800c538 <_fstat_r>:
 800c538:	b538      	push	{r3, r4, r5, lr}
 800c53a:	4d07      	ldr	r5, [pc, #28]	; (800c558 <_fstat_r+0x20>)
 800c53c:	2300      	movs	r3, #0
 800c53e:	4604      	mov	r4, r0
 800c540:	4608      	mov	r0, r1
 800c542:	4611      	mov	r1, r2
 800c544:	602b      	str	r3, [r5, #0]
 800c546:	f7f5 facc 	bl	8001ae2 <_fstat>
 800c54a:	1c43      	adds	r3, r0, #1
 800c54c:	d102      	bne.n	800c554 <_fstat_r+0x1c>
 800c54e:	682b      	ldr	r3, [r5, #0]
 800c550:	b103      	cbz	r3, 800c554 <_fstat_r+0x1c>
 800c552:	6023      	str	r3, [r4, #0]
 800c554:	bd38      	pop	{r3, r4, r5, pc}
 800c556:	bf00      	nop
 800c558:	200021d0 	.word	0x200021d0

0800c55c <_isatty_r>:
 800c55c:	b538      	push	{r3, r4, r5, lr}
 800c55e:	4d06      	ldr	r5, [pc, #24]	; (800c578 <_isatty_r+0x1c>)
 800c560:	2300      	movs	r3, #0
 800c562:	4604      	mov	r4, r0
 800c564:	4608      	mov	r0, r1
 800c566:	602b      	str	r3, [r5, #0]
 800c568:	f7f5 facb 	bl	8001b02 <_isatty>
 800c56c:	1c43      	adds	r3, r0, #1
 800c56e:	d102      	bne.n	800c576 <_isatty_r+0x1a>
 800c570:	682b      	ldr	r3, [r5, #0]
 800c572:	b103      	cbz	r3, 800c576 <_isatty_r+0x1a>
 800c574:	6023      	str	r3, [r4, #0]
 800c576:	bd38      	pop	{r3, r4, r5, pc}
 800c578:	200021d0 	.word	0x200021d0

0800c57c <_raise_r>:
 800c57c:	291f      	cmp	r1, #31
 800c57e:	b538      	push	{r3, r4, r5, lr}
 800c580:	4604      	mov	r4, r0
 800c582:	460d      	mov	r5, r1
 800c584:	d904      	bls.n	800c590 <_raise_r+0x14>
 800c586:	2316      	movs	r3, #22
 800c588:	6003      	str	r3, [r0, #0]
 800c58a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c58e:	bd38      	pop	{r3, r4, r5, pc}
 800c590:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c592:	b112      	cbz	r2, 800c59a <_raise_r+0x1e>
 800c594:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c598:	b94b      	cbnz	r3, 800c5ae <_raise_r+0x32>
 800c59a:	4620      	mov	r0, r4
 800c59c:	f000 f830 	bl	800c600 <_getpid_r>
 800c5a0:	462a      	mov	r2, r5
 800c5a2:	4601      	mov	r1, r0
 800c5a4:	4620      	mov	r0, r4
 800c5a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5aa:	f000 b817 	b.w	800c5dc <_kill_r>
 800c5ae:	2b01      	cmp	r3, #1
 800c5b0:	d00a      	beq.n	800c5c8 <_raise_r+0x4c>
 800c5b2:	1c59      	adds	r1, r3, #1
 800c5b4:	d103      	bne.n	800c5be <_raise_r+0x42>
 800c5b6:	2316      	movs	r3, #22
 800c5b8:	6003      	str	r3, [r0, #0]
 800c5ba:	2001      	movs	r0, #1
 800c5bc:	e7e7      	b.n	800c58e <_raise_r+0x12>
 800c5be:	2400      	movs	r4, #0
 800c5c0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c5c4:	4628      	mov	r0, r5
 800c5c6:	4798      	blx	r3
 800c5c8:	2000      	movs	r0, #0
 800c5ca:	e7e0      	b.n	800c58e <_raise_r+0x12>

0800c5cc <raise>:
 800c5cc:	4b02      	ldr	r3, [pc, #8]	; (800c5d8 <raise+0xc>)
 800c5ce:	4601      	mov	r1, r0
 800c5d0:	6818      	ldr	r0, [r3, #0]
 800c5d2:	f7ff bfd3 	b.w	800c57c <_raise_r>
 800c5d6:	bf00      	nop
 800c5d8:	20000164 	.word	0x20000164

0800c5dc <_kill_r>:
 800c5dc:	b538      	push	{r3, r4, r5, lr}
 800c5de:	4d07      	ldr	r5, [pc, #28]	; (800c5fc <_kill_r+0x20>)
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	4604      	mov	r4, r0
 800c5e4:	4608      	mov	r0, r1
 800c5e6:	4611      	mov	r1, r2
 800c5e8:	602b      	str	r3, [r5, #0]
 800c5ea:	f7f5 fa1b 	bl	8001a24 <_kill>
 800c5ee:	1c43      	adds	r3, r0, #1
 800c5f0:	d102      	bne.n	800c5f8 <_kill_r+0x1c>
 800c5f2:	682b      	ldr	r3, [r5, #0]
 800c5f4:	b103      	cbz	r3, 800c5f8 <_kill_r+0x1c>
 800c5f6:	6023      	str	r3, [r4, #0]
 800c5f8:	bd38      	pop	{r3, r4, r5, pc}
 800c5fa:	bf00      	nop
 800c5fc:	200021d0 	.word	0x200021d0

0800c600 <_getpid_r>:
 800c600:	f7f5 ba08 	b.w	8001a14 <_getpid>

0800c604 <_init>:
 800c604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c606:	bf00      	nop
 800c608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c60a:	bc08      	pop	{r3}
 800c60c:	469e      	mov	lr, r3
 800c60e:	4770      	bx	lr

0800c610 <_fini>:
 800c610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c612:	bf00      	nop
 800c614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c616:	bc08      	pop	{r3}
 800c618:	469e      	mov	lr, r3
 800c61a:	4770      	bx	lr
