# .\run_OneOperand.do 
# invalid command name ".un_OneOperand.do"
do {C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/run_OneOperand.do}
# ../spec/OneOperand.txt
# reading modelsim.ini
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# ** Error: Memory_System/Unified_Memory.vhd(100): near "begin": syntax error
# ** Error: Memory_System/Unified_Memory.vhd(112): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(112): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: Memory_System/Unified_Memory.vhd(113): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(113): Target type (error) in variable assignment is different from expression type std.STANDARD.INTEGER.
# ** Error: Memory_System/Unified_Memory.vhd(113): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(115): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(115): Target type (error) in variable assignment is different from expression type std.STANDARD.INTEGER.
# ** Error: Memory_System/Unified_Memory.vhd(115): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(119): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(119): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: Memory_System/Unified_Memory.vhd(123): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(123): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(123): Bad expression in left operand of infix expression "+".
# ** Error: Memory_System/Unified_Memory.vhd(123): Bad right hand side (infix expression) in variable assignment.
# ** Error: Memory_System/Unified_Memory.vhd(127): near "variable": syntax error
# ** Error: Memory_System/Unified_Memory.vhd(128): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(128): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(128): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(128): Type error resolving infix expression "+" as type std.STANDARD.POSITIVE.
# ** Error: Memory_System/Unified_Memory.vhd(128): Type error resolving infix expression "+" as type std.STANDARD.POSITIVE.
# ** Error: Memory_System/Unified_Memory.vhd(129): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(129): (vcom-1136) Unknown identifier "bin_start".
# 
# ** Error: Memory_System/Unified_Memory.vhd(129): Bad right hand side (infix expression) in variable assignment.
# ** Error: Memory_System/Unified_Memory.vhd(131): near "variable": syntax error
# ** Error: Memory_System/Unified_Memory.vhd(132): (vcom-1136) Unknown identifier "bin_start".
# 
# ** Error: Memory_System/Unified_Memory.vhd(132): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(132): Cannot resolve expression type.
# ** Error: Memory_System/Unified_Memory.vhd(134): (vcom-1136) Unknown identifier "is_binary".
# 
# ** Error: Memory_System/Unified_Memory.vhd(134): Target type (error) in variable assignment is different from expression type std.STANDARD.BOOLEAN.
# ** Error: Memory_System/Unified_Memory.vhd(134): (vcom-1136) Unknown identifier "is_binary".
# 
# ** Error: Memory_System/Unified_Memory.vhd(139): (vcom-1136) Unknown identifier "is_binary".
# 
# ** Error: Memory_System/Unified_Memory.vhd(141): near "variable": syntax error
# ** Error: Memory_System/Unified_Memory.vhd(142): (vcom-1136) Unknown identifier "b_len".
# 
# ** Error: Memory_System/Unified_Memory.vhd(142): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: Memory_System/Unified_Memory.vhd(143): (vcom-1136) Unknown identifier "b_len".
# 
# ** Error: Memory_System/Unified_Memory.vhd(143): Target type (error) in variable assignment is different from expression type Integer.
# ** Error: Memory_System/Unified_Memory.vhd(143): (vcom-1136) Unknown identifier "b_len".
# 
# ** Error: Memory_System/Unified_Memory.vhd(146): (vcom-1136) Unknown identifier "b_len".
# 
# ** Error: Memory_System/Unified_Memory.vhd(146): Bad expression in right bound of range expression.
# ** Error: Memory_System/Unified_Memory.vhd(146): Cannot resolve expression type.
# ** Error: Memory_System/Unified_Memory.vhd(147): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(147): Type error resolving infix expression "-" as type std.STANDARD.POSITIVE.
# ** Error: Memory_System/Unified_Memory.vhd(150): near "variable": syntax error
# ** Error: Memory_System/Unified_Memory.vhd(152): (vcom-1136) Unknown identifier "rev_slv".
# 
# ** Error: Memory_System/Unified_Memory.vhd(154): (vcom-1136) Unknown identifier "rev_slv".
# 
# ** Error: Memory_System/Unified_Memory.vhd(158): near "variable": syntax error
# ** Error: Memory_System/Unified_Memory.vhd(159): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(159): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(159): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(159): Type error resolving infix expression "+" as type std.STANDARD.POSITIVE.
# ** Error: Memory_System/Unified_Memory.vhd(159): Type error resolving infix expression "+" as type std.STANDARD.POSITIVE.
# ** Error: Memory_System/Unified_Memory.vhd(160): (vcom-1136) Unknown identifier "first_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(160): (vcom-1136) Unknown identifier "hx_start".
# 
# ** Error: Memory_System/Unified_Memory.vhd(160): Bad right hand side (infix expression) in variable assignment.
# ** Error: Memory_System/Unified_Memory.vhd(162): near "variable": syntax error
# ** Error: Memory_System/Unified_Memory.vhd(167): (vcom-1136) Unknown identifier "hx_start".
# 
# ** Error: Memory_System/Unified_Memory.vhd(167): Bad expression in left operand of infix expression ">".
# ** Error: Memory_System/Unified_Memory.vhd(167): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(167): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: Memory_System/Unified_Memory.vhd(168): (vcom-1136) Unknown identifier "nib".
# 
# ** Error: Memory_System/Unified_Memory.vhd(168): Target type (error) in variable assignment is different from expression type.
# ** Error: Memory_System/Unified_Memory.vhd(168): (vcom-1136) Unknown identifier "nib".
# 
# ** Error: Memory_System/Unified_Memory.vhd(169): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(169): Bad expression in left operand of infix expression "<".
# ** Error: Memory_System/Unified_Memory.vhd(169): (vcom-1136) Unknown identifier "hx_start".
# 
# ** Error: Memory_System/Unified_Memory.vhd(169): Type error resolving infix expression "<" as type std.STANDARD.BOOLEAN.
# ** Error: Memory_System/Unified_Memory.vhd(170): (vcom-1136) Unknown identifier "nib".
# 
# ** Error: Memory_System/Unified_Memory.vhd(170): Target type (error) in variable assignment is different from expression type.
# ** Error: Memory_System/Unified_Memory.vhd(170): (vcom-1136) Unknown identifier "nib".
# 
# ** Error: Memory_System/Unified_Memory.vhd(172): (vcom-1136) Unknown identifier "last_idx".
# 
# ** Error: Memory_System/Unified_Memory.vhd(172): (vcom-1136) Unknown identifier "nib".
# 
# ** Error: Memory_System/Unified_Memory.vhd(172): Target type (error) in variable assignment is different from expression type ieee.std_logic_1164.STD_ULOGIC_VECTOR.
# ** Error: Memory_System/Unified_Memory.vhd(172): (vcom-1136) Unknown identifier "nib".
# 
# ** Error: Memory_System/Unified_Memory.vhd(172): Type error resolving infix expression "-" as type std.STANDARD.POSITIVE.
# ** Error: Memory_System/Unified_Memory.vhd(174): (vcom-1136) Unknown identifier "nib".
# 
# ** Error: Memory_System/Unified_Memory.vhd(181): near "loop": expecting IF
# ** Error: Memory_System/Unified_Memory.vhd(183): near "if": expecting ';'
# ** Error: Memory_System/SP_Components/SP_Register.vhd(1): VHDL Compiler exiting
# ** Error: c:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:\Abdallah\CUFE\CMP\Third year\First Term\Computer Architecture\Project\five-stage-risc-processor\VHDL_Files\run_OneOperand.do line 78
# c:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit \
#     Fetch_Stage/PC_Register.vhd \
#     Fetch_Stage/PC_Adder.vhd \
#     Fetch_Stage/PC_Mux.vhd \
#     Fetch_Stage/Fetch_Control_Uni..."
do {C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/run_OneOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# ** Error: Memory_System/Unified_Memory.vhd(112): near "begin": syntax error
# ** Error: Memory_System/Unified_Memory.vhd(191): near "loop": expecting IF
# ** Error: Memory_System/Unified_Memory.vhd(193): near "if": expecting ';'
# ** Error: Memory_System/SP_Components/SP_Register.vhd(1): VHDL Compiler exiting
# ** Error: c:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:\Abdallah\CUFE\CMP\Third year\First Term\Computer Architecture\Project\five-stage-risc-processor\VHDL_Files\run_OneOperand.do line 78
# c:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit \
#     Fetch_Stage/PC_Register.vhd \
#     Fetch_Stage/PC_Adder.vhd \
#     Fetch_Stage/PC_Mux.vhd \
#     Fetch_Stage/Fetch_Control_Uni..."
do {C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/run_OneOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# ** Error: Memory_System/Unified_Memory.vhd(16): near "[": expecting FUNCTION or PROCEDURE or IMPURE or PURE
# ** Error: Memory_System/SP_Components/SP_Register.vhd(1): VHDL Compiler exiting
# ** Error: c:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:\Abdallah\CUFE\CMP\Third year\First Term\Computer Architecture\Project\five-stage-risc-processor\VHDL_Files\run_OneOperand.do line 78
# c:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit \
#     Fetch_Stage/PC_Register.vhd \
#     Fetch_Stage/PC_Adder.vhd \
#     Fetch_Stage/PC_Mux.vhd \
#     Fetch_Stage/Fetch_Control_Uni..."
do {C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/run_OneOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# ** Error: Memory_System/Unified_Memory.vhd(108): No feasible entries for subprogram "read".
# ** Error: Memory_System/Unified_Memory.vhd(212): VHDL Compiler exiting
# ** Error: c:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro C:\Abdallah\CUFE\CMP\Third year\First Term\Computer Architecture\Project\five-stage-risc-processor\VHDL_Files\run_OneOperand.do line 78
# c:/altera/12.1sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -explicit \
#     Fetch_Stage/PC_Register.vhd \
#     Fetch_Stage/PC_Adder.vhd \
#     Fetch_Stage/PC_Mux.vhd \
#     Fetch_Stage/Fetch_Control_Uni..."
do {C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/run_OneOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlft9m3jrk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft9m3jrk
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Fatal: (vsim-3734) Index value 4194304 is out of range 0 to 262143.
#    Time: 30 ns  Iteration: 3  Process: /processor_top_tb/UUT/Unified_Mem/line__205 File: Memory_System/Unified_Memory.vhd
# Fatal error in Architecture a_Unified_Memory at Memory_System/Unified_Memory.vhd line 205
# 
# HDL call sequence:
# Stopped at Memory_System/Unified_Memory.vhd 205 Architecture a_Unified_Memory
# 
# 0 ps
# 31500 ps
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
do {C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/run_TwoOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlft6r0krr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft6r0krr
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Fatal: (vsim-3734) Index value 4194304 is out of range 0 to 262143.
#    Time: 30 ns  Iteration: 3  Process: /processor_top_tb/UUT/Unified_Mem/line__205 File: Memory_System/Unified_Memory.vhd
# Fatal error in Architecture a_Unified_Memory at Memory_System/Unified_Memory.vhd line 205
# 
# HDL call sequence:
# Stopped at Memory_System/Unified_Memory.vhd 205 Architecture a_Unified_Memory
# 
# 0 ps
# 31500 ps
vsim quit
# vsim quit 
# ** Error: (vsim-3170) Could not find 'C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/work.quit'.
# 
# Error loading design
do {C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/run_Branch.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftj7vcjk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftj7vcjk
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Fatal: (vsim-3734) Index value 4194304 is out of range 0 to 262143.
#    Time: 30 ns  Iteration: 3  Process: /processor_top_tb/UUT/Unified_Mem/line__205 File: Memory_System/Unified_Memory.vhd
# Fatal error in Architecture a_Unified_Memory at Memory_System/Unified_Memory.vhd line 205
# 
# HDL call sequence:
# Stopped at Memory_System/Unified_Memory.vhd 205 Architecture a_Unified_Memory
# 
# 0 ps
# 31500 ps
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at Memory_System/Unified_Memory.vhd 205 Architecture a_Unified_Memory
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at Memory_System/Unified_Memory.vhd 205 Architecture a_Unified_Memory
# 
do {C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/run_Branch.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftt9v0nb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftt9v0nb
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of NATURAL.
#    Time: 75 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R1 <= -1
#    Time: 75 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R1 <= 0
#    Time: 95 ns  Iteration: 1  Instance: /processor_top_tb
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -559038738 is not in bounds of NATURAL.
#    Time: 105 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R1 <= -559038737
#    Time: 105 ns  Iteration: 1  Instance: /processor_top_tb
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -559038738 is not in bounds of NATURAL.
#    Time: 115 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R2 <= -559038737
#    Time: 115 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R2 <= 559038736
#    Time: 125 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R1 <= 1
#    Time: 135 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R3 <= 5
#    Time: 145 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: OUTPUT: 559038736
#    Time: 155 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: OUTPUT: 0
#    Time: 165 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R2 <= 0
#    Time: 165 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# 0 ps
# 5250 ns
do {C:/Abdallah/CUFE/CMP/Third year/First Term/Computer Architecture/Project/five-stage-risc-processor/VHDL_Files/run_OneOperand.do}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# 0
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC_Register
# -- Compiling architecture Behavioral of PC_Register
# -- Compiling entity PC_Adder
# -- Compiling architecture Behavioral of PC_Adder
# -- Compiling entity PC_Mux
# -- Compiling architecture Behavioral of PC_Mux
# -- Compiling entity PC_Mux_Control
# -- Compiling architecture Behavioral of PC_Mux_Control
# -- Compiling entity IF_ID_Register
# -- Compiling architecture Behavioral of IF_ID_Register
# -- Compiling entity Fetch_Stage
# -- Compiling architecture Structural of Fetch_Stage
# -- Compiling entity register_file
# -- Compiling architecture Behavioral of register_file
# -- Compiling entity control_unit
# -- Compiling architecture Behavioral of control_unit
# -- Compiling entity decode_stage
# -- Compiling architecture Behavioral of decode_stage
# -- Compiling entity ID_EX_register
# -- Compiling architecture Behavioral of ID_EX_register
# -- Compiling entity ALU
# -- Compiling architecture Behavioral of ALU
# -- Compiling entity ALU_OperandA_Mux
# -- Compiling architecture Behavioral of ALU_OperandA_Mux
# -- Compiling entity ALU_OperandB_Mux
# -- Compiling architecture Behavioral of ALU_OperandB_Mux
# -- Compiling entity Branch_Logic
# -- Compiling architecture Behavioral of Branch_Logic
# -- Compiling entity CCR_Register
# -- Compiling architecture Behavioral of CCR_Register
# -- Compiling entity CCR_Branch_Unit
# -- Compiling architecture Behavioral of CCR_Branch_Unit
# -- Compiling entity CCR_Mux
# -- Compiling architecture DataFlow of CCR_Mux
# -- Compiling entity Execute_Stage
# -- Compiling architecture Behavioral of Execute_Stage
# -- Compiling entity EX_MEM_Register
# -- Compiling architecture Behavioral of EX_MEM_Register
# -- Loading package std_logic_textio
# -- Compiling entity Memory
# -- Compiling architecture a_Memory of Memory
# -- Compiling entity Unified_Memory
# -- Compiling architecture a_Unified_Memory of Unified_Memory
# -- Compiling entity SP_Register
# -- Compiling architecture Behavioral of SP_Register
# -- Compiling entity SP_Adder
# -- Compiling architecture Behavioral of SP_Adder
# -- Compiling entity SP_Mux
# -- Compiling architecture Behavioral of SP_Mux
# -- Compiling entity SP_Control_Unit
# -- Compiling architecture Behavioral of SP_Control_Unit
# -- Compiling entity ALU_Plus_2_Adder
# -- Compiling architecture Behavioral of ALU_Plus_2_Adder
# -- Compiling entity Memory_Address_Mux
# -- Compiling architecture Behavioral of Memory_Address_Mux
# -- Compiling entity Memory_Address_Control_Unit
# -- Compiling architecture Behavioral of Memory_Address_Control_Unit
# -- Compiling entity Memory_Write_Data_Mux
# -- Compiling architecture Behavioral of Memory_Write_Data_Mux
# -- Compiling entity Memory_Write_Data_Control_Unit
# -- Compiling architecture Behavioral of Memory_Write_Data_Control_Unit
# -- Compiling entity INT_Control_Unit
# -- Compiling architecture Behavioral of INT_Control_Unit
# -- Compiling entity RTI_Control_Unit
# -- Compiling architecture Behavioral of RTI_Control_Unit
# -- Compiling entity Memory_Stage
# -- Compiling architecture Structural of Memory_Stage
# -- Compiling entity Mem_Wb_Register
# -- Compiling architecture a_Mem_Wb_Register of Mem_Wb_Register
# -- Compiling entity Write_Back
# -- Compiling architecture a_Write_Back of Write_Back
# -- Compiling entity Input_Port_Register
# -- Compiling architecture Behavioral of Input_Port_Register
# -- Compiling entity Output_Port_Register
# -- Compiling architecture Behavioral of Output_Port_Register
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture Behavioral of Forwarding_Unit
# -- Compiling entity Hazard_Detection_Unit
# -- Compiling architecture a_Hazard_Detection_Unit of Hazard_Detection_Unit
# -- Compiling entity Two_Bits_Dynamic_Prediction
# -- Compiling architecture a_Two_Bits_Dynamic_Prediction of Two_Bits_Dynamic_Prediction
# -- Compiling entity Not_Taken_After_Taken_Mux
# -- Compiling architecture a_Not_Taken_After_Taken_Mux of Not_Taken_After_Taken_Mux
# -- Compiling entity Processor_Top
# -- Compiling architecture Structural of Processor_Top
# -- Compiling entity Processor_Top_TB
# -- Compiling architecture Behavioral of Processor_Top_TB
# vsim -t 1ps -gPROGRAM_FILE=../spec/OneOperand.txt work.Processor_Top_TB 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.processor_top_tb(behavioral)
# Loading work.processor_top(structural)
# Loading work.forwarding_unit(behavioral)
# Loading work.hazard_detection_unit(a_hazard_detection_unit)
# Loading work.two_bits_dynamic_prediction(a_two_bits_dynamic_prediction)
# Loading work.not_taken_after_taken_mux(a_not_taken_after_taken_mux)
# Loading work.fetch_stage(structural)
# Loading work.pc_register(behavioral)
# Loading work.pc_adder(behavioral)
# Loading work.pc_mux_control(behavioral)
# Loading work.pc_mux(behavioral)
# Loading work.if_id_register(behavioral)
# Loading work.decode_stage(behavioral)
# Loading work.register_file(behavioral)
# Loading work.control_unit(behavioral)
# Loading work.id_ex_register(behavioral)
# Loading work.execute_stage(behavioral)
# Loading work.alu(behavioral)
# Loading work.ccr_branch_unit(behavioral)
# Loading work.ccr_mux(dataflow)
# Loading work.ccr_register(behavioral)
# Loading work.branch_logic(behavioral)
# Loading work.ex_mem_register(behavioral)
# Loading work.memory_stage(structural)
# Loading work.sp_register(behavioral)
# Loading work.sp_adder(behavioral)
# Loading work.sp_mux(behavioral)
# Loading work.sp_control_unit(behavioral)
# Loading work.int_control_unit(behavioral)
# Loading work.rti_control_unit(behavioral)
# Loading work.alu_plus_2_adder(behavioral)
# Loading work.memory_address_mux(behavioral)
# Loading work.memory_address_control_unit(behavioral)
# Loading work.memory_write_data_mux(behavioral)
# Loading work.memory_write_data_control_unit(behavioral)
# Loading work.mem_wb_register(a_mem_wb_register)
# Loading work.write_back(a_write_back)
# Loading work.input_port_register(behavioral)
# Loading work.output_port_register(behavioral)
# Loading ieee.std_logic_textio(body)
# Loading work.unified_memory(a_unified_memory)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Data comp  Hostname: DESKTOP-AV5GMLU  ProcessID: 30556
# 
#           Attempting to use alternate WLF file "./wlftxeq403".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftxeq403
# 
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 1: Reset and Initialization
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_top_tb/UUT/Unified_Mem
# ** Note: Reset released - processor starts from M[0]
#    Time: 30 ns  Iteration: 0  Instance: /processor_top_tb
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of NATURAL.
#    Time: 75 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R1 <= -1
#    Time: 75 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R1 <= 0
#    Time: 95 ns  Iteration: 1  Instance: /processor_top_tb
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -559038738 is not in bounds of NATURAL.
#    Time: 105 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R1 <= -559038737
#    Time: 105 ns  Iteration: 1  Instance: /processor_top_tb
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -559038738 is not in bounds of NATURAL.
#    Time: 115 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R2 <= -559038737
#    Time: 115 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R2 <= 559038736
#    Time: 125 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R1 <= 1
#    Time: 135 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R3 <= 5
#    Time: 145 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: OUTPUT: 559038736
#    Time: 155 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: OUTPUT: 0
#    Time: 165 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note: Register R2 <= 0
#    Time: 165 ns  Iteration: 1  Instance: /processor_top_tb
# ** Note:  
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 2: External Interrupt Signal
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Asserting external interrupt signal...
#    Time: 330 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Interrupt deasserted - handler should execute
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Expected: PC saved to stack, jump to M[1]
#    Time: 350 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 3: Second External Interrupt
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 600 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: TEST 4: Monitor for HLT Instruction
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Running until HLT or end of test...
#    Time: 810 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: HLT not reached in this test run
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note:  
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ALL TESTS COMPLETED
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: ========================================
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: Check waveforms for:
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 1. External interrupt saves PC to stack
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 2. Interrupt handler execution
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 3. Return from interrupt (RET)
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 4. HLT instruction freezes processor
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# ** Note: 5. Reset clears HLT state
#    Time: 1210 ns  Iteration: 0  Instance: /processor_top_tb
# 0 ps
# 5250 ns
