# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do watch_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/quartus/project/project_watch {C:/quartus/project/project_watch/modn_cnt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:11 on Oct 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus/project/project_watch" C:/quartus/project/project_watch/modn_cnt.v 
# -- Compiling module modn_cnt
# 
# Top level modules:
# 	modn_cnt
# End time: 13:22:11 on Oct 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus/project/project_watch {C:/quartus/project/project_watch/mod60.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:11 on Oct 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus/project/project_watch" C:/quartus/project/project_watch/mod60.v 
# -- Compiling module mod60
# 
# Top level modules:
# 	mod60
# End time: 13:22:12 on Oct 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus/project/project_watch {C:/quartus/project/project_watch/seghex.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:12 on Oct 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus/project/project_watch" C:/quartus/project/project_watch/seghex.v 
# -- Compiling module seqhex
# 
# Top level modules:
# 	seqhex
# End time: 13:22:12 on Oct 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/quartus/project/project_watch {C:/quartus/project/project_watch/watch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:12 on Oct 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus/project/project_watch" C:/quartus/project/project_watch/watch.v 
# -- Compiling module watch
# 
# Top level modules:
# 	watch
# End time: 13:22:12 on Oct 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/quartus/project/project_watch {C:/quartus/project/project_watch/tb_watch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:12 on Oct 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/quartus/project/project_watch" C:/quartus/project/project_watch/tb_watch.v 
# -- Compiling module tb_watch
# 
# Top level modules:
# 	tb_watch
# End time: 13:22:12 on Oct 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_watch
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module tb_watch at C:/quartus/project/project_watch/tb_watch.v line 18
add wave -r /*
restart -f
run -all
# Break in Module tb_watch at C:/quartus/project/project_watch/tb_watch.v line 18
