Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 17:40:32 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.497        0.000                      0                 1508        0.108        0.000                      0                 1508        0.541        0.000                       0                   699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
gclk                      {0.000 4.000}        10.000          100.000         
  clk_100_pass_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_pixel_clk_wiz_0     {0.000 6.742}        13.483          74.167          
  clk_tmds_clk_wiz_0      {0.000 1.348}        2.697           370.833         
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_100_pass_clk_wiz_0        2.497        0.000                      0                 1405        0.112        0.000                      0                 1405        4.500        0.000                       0                   638  
  clk_pixel_clk_wiz_0           9.732        0.000                      0                  103        0.108        0.000                      0                  103        6.242        0.000                       0                    49  
  clk_tmds_clk_wiz_0                                                                                                                                                        0.541        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_pass_clk_wiz_0
  To Clock:  clk_100_pass_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coordinator_main/playback_rate_reg[0][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_pass_clk_wiz_0 rise@10.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.181ns  (logic 3.490ns (48.600%)  route 3.691ns (51.400%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 8.390 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, estimated)      1.614    -0.975    processor_main/clk_100_pass
    RAMB18_X0Y18         RAMB18E1                                     r  processor_main/cycles_between_samples_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.479 r  processor_main/cycles_between_samples_reg/DOADO[4]
                         net (fo=5, estimated)        1.412     2.891    processor_main/cycles_between_samples_reg_n_11
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.124     3.015 r  processor_main/is_on[0]_i_19/O
                         net (fo=1, estimated)        0.575     3.590    processor_main/is_on[0]_i_19_n_0
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.124     3.714 r  processor_main/is_on[0]_i_11/O
                         net (fo=1, routed)           0.000     3.714    processor_main/is_on[0]_i_11_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.264 r  processor_main/is_on_reg[0]_i_4/CO[3]
                         net (fo=1, estimated)        0.000     4.264    processor_main/is_on_reg[0]_i_4_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.378 r  processor_main/is_on_reg[0]_i_2/CO[3]
                         net (fo=2, estimated)        0.702     5.080    processor_main/coordinator_main/is_on1
    SLICE_X7Y49          LUT5 (Prop_lut5_I1_O)        0.124     5.204 r  processor_main/playback_rate[0][23]_i_1/O
                         net (fo=24, estimated)       1.002     6.206    coordinator_main/playback_rate_reg[0][23]_0[0]
    SLICE_X12Y43         FDRE                                         r  coordinator_main/playback_rate_reg[0][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.542    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     5.263 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     6.846    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.937 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, estimated)      1.453     8.390    coordinator_main/clk_100_pass
    SLICE_X12Y43         FDRE                                         r  coordinator_main/playback_rate_reg[0][10]/C
                         clock pessimism              0.553     8.942    
                         clock uncertainty           -0.070     8.872    
    SLICE_X12Y43         FDRE (Setup_fdre_C_CE)      -0.169     8.703    coordinator_main/playback_rate_reg[0][10]
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -6.206    
  -------------------------------------------------------------------
                         slack                                  2.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 coordinator_main/is_on_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_main/wave_divider/divisor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_pass_clk_wiz_0 rise@0.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.728    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.621    -1.893 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.702    -1.191    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.165 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, estimated)      0.595    -0.570    coordinator_main/clk_100_pass
    SLICE_X7Y49          FDRE                                         r  coordinator_main/is_on_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  coordinator_main/is_on_reg[0]/Q
                         net (fo=5, estimated)        0.293    -0.135    divider_main/wave_divider/is_on[0]
    SLICE_X6Y57          FDRE                                         r  divider_main/wave_divider/divisor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.943    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.399    -2.456 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.739    -1.717    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, estimated)      0.858    -0.830    divider_main/wave_divider/clk_100_pass
    SLICE_X6Y57          FDRE                                         r  divider_main/wave_divider/divisor_reg[0]/C
                         clock pessimism              0.523    -0.307    
    SLICE_X6Y57          FDRE (Hold_fdre_C_D)         0.059    -0.248    divider_main/wave_divider/divisor_reg[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_pass_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18     processor_main/cycles_between_samples_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y49      midi_rx_buf0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y49      midi_rx_buf0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.242ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.732ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            mvg/ad_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.483ns  (clk_pixel_clk_wiz_0 rise@13.483ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.182ns (32.093%)  route 2.501ns (67.907%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 11.935 - 13.483 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.025    -4.352 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.666    -2.686    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  wizard_hdmi/clkout2_buf/O
                         net (fo=48, estimated)       1.632    -0.958    mvg/clk_pixel
    SLICE_X3Y16          FDRE                                         r  mvg/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456    -0.502 f  mvg/hcount_out_reg[4]/Q
                         net (fo=7, estimated)        0.983     0.481    mvg/hcount_out_reg_n_0_[4]
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.152     0.633 r  mvg/hcount_out[6]_i_2/O
                         net (fo=4, estimated)        0.590     1.223    mvg/hcount_out[6]_i_2_n_0
    SLICE_X4Y17          LUT4 (Prop_lut4_I2_O)        0.326     1.549 r  mvg/hcount_out[10]_i_3/O
                         net (fo=4, estimated)        0.473     2.022    mvg/hcount_out[10]_i_3_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.146 r  mvg/ad_out_i_3/O
                         net (fo=1, estimated)        0.455     2.601    mvg/ad_out_i_3_n_0
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.124     2.725 r  mvg/ad_out_i_1/O
                         net (fo=1, routed)           0.000     2.725    mvg/ad_out_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  mvg/ad_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.483    13.483 r  
    N15                                               0.000    13.483 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.483    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.853 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.025    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.279     8.746 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.583    10.329    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.420 r  wizard_hdmi/clkout2_buf/O
                         net (fo=48, estimated)       1.515    11.935    mvg/clk_pixel
    SLICE_X1Y16          FDRE                                         r  mvg/ad_out_reg/C
                         clock pessimism              0.567    12.501    
                         clock uncertainty           -0.073    12.428    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)        0.029    12.457    mvg/ad_out_reg
  -------------------------------------------------------------------
                         required time                         12.457    
                         arrival time                          -2.725    
  -------------------------------------------------------------------
                         slack                                  9.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tmds_blue/tmds_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Destination:            blue_ser/primary/D3
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.043%)  route 0.165ns (53.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.728    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.621    -1.893 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.702    -1.191    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.165 r  wizard_hdmi/clkout2_buf/O
                         net (fo=48, estimated)       0.587    -0.578    tmds_blue/clk_pixel
    SLICE_X0Y20          FDRE                                         r  tmds_blue/tmds_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  tmds_blue/tmds_out_reg[2]/Q
                         net (fo=3, estimated)        0.165    -0.271    blue_ser/tmds_10b[0][1]
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/D3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.943    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.399    -2.456 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.739    -1.717    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.688 r  wizard_hdmi/clkout2_buf/O
                         net (fo=48, estimated)       1.000    -0.688    blue_ser/clk_pixel
    OLOGIC_X0Y20         OSERDESE2                                    r  blue_ser/primary/CLKDIV
                         clock pessimism              0.289    -0.399    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019    -0.380    blue_ser/primary
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.742 }
Period(ns):         13.483
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.483      11.328     BUFGCTRL_X0Y0    wizard_hdmi/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.483      199.877    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.742       6.242      SLICE_X1Y16      mvg/ad_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.742       6.242      SLICE_X1Y16      mvg/ad_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.348 }
Period(ns):         2.697
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.697       0.541      BUFGCTRL_X0Y1    wizard_hdmi/clkout3_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.697       210.663    MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



