$date
	Tue Jan 24 21:03:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_SUBx1 $end
$var wire 1 ! diff $end
$var wire 1 " borrow_out $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % borrow_in $end
$var integer 32 & x [31:0] $end
$scope module SUB1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % borrow_in $end
$var wire 1 " borrow_out $end
$var wire 1 ! diff $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 1 + w5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
1*
0)
1(
0'
b0 &
0%
0$
0#
0"
0!
$end
#100
b1 &
#200
1"
1!
1)
b10 &
1%
#300
1'
0(
1+
1!
0)
b11 &
1$
0%
#400
0!
b100 &
1%
#500
0"
0*
0+
1!
b101 &
1#
0$
0%
#600
0!
b110 &
1%
#700
0'
1(
0!
b111 &
1$
0%
#800
1"
1!
1)
b1000 &
1%
