#FORMAT=WebAnno TSV 3.2
#T_SP=webanno.custom.Diy_coref|
#T_RL=webanno.custom.Diy_coref_re|BT_webanno.custom.Diy_coref


#Text=[0012] Chip-to-chip signal transmission can also be done using a capacitive coupling technique, which does not require any through silicon via or indium bumps; therefore fabrication costs can be lowered considerably.
1-1	0-1	[	_	_	
1-2	1-5	0012	_	_	
1-3	5-6	]	_	_	
1-4	7-19	Chip-to-chip	_	_	
1-5	20-26	signal	_	_	
1-6	27-39	transmission	_	_	
1-7	40-43	can	_	_	
1-8	44-48	also	_	_	
1-9	49-51	be	_	_	
1-10	52-56	done	_	_	
1-11	57-62	using	_	_	
1-12	63-64	a	_	_	
1-13	65-75	capacitive	_	_	
1-14	76-84	coupling	_	_	
1-15	85-94	technique	_	_	
1-16	94-95	,	_	_	
1-17	96-101	which	_	_	
1-18	102-106	does	_	_	
1-19	107-110	not	_	_	
1-20	111-118	require	_	_	
1-21	119-122	any	_	_	
1-22	123-130	through	_	_	
1-23	131-138	silicon	_	_	
1-24	139-142	via	_	_	
1-25	143-145	or	_	_	
1-26	146-152	indium	_	_	
1-27	153-158	bumps	_	_	
1-28	158-159	;	_	_	
1-29	160-169	therefore	_	_	
1-30	170-181	fabrication	_	_	
1-31	182-187	costs	_	_	
1-32	188-191	can	_	_	
1-33	192-194	be	_	_	
1-34	195-202	lowered	_	_	
1-35	203-215	considerably	_	_	
1-36	215-216	.	_	_	

#Text=It was first introduced as a method to provide an improved connectivity between chips to achieve low power and high data rates due to reduced parasitic, and implemented at pad level with a pitch of 50 .mu.m without a need for high density connections.
2-1	217-219	It	_	_	
2-2	220-223	was	_	_	
2-3	224-229	first	_	_	
2-4	230-240	introduced	_	_	
2-5	241-243	as	_	_	
2-6	244-245	a	_	_	
2-7	246-252	method	_	_	
2-8	253-255	to	_	_	
2-9	256-263	provide	_	_	
2-10	264-266	an	_	_	
2-11	267-275	improved	_	_	
2-12	276-288	connectivity	_	_	
2-13	289-296	between	_	_	
2-14	297-302	chips	_	_	
2-15	303-305	to	_	_	
2-16	306-313	achieve	_	_	
2-17	314-317	low	_	_	
2-18	318-323	power	_	_	
2-19	324-327	and	_	_	
2-20	328-332	high	_	_	
2-21	333-337	data	_	_	
2-22	338-343	rates	_	_	
2-23	344-347	due	_	_	
2-24	348-350	to	_	_	
2-25	351-358	reduced	_	_	
2-26	359-368	parasitic	_	_	
2-27	368-369	,	_	_	
2-28	370-373	and	_	_	
2-29	374-385	implemented	_	_	
2-30	386-388	at	_	_	
2-31	389-392	pad	_	_	
2-32	393-398	level	_	_	
2-33	399-403	with	_	_	
2-34	404-405	a	_	_	
2-35	406-411	pitch	_	_	
2-36	412-414	of	_	_	
2-37	415-417	50	_	_	
2-38	418-419	.	_	_	
2-39	419-423	mu.m	_	_	
2-40	424-431	without	_	_	
2-41	432-433	a	_	_	
2-42	434-438	need	_	_	
2-43	439-442	for	_	_	
2-44	443-447	high	_	_	
2-45	448-455	density	_	_	
2-46	456-467	connections	_	_	
2-47	467-468	.	_	_	

#Text=This work is focused on to provide a reliable means of alignment between memory and processor chips, and did not consider high interconnect density applications such as 3-D memories or image sensors where each element of a 2-D matrix requires a connection.
#Text=[0013] Later it has been demonstrated that it is possible to reduce the pitch and area required by the electrodes of the capacitive coupling circuits used for chip-to-chip interconnects.
3-1	469-473	This	_	_	
3-2	474-478	work	_	_	
3-3	479-481	is	_	_	
3-4	482-489	focused	_	_	
3-5	490-492	on	_	_	
3-6	493-495	to	_	_	
3-7	496-503	provide	_	_	
3-8	504-505	a	_	_	
3-9	506-514	reliable	_	_	
3-10	515-520	means	_	_	
3-11	521-523	of	_	_	
3-12	524-533	alignment	_	_	
3-13	534-541	between	_	_	
3-14	542-548	memory	_	_	
3-15	549-552	and	_	_	
3-16	553-562	processor	_	_	
3-17	563-568	chips	_	_	
3-18	568-569	,	_	_	
3-19	570-573	and	_	_	
3-20	574-577	did	_	_	
3-21	578-581	not	_	_	
3-22	582-590	consider	_	_	
3-23	591-595	high	_	_	
3-24	596-608	interconnect	_	_	
3-25	609-616	density	_	_	
3-26	617-629	applications	_	_	
3-27	630-634	such	_	_	
3-28	635-637	as	_	_	
3-29	638-639	3	_	_	
3-30	639-640	-	_	_	
3-31	640-641	D	_	_	
3-32	642-650	memories	_	_	
3-33	651-653	or	_	_	
3-34	654-659	image	_	_	
3-35	660-667	sensors	_	_	
3-36	668-673	where	_	_	
3-37	674-678	each	_	_	
3-38	679-686	element	_	_	
3-39	687-689	of	_	_	
3-40	690-691	a	_	_	
3-41	692-693	2	_	_	
3-42	693-694	-	_	_	
3-43	694-695	D	_	_	
3-44	696-702	matrix	_	_	
3-45	703-711	requires	_	_	
3-46	712-713	a	_	_	
3-47	714-724	connection	_	_	
3-48	724-725	.	_	_	
3-49	726-727	[	_	_	
3-50	727-731	0013	_	_	
3-51	731-732	]	_	_	
3-52	733-738	Later	_	_	
3-53	739-741	it	_	_	
3-54	742-745	has	_	_	
3-55	746-750	been	_	_	
3-56	751-763	demonstrated	_	_	
3-57	764-768	that	_	_	
3-58	769-771	it	_	_	
3-59	772-774	is	_	_	
3-60	775-783	possible	_	_	
3-61	784-786	to	_	_	
3-62	787-793	reduce	_	_	
3-63	794-797	the	_	_	
3-64	798-803	pitch	_	_	
3-65	804-807	and	_	_	
3-66	808-812	area	_	_	
3-67	813-821	required	_	_	
3-68	822-824	by	_	_	
3-69	825-828	the	_	_	
3-70	829-839	electrodes	_	_	
3-71	840-842	of	_	_	
3-72	843-846	the	_	_	
3-73	847-857	capacitive	_	_	
3-74	858-866	coupling	_	_	
3-75	867-875	circuits	_	_	
3-76	876-880	used	_	_	
3-77	881-884	for	_	_	
3-78	885-897	chip-to-chip	_	_	
3-79	898-911	interconnects	_	_	
3-80	911-912	.	_	_	

#Text=For example, reduced pitch values as small as 8 .mu.m has been reported.
#Text=[0014] The present invention is an alternative method to fabricate high dynamic range image sensors with advanced pixel functionality using a capacitive coupling method, which does not require silicon through vias and indium bumps commonly used for multi-chip vertically integrated image sensors.
4-1	913-916	For	_	_	
4-2	917-924	example	_	_	
4-3	924-925	,	_	_	
4-4	926-933	reduced	_	_	
4-5	934-939	pitch	_	_	
4-6	940-946	values	_	_	
4-7	947-949	as	_	_	
4-8	950-955	small	_	_	
4-9	956-958	as	_	_	
4-10	959-960	8	_	_	
4-11	961-962	.	_	_	
4-12	962-966	mu.m	_	_	
4-13	967-970	has	_	_	
4-14	971-975	been	_	_	
4-15	976-984	reported	_	_	
4-16	984-985	.	_	_	
4-17	986-987	[	_	_	
4-18	987-991	0014	_	_	
4-19	991-992	]	_	_	
4-20	993-996	The	_	_	
4-21	997-1004	present	_	_	
4-22	1005-1014	invention	_	_	
4-23	1015-1017	is	_	_	
4-24	1018-1020	an	*[1]	9-3[2_1]	
4-25	1021-1032	alternative	*[1]	_	
4-26	1033-1039	method	*[1]	_	
4-27	1040-1042	to	*[1]	_	
4-28	1043-1052	fabricate	*[1]	_	
4-29	1053-1057	high	*[1]	_	
4-30	1058-1065	dynamic	*[1]	_	
4-31	1066-1071	range	*[1]	_	
4-32	1072-1077	image	*[1]	_	
4-33	1078-1085	sensors	*[1]	_	
4-34	1086-1090	with	*[1]	_	
4-35	1091-1099	advanced	*[1]	_	
4-36	1100-1105	pixel	*[1]	_	
4-37	1106-1119	functionality	*[1]	_	
4-38	1120-1125	using	*[1]	_	
4-39	1126-1127	a	*[1]	_	
4-40	1128-1138	capacitive	*[1]	_	
4-41	1139-1147	coupling	*[1]	_	
4-42	1148-1154	method	*[1]	_	
4-43	1154-1155	,	_	_	
4-44	1156-1161	which	_	_	
4-45	1162-1166	does	_	_	
4-46	1167-1170	not	_	_	
4-47	1171-1178	require	_	_	
4-48	1179-1186	silicon	_	_	
4-49	1187-1194	through	_	_	
4-50	1195-1199	vias	_	_	
4-51	1200-1203	and	_	_	
4-52	1204-1210	indium	_	_	
4-53	1211-1216	bumps	_	_	
4-54	1217-1225	commonly	_	_	
4-55	1226-1230	used	_	_	
4-56	1231-1234	for	_	_	
4-57	1235-1245	multi-chip	_	_	
4-58	1246-1256	vertically	_	_	
4-59	1257-1267	integrated	_	_	
4-60	1268-1273	image	_	_	
4-61	1274-1281	sensors	_	_	
4-62	1281-1282	.	_	_	

#Text=Even though, capacitive coupling has been previously used in many applications including chip-to-chip wireless data links, its use in vertically integrated image sensors is disclosed for the first time in this document.
5-1	1283-1287	Even	_	_	
5-2	1288-1294	though	_	_	
5-3	1294-1295	,	_	_	
5-4	1296-1306	capacitive	_	_	
5-5	1307-1315	coupling	_	_	
5-6	1316-1319	has	_	_	
5-7	1320-1324	been	_	_	
5-8	1325-1335	previously	_	_	
5-9	1336-1340	used	_	_	
5-10	1341-1343	in	_	_	
5-11	1344-1348	many	_	_	
5-12	1349-1361	applications	_	_	
5-13	1362-1371	including	_	_	
5-14	1372-1384	chip-to-chip	_	_	
5-15	1385-1393	wireless	_	_	
5-16	1394-1398	data	_	_	
5-17	1399-1404	links	_	_	
5-18	1404-1405	,	_	_	
5-19	1406-1409	its	_	_	
5-20	1410-1413	use	_	_	
5-21	1414-1416	in	_	_	
5-22	1417-1427	vertically	_	_	
5-23	1428-1438	integrated	_	_	
5-24	1439-1444	image	_	_	
5-25	1445-1452	sensors	_	_	
5-26	1453-1455	is	_	_	
5-27	1456-1465	disclosed	_	_	
5-28	1466-1469	for	_	_	
5-29	1470-1473	the	_	_	
5-30	1474-1479	first	_	_	
5-31	1480-1484	time	_	_	
5-32	1485-1487	in	_	_	
5-33	1488-1492	this	_	_	
5-34	1493-1501	document	_	_	
5-35	1501-1502	.	_	_	

#Text=The proposed pixel circuit uses asynchronous self-reset along with residue digitization, which can be implemented in two layers.
6-1	1503-1506	The	_	_	
6-2	1507-1515	proposed	_	_	
6-3	1516-1521	pixel	_	_	
6-4	1522-1529	circuit	_	_	
6-5	1530-1534	uses	_	_	
6-6	1535-1547	asynchronous	_	_	
6-7	1548-1558	self-reset	_	_	
6-8	1559-1564	along	_	_	
6-9	1565-1569	with	_	_	
6-10	1570-1577	residue	_	_	
6-11	1578-1590	digitization	_	_	
6-12	1590-1591	,	_	_	
6-13	1592-1597	which	_	_	
6-14	1598-1601	can	_	_	
6-15	1602-1604	be	_	_	
6-16	1605-1616	implemented	_	_	
6-17	1617-1619	in	_	_	
6-18	1620-1623	two	_	_	
6-19	1624-1630	layers	_	_	
6-20	1630-1631	.	_	_	

#Text=These layers can be integrated face-to-face where pixel level connectivity is achieved capacitively using electrodes implemented on both chips using available CMOS layers.
7-1	1632-1637	These	_	_	
7-2	1638-1644	layers	_	_	
7-3	1645-1648	can	_	_	
7-4	1649-1651	be	_	_	
7-5	1652-1662	integrated	_	_	
7-6	1663-1675	face-to-face	_	_	
7-7	1676-1681	where	_	_	
7-8	1682-1687	pixel	_	_	
7-9	1688-1693	level	_	_	
7-10	1694-1706	connectivity	_	_	
7-11	1707-1709	is	_	_	
7-12	1710-1718	achieved	_	_	
7-13	1719-1731	capacitively	_	_	
7-14	1732-1737	using	_	_	
7-15	1738-1748	electrodes	_	_	
7-16	1749-1760	implemented	_	_	
7-17	1761-1763	on	_	_	
7-18	1764-1768	both	_	_	
7-19	1769-1774	chips	_	_	
7-20	1775-1780	using	_	_	
7-21	1781-1790	available	_	_	
7-22	1791-1795	CMOS	_	_	
7-23	1796-1802	layers	_	_	
7-24	1802-1803	.	_	_	

#Text=Since chips are brought together face to face, light should be brought from the back-side to the photonic detectors which are integrated on the first layer residing on top of the stack.
8-1	1804-1809	Since	_	_	
8-2	1810-1815	chips	_	_	
8-3	1816-1819	are	_	_	
8-4	1820-1827	brought	_	_	
8-5	1828-1836	together	_	_	
8-6	1837-1841	face	_	_	
8-7	1842-1844	to	_	_	
8-8	1845-1849	face	_	_	
8-9	1849-1850	,	_	_	
8-10	1851-1856	light	_	_	
8-11	1857-1863	should	_	_	
8-12	1864-1866	be	_	_	
8-13	1867-1874	brought	_	_	
8-14	1875-1879	from	_	_	
8-15	1880-1883	the	_	_	
8-16	1884-1893	back-side	_	_	
8-17	1894-1896	to	_	_	
8-18	1897-1900	the	_	_	
8-19	1901-1909	photonic	_	_	
8-20	1910-1919	detectors	_	_	
8-21	1920-1925	which	_	_	
8-22	1926-1929	are	_	_	
8-23	1930-1940	integrated	_	_	
8-24	1941-1943	on	_	_	
8-25	1944-1947	the	_	_	
8-26	1948-1953	first	_	_	
8-27	1954-1959	layer	_	_	
8-28	1960-1968	residing	_	_	
8-29	1969-1971	on	_	_	
8-30	1972-1975	top	_	_	
8-31	1976-1978	of	_	_	
8-32	1979-1982	the	_	_	
8-33	1983-1988	stack	_	_	
8-34	1988-1989	.	_	_	

#Text=Therefore, this method is suited for back-side illuminated image sensors.
9-1	1990-1999	Therefore	_	_	
9-2	1999-2000	,	_	_	
9-3	2001-2005	this	*[2]	_	
9-4	2006-2012	method	*[2]	_	
9-5	2013-2015	is	_	_	
9-6	2016-2022	suited	_	_	
9-7	2023-2026	for	_	_	
9-8	2027-2036	back-side	_	_	
9-9	2037-2048	illuminated	_	_	
9-10	2049-2054	image	_	_	
9-11	2055-2062	sensors	_	_	
9-12	2062-2063	.	_	_	

#Text=Considering the fact that modern CMOS processes have high metal densities and oxide thickness, it is difficult for photons to reach the sensitive part of the pixels unless light-pipes and micro-lenses are used.
10-1	2064-2075	Considering	_	_	
10-2	2076-2079	the	_	_	
10-3	2080-2084	fact	_	_	
10-4	2085-2089	that	_	_	
10-5	2090-2096	modern	_	_	
10-6	2097-2101	CMOS	_	_	
10-7	2102-2111	processes	_	_	
10-8	2112-2116	have	_	_	
10-9	2117-2121	high	_	_	
10-10	2122-2127	metal	_	_	
10-11	2128-2137	densities	_	_	
10-12	2138-2141	and	_	_	
10-13	2142-2147	oxide	_	_	
10-14	2148-2157	thickness	_	_	
10-15	2157-2158	,	_	_	
10-16	2159-2161	it	_	_	
10-17	2162-2164	is	_	_	
10-18	2165-2174	difficult	_	_	
10-19	2175-2178	for	_	_	
10-20	2179-2186	photons	_	_	
10-21	2187-2189	to	_	_	
10-22	2190-2195	reach	_	_	
10-23	2196-2199	the	_	_	
10-24	2200-2209	sensitive	_	_	
10-25	2210-2214	part	_	_	
10-26	2215-2217	of	_	_	
10-27	2218-2221	the	_	_	
10-28	2222-2228	pixels	_	_	
10-29	2229-2235	unless	_	_	
10-30	2236-2247	light-pipes	_	_	
10-31	2248-2251	and	_	_	
10-32	2252-2264	micro-lenses	_	_	
10-33	2265-2268	are	_	_	
10-34	2269-2273	used	_	_	
10-35	2273-2274	.	_	_	

#Text=However, back-side illumination removes all the obstacles in the light path, therefore it is a preferred fabrication technique, first used for CCD image sensor fabrication and now gaining popularity among CMOS image sensor fabrication.
#Text=[0015] In one embodiment, the images sensor includes: a readout circuit capacitatively coupled to a memory circuit.
11-1	2275-2282	However	_	_	
11-2	2282-2283	,	_	_	
11-3	2284-2293	back-side	_	_	
11-4	2294-2306	illumination	_	_	
11-5	2307-2314	removes	_	_	
11-6	2315-2318	all	_	_	
11-7	2319-2322	the	_	_	
11-8	2323-2332	obstacles	_	_	
11-9	2333-2335	in	_	_	
11-10	2336-2339	the	_	_	
11-11	2340-2345	light	_	_	
11-12	2346-2350	path	_	_	
11-13	2350-2351	,	_	_	
11-14	2352-2361	therefore	_	_	
11-15	2362-2364	it	_	_	
11-16	2365-2367	is	_	_	
11-17	2368-2369	a	_	_	
11-18	2370-2379	preferred	_	_	
11-19	2380-2391	fabrication	_	_	
11-20	2392-2401	technique	_	_	
11-21	2401-2402	,	_	_	
11-22	2403-2408	first	_	_	
11-23	2409-2413	used	_	_	
11-24	2414-2417	for	_	_	
11-25	2418-2421	CCD	_	_	
11-26	2422-2427	image	_	_	
11-27	2428-2434	sensor	_	_	
11-28	2435-2446	fabrication	_	_	
11-29	2447-2450	and	_	_	
11-30	2451-2454	now	_	_	
11-31	2455-2462	gaining	_	_	
11-32	2463-2473	popularity	_	_	
11-33	2474-2479	among	_	_	
11-34	2480-2484	CMOS	_	_	
11-35	2485-2490	image	_	_	
11-36	2491-2497	sensor	_	_	
11-37	2498-2509	fabrication	_	_	
11-38	2509-2510	.	_	_	
11-39	2511-2512	[	_	_	
11-40	2512-2516	0015	_	_	
11-41	2516-2517	]	_	_	
11-42	2518-2520	In	_	_	
11-43	2521-2524	one	_	_	
11-44	2525-2535	embodiment	_	_	
11-45	2535-2536	,	_	_	
11-46	2537-2540	the	_	_	
11-47	2541-2547	images	_	_	
11-48	2548-2554	sensor	_	_	
11-49	2555-2563	includes	_	_	
11-50	2563-2564	:	_	_	
11-51	2565-2566	a	_	_	
11-52	2567-2574	readout	_	_	
11-53	2575-2582	circuit	_	_	
11-54	2583-2597	capacitatively	_	_	
11-55	2598-2605	coupled	_	_	
11-56	2606-2608	to	_	_	
11-57	2609-2610	a	_	_	
11-58	2611-2617	memory	_	_	
11-59	2618-2625	circuit	_	_	
11-60	2625-2626	.	_	_	

#Text=The readout circuit electronically communicates with a photon-receiving pixel.
12-1	2627-2630	The	_	_	
12-2	2631-2638	readout	_	_	
12-3	2639-2646	circuit	_	_	
12-4	2647-2661	electronically	_	_	
12-5	2662-2674	communicates	_	_	
12-6	2675-2679	with	_	_	
12-7	2680-2681	a	_	_	
12-8	2682-2698	photon-receiving	_	_	
12-9	2699-2704	pixel	_	_	
12-10	2704-2705	.	_	_	

#Text=The readout circuit includes: (i) a photon detector to receive a plurality of photons and providing a current or charge signal corresponding to the received photons, and (ii) a resettable integrator that is reset multiple times over a single exposure time and provides analog representation of the incident photons during the last integration cycle, (iii) a comparator that monitors the integrator output and generates a reset pulse when the integrator reaches a built-in threshold value, and that drives the top plate of a capacitor with the replica of the reset pulse, and (iv) a sample and hold circuit that holds the integrator value after exposure ends and drives a common bus shared by column of pixels to route the analog pixel value to the column readout circuit integrated on the same chip, when that particular row is selected.
13-1	2706-2709	The	_	_	
13-2	2710-2717	readout	_	_	
13-3	2718-2725	circuit	_	_	
13-4	2726-2734	includes	_	_	
13-5	2734-2735	:	_	_	
13-6	2736-2737	(	_	_	
13-7	2737-2738	i	_	_	
13-8	2738-2739	)	_	_	
13-9	2740-2741	a	_	_	
13-10	2742-2748	photon	_	_	
13-11	2749-2757	detector	_	_	
13-12	2758-2760	to	_	_	
13-13	2761-2768	receive	_	_	
13-14	2769-2770	a	_	_	
13-15	2771-2780	plurality	_	_	
13-16	2781-2783	of	_	_	
13-17	2784-2791	photons	_	_	
13-18	2792-2795	and	_	_	
13-19	2796-2805	providing	_	_	
13-20	2806-2807	a	_	_	
13-21	2808-2815	current	_	_	
13-22	2816-2818	or	_	_	
13-23	2819-2825	charge	_	_	
13-24	2826-2832	signal	_	_	
13-25	2833-2846	corresponding	_	_	
13-26	2847-2849	to	_	_	
13-27	2850-2853	the	_	_	
13-28	2854-2862	received	_	_	
13-29	2863-2870	photons	_	_	
13-30	2870-2871	,	_	_	
13-31	2872-2875	and	_	_	
13-32	2876-2877	(	_	_	
13-33	2877-2879	ii	_	_	
13-34	2879-2880	)	_	_	
13-35	2881-2882	a	_	_	
13-36	2883-2893	resettable	_	_	
13-37	2894-2904	integrator	_	_	
13-38	2905-2909	that	_	_	
13-39	2910-2912	is	_	_	
13-40	2913-2918	reset	_	_	
13-41	2919-2927	multiple	_	_	
13-42	2928-2933	times	_	_	
13-43	2934-2938	over	_	_	
13-44	2939-2940	a	_	_	
13-45	2941-2947	single	_	_	
13-46	2948-2956	exposure	_	_	
13-47	2957-2961	time	_	_	
13-48	2962-2965	and	_	_	
13-49	2966-2974	provides	_	_	
13-50	2975-2981	analog	_	_	
13-51	2982-2996	representation	_	_	
13-52	2997-2999	of	_	_	
13-53	3000-3003	the	_	_	
13-54	3004-3012	incident	_	_	
13-55	3013-3020	photons	_	_	
13-56	3021-3027	during	_	_	
13-57	3028-3031	the	_	_	
13-58	3032-3036	last	_	_	
13-59	3037-3048	integration	_	_	
13-60	3049-3054	cycle	_	_	
13-61	3054-3055	,	_	_	
13-62	3056-3057	(	_	_	
13-63	3057-3060	iii	_	_	
13-64	3060-3061	)	_	_	
13-65	3062-3063	a	_	_	
13-66	3064-3074	comparator	_	_	
13-67	3075-3079	that	_	_	
13-68	3080-3088	monitors	_	_	
13-69	3089-3092	the	_	_	
13-70	3093-3103	integrator	_	_	
13-71	3104-3110	output	_	_	
13-72	3111-3114	and	_	_	
13-73	3115-3124	generates	_	_	
13-74	3125-3126	a	_	_	
13-75	3127-3132	reset	_	_	
13-76	3133-3138	pulse	_	_	
13-77	3139-3143	when	_	_	
13-78	3144-3147	the	_	_	
13-79	3148-3158	integrator	_	_	
13-80	3159-3166	reaches	_	_	
13-81	3167-3168	a	_	_	
13-82	3169-3177	built-in	_	_	
13-83	3178-3187	threshold	_	_	
13-84	3188-3193	value	_	_	
13-85	3193-3194	,	_	_	
13-86	3195-3198	and	_	_	
13-87	3199-3203	that	_	_	
13-88	3204-3210	drives	_	_	
13-89	3211-3214	the	_	_	
13-90	3215-3218	top	_	_	
13-91	3219-3224	plate	_	_	
13-92	3225-3227	of	_	_	
13-93	3228-3229	a	_	_	
13-94	3230-3239	capacitor	_	_	
13-95	3240-3244	with	_	_	
13-96	3245-3248	the	_	_	
13-97	3249-3256	replica	_	_	
13-98	3257-3259	of	_	_	
13-99	3260-3263	the	_	_	
13-100	3264-3269	reset	_	_	
13-101	3270-3275	pulse	_	_	
13-102	3275-3276	,	_	_	
13-103	3277-3280	and	_	_	
13-104	3281-3282	(	_	_	
13-105	3282-3284	iv	_	_	
13-106	3284-3285	)	_	_	
13-107	3286-3287	a	_	_	
13-108	3288-3294	sample	_	_	
13-109	3295-3298	and	_	_	
13-110	3299-3303	hold	_	_	
13-111	3304-3311	circuit	_	_	
13-112	3312-3316	that	_	_	
13-113	3317-3322	holds	_	_	
13-114	3323-3326	the	_	_	
13-115	3327-3337	integrator	_	_	
13-116	3338-3343	value	_	_	
13-117	3344-3349	after	_	_	
13-118	3350-3358	exposure	_	_	
13-119	3359-3363	ends	_	_	
13-120	3364-3367	and	_	_	
13-121	3368-3374	drives	_	_	
13-122	3375-3376	a	_	_	
13-123	3377-3383	common	_	_	
13-124	3384-3387	bus	_	_	
13-125	3388-3394	shared	_	_	
13-126	3395-3397	by	_	_	
13-127	3398-3404	column	_	_	
13-128	3405-3407	of	_	_	
13-129	3408-3414	pixels	_	_	
13-130	3415-3417	to	_	_	
13-131	3418-3423	route	_	_	
13-132	3424-3427	the	_	_	
13-133	3428-3434	analog	_	_	
13-134	3435-3440	pixel	_	_	
13-135	3441-3446	value	_	_	
13-136	3447-3449	to	_	_	
13-137	3450-3453	the	_	_	
13-138	3454-3460	column	_	_	
13-139	3461-3468	readout	_	_	
13-140	3469-3476	circuit	_	_	
13-141	3477-3487	integrated	_	_	
13-142	3488-3490	on	_	_	
13-143	3491-3494	the	_	_	
13-144	3495-3499	same	_	_	
13-145	3500-3504	chip	_	_	
13-146	3504-3505	,	_	_	
13-147	3506-3510	when	_	_	
13-148	3511-3515	that	_	_	
13-149	3516-3526	particular	_	_	
13-150	3527-3530	row	_	_	
13-151	3531-3533	is	_	_	
13-152	3534-3542	selected	_	_	
13-153	3542-3543	.	_	_	

#Text=The memory circuit includes: (i) a receiver connected to a bottom plate of the capacitor and receives replica of rest pulses from the first ROIC and generates a digital pulse to drive (ii) a counting memory circuit storing how many time the integrator in the pixel of the first ROIC is reset, and (iii) a digital buffer that drives a common digital bus when a particular row of pixels is selected.
#Text=[0016] In one embodiment, the disclosure relates to an image sensor comprising: a monolithic image sensor front-end readout circuit capacitavely coupled to a back-end memory circuit.
14-1	3544-3547	The	_	_	
14-2	3548-3554	memory	_	_	
14-3	3555-3562	circuit	_	_	
14-4	3563-3571	includes	_	_	
14-5	3571-3572	:	_	_	
14-6	3573-3574	(	_	_	
14-7	3574-3575	i	_	_	
14-8	3575-3576	)	_	_	
14-9	3577-3578	a	_	_	
14-10	3579-3587	receiver	_	_	
14-11	3588-3597	connected	_	_	
14-12	3598-3600	to	_	_	
14-13	3601-3602	a	_	_	
14-14	3603-3609	bottom	_	_	
14-15	3610-3615	plate	_	_	
14-16	3616-3618	of	_	_	
14-17	3619-3622	the	_	_	
14-18	3623-3632	capacitor	_	_	
14-19	3633-3636	and	_	_	
14-20	3637-3645	receives	_	_	
14-21	3646-3653	replica	_	_	
14-22	3654-3656	of	_	_	
14-23	3657-3661	rest	_	_	
14-24	3662-3668	pulses	_	_	
14-25	3669-3673	from	_	_	
14-26	3674-3677	the	_	_	
14-27	3678-3683	first	_	_	
14-28	3684-3688	ROIC	_	_	
14-29	3689-3692	and	_	_	
14-30	3693-3702	generates	_	_	
14-31	3703-3704	a	_	_	
14-32	3705-3712	digital	_	_	
14-33	3713-3718	pulse	_	_	
14-34	3719-3721	to	_	_	
14-35	3722-3727	drive	_	_	
14-36	3728-3729	(	_	_	
14-37	3729-3731	ii	_	_	
14-38	3731-3732	)	_	_	
14-39	3733-3734	a	_	_	
14-40	3735-3743	counting	_	_	
14-41	3744-3750	memory	_	_	
14-42	3751-3758	circuit	_	_	
14-43	3759-3766	storing	_	_	
14-44	3767-3770	how	_	_	
14-45	3771-3775	many	_	_	
14-46	3776-3780	time	_	_	
14-47	3781-3784	the	_	_	
14-48	3785-3795	integrator	_	_	
14-49	3796-3798	in	_	_	
14-50	3799-3802	the	_	_	
14-51	3803-3808	pixel	_	_	
14-52	3809-3811	of	_	_	
14-53	3812-3815	the	_	_	
14-54	3816-3821	first	_	_	
14-55	3822-3826	ROIC	_	_	
14-56	3827-3829	is	_	_	
14-57	3830-3835	reset	_	_	
14-58	3835-3836	,	_	_	
14-59	3837-3840	and	_	_	
14-60	3841-3842	(	_	_	
14-61	3842-3845	iii	_	_	
14-62	3845-3846	)	_	_	
14-63	3847-3848	a	_	_	
14-64	3849-3856	digital	_	_	
14-65	3857-3863	buffer	_	_	
14-66	3864-3868	that	_	_	
14-67	3869-3875	drives	_	_	
14-68	3876-3877	a	_	_	
14-69	3878-3884	common	_	_	
14-70	3885-3892	digital	_	_	
14-71	3893-3896	bus	_	_	
14-72	3897-3901	when	_	_	
14-73	3902-3903	a	_	_	
14-74	3904-3914	particular	_	_	
14-75	3915-3918	row	_	_	
14-76	3919-3921	of	_	_	
14-77	3922-3928	pixels	_	_	
14-78	3929-3931	is	_	_	
14-79	3932-3940	selected	_	_	
14-80	3940-3941	.	_	_	
14-81	3942-3943	[	_	_	
14-82	3943-3947	0016	_	_	
14-83	3947-3948	]	_	_	
14-84	3949-3951	In	_	_	
14-85	3952-3955	one	_	_	
14-86	3956-3966	embodiment	_	_	
14-87	3966-3967	,	_	_	
14-88	3968-3971	the	_	_	
14-89	3972-3982	disclosure	_	_	
14-90	3983-3990	relates	_	_	
14-91	3991-3993	to	_	_	
14-92	3994-3996	an	_	_	
14-93	3997-4002	image	_	_	
14-94	4003-4009	sensor	_	_	
14-95	4010-4020	comprising	_	_	
14-96	4020-4021	:	_	_	
14-97	4022-4023	a	_	_	
14-98	4024-4034	monolithic	_	_	
14-99	4035-4040	image	_	_	
14-100	4041-4047	sensor	_	_	
14-101	4048-4057	front-end	_	_	
14-102	4058-4065	readout	_	_	
14-103	4066-4073	circuit	_	_	
14-104	4074-4086	capacitavely	_	_	
14-105	4087-4094	coupled	_	_	
14-106	4095-4097	to	_	_	
14-107	4098-4099	a	_	_	
14-108	4100-4108	back-end	_	_	
14-109	4109-4115	memory	_	_	
14-110	4116-4123	circuit	_	_	
14-111	4123-4124	.	_	_	

#Text=The front-end readout circuit electronically communicates with a photon-receiving pixel integrated on the same die.
15-1	4125-4128	The	_	_	
15-2	4129-4138	front-end	_	_	
15-3	4139-4146	readout	_	_	
15-4	4147-4154	circuit	_	_	
15-5	4155-4169	electronically	_	_	
15-6	4170-4182	communicates	_	_	
15-7	4183-4187	with	_	_	
15-8	4188-4189	a	_	_	
15-9	4190-4206	photon-receiving	_	_	
15-10	4207-4212	pixel	_	_	
15-11	4213-4223	integrated	_	_	
15-12	4224-4226	on	_	_	
15-13	4227-4230	the	_	_	
15-14	4231-4235	same	_	_	
15-15	4236-4239	die	_	_	
15-16	4239-4240	.	_	_	

#Text=This readout circuit includes: (i) a photon detector for receiving a plurality of photons and providing a current signal corresponding to the received photons, (ii) an integrator for providing a fine intensity estimate for the received photons as a function of the current signal, (iii) a comparator that generates a digital voltage pulse and resets the integrator to a known level whenever the integrator output crosses a pre-determined threshold level, and (iv) a digital driver that drives the top plate of the coupling capacitor using the generated comparator output.
16-1	4241-4245	This	_	_	
16-2	4246-4253	readout	_	_	
16-3	4254-4261	circuit	_	_	
16-4	4262-4270	includes	_	_	
16-5	4270-4271	:	_	_	
16-6	4272-4273	(	_	_	
16-7	4273-4274	i	_	_	
16-8	4274-4275	)	_	_	
16-9	4276-4277	a	_	_	
16-10	4278-4284	photon	_	_	
16-11	4285-4293	detector	_	_	
16-12	4294-4297	for	_	_	
16-13	4298-4307	receiving	_	_	
16-14	4308-4309	a	_	_	
16-15	4310-4319	plurality	_	_	
16-16	4320-4322	of	_	_	
16-17	4323-4330	photons	_	_	
16-18	4331-4334	and	_	_	
16-19	4335-4344	providing	_	_	
16-20	4345-4346	a	_	_	
16-21	4347-4354	current	_	_	
16-22	4355-4361	signal	_	_	
16-23	4362-4375	corresponding	_	_	
16-24	4376-4378	to	_	_	
16-25	4379-4382	the	_	_	
16-26	4383-4391	received	_	_	
16-27	4392-4399	photons	_	_	
16-28	4399-4400	,	_	_	
16-29	4401-4402	(	_	_	
16-30	4402-4404	ii	_	_	
16-31	4404-4405	)	_	_	
16-32	4406-4408	an	_	_	
16-33	4409-4419	integrator	_	_	
16-34	4420-4423	for	_	_	
16-35	4424-4433	providing	_	_	
16-36	4434-4435	a	_	_	
16-37	4436-4440	fine	_	_	
16-38	4441-4450	intensity	_	_	
16-39	4451-4459	estimate	_	_	
16-40	4460-4463	for	_	_	
16-41	4464-4467	the	_	_	
16-42	4468-4476	received	_	_	
16-43	4477-4484	photons	_	_	
16-44	4485-4487	as	_	_	
16-45	4488-4489	a	_	_	
16-46	4490-4498	function	_	_	
16-47	4499-4501	of	_	_	
16-48	4502-4505	the	_	_	
16-49	4506-4513	current	_	_	
16-50	4514-4520	signal	_	_	
16-51	4520-4521	,	_	_	
16-52	4522-4523	(	_	_	
16-53	4523-4526	iii	_	_	
16-54	4526-4527	)	_	_	
16-55	4528-4529	a	_	_	
16-56	4530-4540	comparator	_	_	
16-57	4541-4545	that	_	_	
16-58	4546-4555	generates	_	_	
16-59	4556-4557	a	_	_	
16-60	4558-4565	digital	_	_	
16-61	4566-4573	voltage	_	_	
16-62	4574-4579	pulse	_	_	
16-63	4580-4583	and	_	_	
16-64	4584-4590	resets	_	_	
16-65	4591-4594	the	_	_	
16-66	4595-4605	integrator	_	_	
16-67	4606-4608	to	_	_	
16-68	4609-4610	a	_	_	
16-69	4611-4616	known	_	_	
16-70	4617-4622	level	_	_	
16-71	4623-4631	whenever	_	_	
16-72	4632-4635	the	_	_	
16-73	4636-4646	integrator	_	_	
16-74	4647-4653	output	_	_	
16-75	4654-4661	crosses	_	_	
16-76	4662-4663	a	_	_	
16-77	4664-4678	pre-determined	_	_	
16-78	4679-4688	threshold	_	_	
16-79	4689-4694	level	_	_	
16-80	4694-4695	,	_	_	
16-81	4696-4699	and	_	_	
16-82	4700-4701	(	_	_	
16-83	4701-4703	iv	_	_	
16-84	4703-4704	)	_	_	
16-85	4705-4706	a	_	_	
16-86	4707-4714	digital	_	_	
16-87	4715-4721	driver	_	_	
16-88	4722-4726	that	_	_	
16-89	4727-4733	drives	_	_	
16-90	4734-4737	the	_	_	
16-91	4738-4741	top	_	_	
16-92	4742-4747	plate	_	_	
16-93	4748-4750	of	_	_	
16-94	4751-4754	the	_	_	
16-95	4755-4763	coupling	_	_	
16-96	4764-4773	capacitor	_	_	
16-97	4774-4779	using	_	_	
16-98	4780-4783	the	_	_	
16-99	4784-4793	generated	_	_	
16-100	4794-4804	comparator	_	_	
16-101	4805-4811	output	_	_	
16-102	4811-4812	.	_	_	

#Text=The back-end memory circuit includes: (i) a receiver circuit that detects the output of the digital driver in the front-end readout circuit via capacitive coupling and generates a digital voltage pulse for each received signal, and (ii) a digital counting memory to count the received pulses to provide a coarse digital representation of how many times the integrator is reset.
17-1	4813-4816	The	_	_	
17-2	4817-4825	back-end	_	_	
17-3	4826-4832	memory	_	_	
17-4	4833-4840	circuit	_	_	
17-5	4841-4849	includes	_	_	
17-6	4849-4850	:	_	_	
17-7	4851-4852	(	_	_	
17-8	4852-4853	i	_	_	
17-9	4853-4854	)	_	_	
17-10	4855-4856	a	_	_	
17-11	4857-4865	receiver	_	_	
17-12	4866-4873	circuit	_	_	
17-13	4874-4878	that	_	_	
17-14	4879-4886	detects	_	_	
17-15	4887-4890	the	_	_	
17-16	4891-4897	output	_	_	
17-17	4898-4900	of	_	_	
17-18	4901-4904	the	_	_	
17-19	4905-4912	digital	_	_	
17-20	4913-4919	driver	_	_	
17-21	4920-4922	in	_	_	
17-22	4923-4926	the	_	_	
17-23	4927-4936	front-end	_	_	
17-24	4937-4944	readout	_	_	
17-25	4945-4952	circuit	_	_	
17-26	4953-4956	via	_	_	
17-27	4957-4967	capacitive	_	_	
17-28	4968-4976	coupling	_	_	
17-29	4977-4980	and	_	_	
17-30	4981-4990	generates	_	_	
17-31	4991-4992	a	_	_	
17-32	4993-5000	digital	_	_	
17-33	5001-5008	voltage	_	_	
17-34	5009-5014	pulse	_	_	
17-35	5015-5018	for	_	_	
17-36	5019-5023	each	_	_	
17-37	5024-5032	received	_	_	
17-38	5033-5039	signal	_	_	
17-39	5039-5040	,	_	_	
17-40	5041-5044	and	_	_	
17-41	5045-5046	(	_	_	
17-42	5046-5048	ii	_	_	
17-43	5048-5049	)	_	_	
17-44	5050-5051	a	_	_	
17-45	5052-5059	digital	_	_	
17-46	5060-5068	counting	_	_	
17-47	5069-5075	memory	_	_	
17-48	5076-5078	to	_	_	
17-49	5079-5084	count	_	_	
17-50	5085-5088	the	_	_	
17-51	5089-5097	received	_	_	
17-52	5098-5104	pulses	_	_	
17-53	5105-5107	to	_	_	
17-54	5108-5115	provide	_	_	
17-55	5116-5117	a	_	_	
17-56	5118-5124	coarse	_	_	
17-57	5125-5132	digital	_	_	
17-58	5133-5147	representation	_	_	
17-59	5148-5150	of	_	_	
17-60	5151-5154	how	_	_	
17-61	5155-5159	many	_	_	
17-62	5160-5165	times	_	_	
17-63	5166-5169	the	_	_	
17-64	5170-5180	integrator	_	_	
17-65	5181-5183	is	_	_	
17-66	5184-5189	reset	_	_	
17-67	5189-5190	.	_	_	

#Text=This way, the intensity of the detected photons can be estimated from the sum of the final integrator value and product of the digital counting memory value and voltage swing of the integrator.
18-1	5191-5195	This	_	_	
18-2	5196-5199	way	_	_	
18-3	5199-5200	,	_	_	
18-4	5201-5204	the	_	_	
18-5	5205-5214	intensity	_	_	
18-6	5215-5217	of	_	_	
18-7	5218-5221	the	_	_	
18-8	5222-5230	detected	_	_	
18-9	5231-5238	photons	_	_	
18-10	5239-5242	can	_	_	
18-11	5243-5245	be	_	_	
18-12	5246-5255	estimated	_	_	
18-13	5256-5260	from	_	_	
18-14	5261-5264	the	_	_	
18-15	5265-5268	sum	_	_	
18-16	5269-5271	of	_	_	
18-17	5272-5275	the	_	_	
18-18	5276-5281	final	_	_	
18-19	5282-5292	integrator	_	_	
18-20	5293-5298	value	_	_	
18-21	5299-5302	and	_	_	
18-22	5303-5310	product	_	_	
18-23	5311-5313	of	_	_	
18-24	5314-5317	the	_	_	
18-25	5318-5325	digital	_	_	
18-26	5326-5334	counting	_	_	
18-27	5335-5341	memory	_	_	
18-28	5342-5347	value	_	_	
18-29	5348-5351	and	_	_	
18-30	5352-5359	voltage	_	_	
18-31	5360-5365	swing	_	_	
18-32	5366-5368	of	_	_	
18-33	5369-5372	the	_	_	
18-34	5373-5383	integrator	_	_	
18-35	5383-5384	.	_	_	
