m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dirren/IntelHLS/bicg/test-fpga.prj/verification/tb/sim
vbicg
!s110 1682511916
!i10b 1
!s100 eI=EofP;c[jJQilQn;][J1
IU[8=mf>`>5m=Ta:VP03bn3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1682511397
8../../../components/bicg/bicg/sim/bicg.v
F../../../components/bicg/bicg/sim/bicg.v
L0 6
OE;L;10.7c;67
r1
!s85 0
31
!s108 1682511916.000000
!s107 ../../../components/bicg/bicg/sim/bicg.v|
!s90 +incdir+.|+define+COSIM_LIB|-suppress|14408|../../../components/bicg/bicg/sim/bicg.v|-work|bicg|
!i113 0
o-suppress 14408 -work bicg -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -suppress 14408 +incdir+. +define+COSIM_LIB -work bicg -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
