// Seed: 807545257
`timescale 1ps / 1ps
`define pp_10 0
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    output tri id_9
);
  assign id_9[1] = id_4 - 1;
endmodule
