# DESIGN


## HIGH LEVEL REQUIREMENT






#### COMMUNICATION INFRASTRUCTURE
![image](https://user-images.githubusercontent.com/80807460/124248788-d43ba280-db40-11eb-8c61-0b9a5f69aae8.png)



## LOW LEVEL REQUIREMTS
### CABLE CAPACITY(99004903)
#### ARCHITECTURE
![image](https://user-images.githubusercontent.com/80807460/124281821-c3525780-db67-11eb-8a45-65a55160577b.png)
#### USE CASE DIAGRAM
![image](https://user-images.githubusercontent.com/80807460/124281881-cfd6b000-db67-11eb-82f6-ce9cc555586d.png)



### CURRENT AND VOLTAGE DIVISION(99004900)
#### ARCHITECTURE
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Current%20Voltage%20Flowchart.png)
#### USE CASE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Current%20Voltage.png)

### EQUIVALENT R,L,C SERIES(99004900)
#### ARCHITECTURE
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/eqv%20impedance.jpg)
#### USE CASE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Series%20UML.png)

### EQUIVALENT R,L,C PARALLEL(99004900)
#### ARCHITECTURE
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Parallel%20Flowchart.png)
#### USE CASE DIAGRAM
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Parallel%20UML.png)

### Star Delta Conversion
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Star%20Delta%20%20uml%20diagram.jpg)

### Source Transformation
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/Source%20transformation%20uml.jpg)

### Power Factor
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/powefactor%20uml.jpg)

### Equivalent Impedance
![image](https://github.com/GENESIS2021Q1/sdlc2-team-1/blob/main/6_Images_and_Videos/eqv%20impedance%20uml.jpg)









