

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Wed Dec  5 18:31:14 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.017|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         ?|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_i)
	3  / (!exitcond_i)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%descriptors1_length_s = alloca i32"   --->   Operation 6 'alloca' 'descriptors1_length_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%descriptors0_length_s = alloca i32"   --->   Operation 7 'alloca' 'descriptors0_length_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%keypoints1_length_dc_2 = alloca i32"   --->   Operation 8 'alloca' 'keypoints1_length_dc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%keypoints0_length_dc_2 = alloca i32"   --->   Operation 9 'alloca' 'keypoints0_length_dc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %matches_length, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %descriptors1_length, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %descriptors0_length, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %thresh, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src1_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src0_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.26ns)   --->   "%src0_rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src0_rows)"   --->   Operation 18 'read' 'src0_rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (2.26ns)   --->   "%src0_cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src0_cols)"   --->   Operation 19 'read' 'src0_cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "%src1_rows_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src1_rows)"   --->   Operation 20 'read' 'src1_rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (2.26ns)   --->   "%src1_cols_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src1_cols)"   --->   Operation 21 'read' 'src1_cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (2.26ns)   --->   "%thresh_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %thresh)"   --->   Operation 22 'read' 'thresh_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "%descriptors0_length_s_202 = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %descriptors0_length)"   --->   Operation 23 'read' 'descriptors0_length_s_202' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%extLd = zext i1 %descriptors0_length_s_202 to i32"   --->   Operation 24 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "%descriptors1_length_s_203 = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %descriptors1_length)"   --->   Operation 25 'read' 'descriptors1_length_s_203' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%extLd1 = zext i1 %descriptors1_length_s_203 to i32"   --->   Operation 26 'zext' 'extLd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.26ns)   --->   "%matches_length_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %matches_length)"   --->   Operation 27 'read' 'matches_length_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.97ns)   --->   "store i32 %extLd, i32* %descriptors0_length_s"   --->   Operation 28 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "store i32 %extLd1, i32* %descriptors1_length_s"   --->   Operation 29 'store' <Predicate = true> <Delay = 0.97>
ST_1 : Operation 30 [1/1] (0.97ns)   --->   "br label %0" [./sift.h:761]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ 0, %entry ], [ %i, %.backedge ]"   --->   Operation 31 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.45ns)   --->   "%exitcond_i = icmp eq i2 %i_i, -2" [./sift.h:761]   --->   Operation 32 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 33 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.80ns)   --->   "%i = add i2 %i_i, 1" [./sift.h:761]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %_ifconv, label %1" [./sift.h:761]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.45ns)   --->   "%tmp_422_i = icmp eq i2 %i_i, 0" [./sift.h:762]   --->   Operation 36 'icmp' 'tmp_422_i' <Predicate = (!exitcond_i)> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_422_i, label %2, label %3" [./sift.h:762]   --->   Operation 37 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.97ns)   --->   "%call_ret11_i2 = call fastcc { i32, i32 } @detect([65536 x i8]* %src1_val, i32 %src1_rows_read, i32 %src1_cols_read, [511 x i16]* %keypoints1_val_pt_x, [511 x i16]* %keypoints1_val_pt_y, [511 x i32]* %keypoints1_val_angle_V, [511 x i32]* %keypoints1_val_sigma_V, [511 x i8]* %keypoints1_val_octave, [511 x i8]* %keypoints1_val_layer, [65408 x i8]* %descriptors1_val_val)" [./sift.h:766]   --->   Operation 38 'call' 'call_ret11_i2' <Predicate = (!exitcond_i & !tmp_422_i)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [2/2] (0.97ns)   --->   "%call_ret10_i3 = call fastcc { i32, i32 } @detect([65536 x i8]* %src0_val, i32 %src0_rows_read, i32 %src0_cols_read, [511 x i16]* %keypoints0_val_pt_x, [511 x i16]* %keypoints0_val_pt_y, [511 x i32]* %keypoints0_val_angle_V, [511 x i32]* %keypoints0_val_sigma_V, [511 x i8]* %keypoints0_val_octave, [511 x i8]* %keypoints0_val_layer, [65408 x i8]* %descriptors0_val_val)" [./sift.h:763]   --->   Operation 39 'call' 'call_ret10_i3' <Predicate = (!exitcond_i & tmp_422_i)> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (2.65ns)   --->   "%d_assign = fpext float %thresh_read to double" [./sift.h:769]   --->   Operation 40 'fpext' 'd_assign' <Predicate = (exitcond_i)> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./sift.h:769]   --->   Operation 41 'bitcast' 'ireg_V' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %ireg_V to i63" [./sift.h:769]   --->   Operation 42 'trunc' 'tmp' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./sift.h:769]   --->   Operation 43 'bitselect' 'isneg' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./sift.h:769]   --->   Operation 44 'partselect' 'exp_tmp_V' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1115 = trunc i64 %ireg_V to i52" [./sift.h:769]   --->   Operation 45 'trunc' 'tmp_1115' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.33ns)   --->   "%tmp_421_i = icmp eq i63 %tmp, 0" [./sift.h:769]   --->   Operation 46 'icmp' 'tmp_421_i' <Predicate = (exitcond_i)> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%call_ret11_i2 = call fastcc { i32, i32 } @detect([65536 x i8]* %src1_val, i32 %src1_rows_read, i32 %src1_cols_read, [511 x i16]* %keypoints1_val_pt_x, [511 x i16]* %keypoints1_val_pt_y, [511 x i32]* %keypoints1_val_angle_V, [511 x i32]* %keypoints1_val_sigma_V, [511 x i8]* %keypoints1_val_octave, [511 x i8]* %keypoints1_val_layer, [65408 x i8]* %descriptors1_val_val)" [./sift.h:766]   --->   Operation 47 'call' 'call_ret11_i2' <Predicate = (!tmp_422_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%call_ret5_i = extractvalue { i32, i32 } %call_ret11_i2, 0" [./sift.h:766]   --->   Operation 48 'extractvalue' 'call_ret5_i' <Predicate = (!tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%keypoints1_length_dc = extractvalue { i32, i32 } %call_ret11_i2, 1" [./sift.h:766]   --->   Operation 49 'extractvalue' 'keypoints1_length_dc' <Predicate = (!tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %keypoints1_length_dc, i32* %keypoints1_length_dc_2" [./sift.h:766]   --->   Operation 50 'store' <Predicate = (!tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.97ns)   --->   "store i32 %call_ret5_i, i32* %descriptors1_length_s" [./sift.h:766]   --->   Operation 51 'store' <Predicate = (!tmp_422_i)> <Delay = 0.97>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 52 'br' <Predicate = (!tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (0.00ns)   --->   "%call_ret10_i3 = call fastcc { i32, i32 } @detect([65536 x i8]* %src0_val, i32 %src0_rows_read, i32 %src0_cols_read, [511 x i16]* %keypoints0_val_pt_x, [511 x i16]* %keypoints0_val_pt_y, [511 x i32]* %keypoints0_val_angle_V, [511 x i32]* %keypoints0_val_sigma_V, [511 x i8]* %keypoints0_val_octave, [511 x i8]* %keypoints0_val_layer, [65408 x i8]* %descriptors0_val_val)" [./sift.h:763]   --->   Operation 53 'call' 'call_ret10_i3' <Predicate = (tmp_422_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%call_ret4_i = extractvalue { i32, i32 } %call_ret10_i3, 0" [./sift.h:763]   --->   Operation 54 'extractvalue' 'call_ret4_i' <Predicate = (tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%keypoints0_length_dc = extractvalue { i32, i32 } %call_ret10_i3, 1" [./sift.h:763]   --->   Operation 55 'extractvalue' 'keypoints0_length_dc' <Predicate = (tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %keypoints0_length_dc, i32* %keypoints0_length_dc_2" [./sift.h:763]   --->   Operation 56 'store' <Predicate = (tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.97ns)   --->   "store i32 %call_ret4_i, i32* %descriptors0_length_s" [./sift.h:763]   --->   Operation 57 'store' <Predicate = (tmp_422_i)> <Delay = 0.97>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %.backedge" [./sift.h:764]   --->   Operation 58 'br' <Predicate = (tmp_422_i)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 8.43>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%descriptors1_length_1 = load i32* %descriptors1_length_s" [./sift.h:769]   --->   Operation 60 'load' 'descriptors1_length_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%descriptors0_length_1 = load i32* %descriptors0_length_s" [./sift.h:769]   --->   Operation 61 'load' 'descriptors0_length_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_i = zext i11 %exp_tmp_V to i12" [./sift.h:769]   --->   Operation 62 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_204 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1115)" [./sift.h:769]   --->   Operation 63 'bitconcatenate' 'tmp_i_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_i_204 to i54" [./sift.h:769]   --->   Operation 64 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.67ns)   --->   "%man_V_5 = sub i54 0, %p_Result_s" [./sift.h:769]   --->   Operation 65 'sub' 'man_V_5' <Predicate = (isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.53ns)   --->   "%man_V_6 = select i1 %isneg, i54 %man_V_5, i54 %p_Result_s" [./sift.h:769]   --->   Operation 66 'select' 'man_V_6' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_i" [./sift.h:769]   --->   Operation 67 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.11ns)   --->   "%tmp_424_i = icmp sgt i12 %F2, 16" [./sift.h:769]   --->   Operation 68 'icmp' 'tmp_424_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.26ns)   --->   "%tmp_425_i = add i12 -16, %F2" [./sift.h:769]   --->   Operation 69 'add' 'tmp_425_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.26ns)   --->   "%tmp_426_i = sub i12 16, %F2" [./sift.h:769]   --->   Operation 70 'sub' 'tmp_426_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_424_i, i12 %tmp_425_i, i12 %tmp_426_i" [./sift.h:769]   --->   Operation 71 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sh_amt_cast_i = sext i12 %sh_amt to i32" [./sift.h:769]   --->   Operation 72 'sext' 'sh_amt_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.11ns)   --->   "%tmp_427_i = icmp eq i12 %F2, 16" [./sift.h:769]   --->   Operation 73 'icmp' 'tmp_427_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_1116 = trunc i54 %man_V_6 to i32" [./sift.h:769]   --->   Operation 74 'trunc' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.11ns)   --->   "%tmp_429_i = icmp ult i12 %sh_amt, 54" [./sift.h:769]   --->   Operation 75 'icmp' 'tmp_429_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_1117 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./sift.h:769]   --->   Operation 76 'partselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.94ns)   --->   "%icmp = icmp eq i7 %tmp_1117, 0" [./sift.h:769]   --->   Operation 77 'icmp' 'icmp' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_432_i = zext i32 %sh_amt_cast_i to i54" [./sift.h:769]   --->   Operation 78 'zext' 'tmp_432_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_433_i = ashr i54 %man_V_6, %tmp_432_i" [./sift.h:769]   --->   Operation 79 'ashr' 'tmp_433_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_1118 = trunc i54 %tmp_433_i to i32" [./sift.h:769]   --->   Operation 80 'trunc' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node newSel15)   --->   "%tmp_435_i = select i1 %isneg, i32 -1, i32 0" [./sift.h:769]   --->   Operation 81 'select' 'tmp_435_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%tmp_436_i = shl i32 %tmp_1116, %sh_amt_cast_i" [./sift.h:769]   --->   Operation 82 'shl' 'tmp_436_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp1 = xor i1 %tmp_421_i, true" [./sift.h:769]   --->   Operation 83 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%sel_tmp2 = and i1 %tmp_427_i, %sel_tmp1" [./sift.h:769]   --->   Operation 84 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_421_i, %tmp_427_i" [./sift.h:769]   --->   Operation 85 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./sift.h:769]   --->   Operation 86 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_424_i, %sel_tmp6" [./sift.h:769]   --->   Operation 87 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = xor i1 %tmp_429_i, true" [./sift.h:769]   --->   Operation 88 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./sift.h:769]   --->   Operation 89 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp15 = and i1 %sel_tmp7, %tmp_429_i" [./sift.h:769]   --->   Operation 90 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_424_i" [./sift.h:769]   --->   Operation 91 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21 = xor i1 %sel_tmp21_demorgan, true" [./sift.h:769]   --->   Operation 92 'xor' 'sel_tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp22 = and i1 %icmp, %sel_tmp21" [./sift.h:769]   --->   Operation 93 'and' 'sel_tmp22' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (2.17ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp22, i32 %tmp_436_i, i32 %tmp_1118" [./sift.h:769]   --->   Operation 94 'select' 'newSel' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp22, %sel_tmp15" [./sift.h:769]   --->   Operation 95 'or' 'or_cond' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.47ns) (out node of the LUT)   --->   "%newSel15 = select i1 %sel_tmp9, i32 %tmp_435_i, i32 %tmp_1116" [./sift.h:769]   --->   Operation 96 'select' 'newSel15' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_cond4)   --->   "%or_cond3 = or i1 %sel_tmp9, %sel_tmp2" [./sift.h:769]   --->   Operation 97 'or' 'or_cond3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node newSel17)   --->   "%newSel16 = select i1 %or_cond, i32 %newSel, i32 %newSel15" [./sift.h:769]   --->   Operation 98 'select' 'newSel16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond4 = or i1 %or_cond, %or_cond3" [./sift.h:769]   --->   Operation 99 'or' 'or_cond4' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.45ns) (out node of the LUT)   --->   "%newSel17 = select i1 %or_cond4, i32 %newSel16, i32 0" [./sift.h:769]   --->   Operation 100 'select' 'newSel17' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [2/2] (1.31ns)   --->   "%call_ret_i1 = call fastcc i32 @"match<511>"([65408 x i8]* %descriptors0_val_val, i32 %descriptors0_length_1, [65408 x i8]* %descriptors1_val_val, i32 %descriptors1_length_1, i32 %newSel17, [511 x i16]* %matches_val_idx0, [511 x i16]* %matches_val_idx1, i1 %matches_length_read)" [./sift.h:769]   --->   Operation 101 'call' 'call_ret_i1' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 2.26>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%keypoints1_length_dc_1 = load i32* %keypoints1_length_dc_2"   --->   Operation 102 'load' 'keypoints1_length_dc_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%keypoints0_length_dc_1 = load i32* %keypoints0_length_dc_2"   --->   Operation 103 'load' 'keypoints0_length_dc_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (0.00ns)   --->   "%call_ret_i1 = call fastcc i32 @"match<511>"([65408 x i8]* %descriptors0_val_val, i32 %descriptors0_length_1, [65408 x i8]* %descriptors1_val_val, i32 %descriptors1_length_1, i32 %newSel17, [511 x i16]* %matches_val_idx0, [511 x i16]* %matches_val_idx1, i1 %matches_length_read)" [./sift.h:769]   --->   Operation 104 'call' 'call_ret_i1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keypoints0_length_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %keypoints0_length_out, i32 %keypoints0_length_dc_1)"   --->   Operation 106 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %keypoints1_length_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %keypoints1_length_out, i32 %keypoints1_length_dc_1)"   --->   Operation 108 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %matches_length_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %matches_length_out, i32 %call_ret_i1)" [./sift.h:769]   --->   Operation 110 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 111 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.24ns
The critical path consists of the following:
	fifo read on port 'descriptors0_length' [68]  (2.26 ns)
	'store' operation of variable 'extLd' on local variable 'descriptors0_length_s' [73]  (0.978 ns)

 <State 2>: 4ns
The critical path consists of the following:
	'fpext' operation ('d', ./sift.h:769) [106]  (2.66 ns)
	'icmp' operation ('tmp_421_i', ./sift.h:769) [117]  (1.34 ns)

 <State 3>: 0.978ns
The critical path consists of the following:
	'call' operation ('call_ret11_i2', ./sift.h:766) to 'detect' [86]  (0 ns)
	'store' operation (./sift.h:766) of variable 'call_ret5_i', ./sift.h:766 on local variable 'descriptors1_length_s' [90]  (0.978 ns)

 <State 4>: 8.44ns
The critical path consists of the following:
	'sub' operation ('F2', ./sift.h:769) [118]  (1.27 ns)
	'add' operation ('tmp_425_i', ./sift.h:769) [120]  (1.27 ns)
	'select' operation ('sh_amt', ./sift.h:769) [122]  (0.557 ns)
	'icmp' operation ('icmp', ./sift.h:769) [128]  (0.946 ns)
	'and' operation ('sel_tmp22', ./sift.h:769) [144]  (0.464 ns)
	'select' operation ('newSel', ./sift.h:769) [145]  (2.17 ns)
	'select' operation ('newSel16', ./sift.h:769) [149]  (0 ns)
	'select' operation ('newSel17', ./sift.h:769) [151]  (0.457 ns)
	'call' operation ('call_ret_i1', ./sift.h:769) to 'match<511>' [152]  (1.31 ns)

 <State 5>: 2.26ns
The critical path consists of the following:
	'load' operation ('keypoints1_length_dc_1') on local variable 'keypoints1_length_dc_2' [104]  (0 ns)
	fifo write on port 'keypoints1_length_out' [156]  (2.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
