
---------- Begin Simulation Statistics ----------
final_tick                               378673494000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91699                       # Simulator instruction rate (inst/s)
host_mem_usage                                1008472                       # Number of bytes of host memory used
host_op_rate                                   178470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1374.06                       # Real time elapsed on the host
host_tick_rate                              275586588                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   126000004                       # Number of instructions simulated
sim_ops                                     245229560                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.378673                       # Number of seconds simulated
sim_ticks                                378673494000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              87.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        87.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      6396460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     36345171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42741632                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61407.510645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 54016.515968                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54733.248119                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       123000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 59407.510645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 52200.058319                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53282.957582                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6318251                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     35616785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        41935036                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4802620000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  39344874000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  44147619000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.020041                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        78209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       728386                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        806596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       285995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       285995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       123000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4646202000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  23092836000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27739161000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.012172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        78209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       442391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       520601                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3950484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     15266170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19216656                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       130000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 59566.332929                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 51443.560863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53429.260147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       128000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 57566.332929                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 49635.662420                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51614.220507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3900245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     15110861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19011107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2992553000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   7989647994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10982330994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.012717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.010173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        50239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       155309                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       205549                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4136                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       128000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2892075000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   7503571995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10395774995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012717                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.009902                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010481                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        50239                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       151173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       201413                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.585497                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    19.857143                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2041                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        50179                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          278                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     10346944                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     51611341                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61958288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60687.383221                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 53564.320262                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54468.430901                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 58687.383221                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 51546.940170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52817.446746                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10218496                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     50727646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60946143                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   7795173000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  47334521994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55129949994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.012414                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016336                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       128448                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       883695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1012145                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       290131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       290131                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7538277000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  30596407995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38134935995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012414                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.011501                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       128448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       593564                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       722014                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     10346944                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     51611341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61958288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60687.383221                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 53564.320262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54468.430901                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 58687.383221                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 51546.940170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52817.446746                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10218496                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     50727646                       # number of overall hits
system.cpu.dcache.overall_hits::total        60946143                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       255000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   7795173000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  47334521994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55129949994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.012414                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016336                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       128448                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       883695                       # number of overall misses
system.cpu.dcache.overall_misses::total       1012145                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       290131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       290131                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       251000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7538277000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  30596407995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38134935995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012414                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.011501                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011653                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       128448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       593564                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       722014                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 719444                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          550                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             85.596076                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        124637044                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000923                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   343.571788                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   680.027075                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.335519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.664089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999609                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            720468                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         124637044                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.599786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            61669234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       448381                       # number of writebacks
system.cpu.dcache.writebacks::total            448381                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003831                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.068966                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     34609781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     33287694                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     67897480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        79400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 29649.977482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 27642.016667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27872.875317                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        70250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 27649.977482                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 27002.189738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27084.613773                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     33579473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     25355480                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        58934953                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       397000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  30548609000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst 219262391598                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 249811397598                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.029769                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.238293                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.132001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      1030308                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      7932214                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       8962527                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       863021                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       863022                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  28487993000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst 190883690680                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 219371964680                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.029769                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.212367                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.119290                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      1030308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      7069193                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      8099505                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.564280                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs             11131                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs        95329                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     34609781                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     33287694                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     67897480                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 29649.977482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 27642.016667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27872.875317                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 27649.977482                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 27002.189738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27084.613773                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst     33579473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     25355480                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         58934953                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       397000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  30548609000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst 219262391598                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 249811397598                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.029769                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.238293                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.132001                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      1030308                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      7932214                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        8962527                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       863021                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       863022                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  28487993000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst 190883690680                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 219371964680                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.029769                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.212367                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.119290                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      1030308                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      7069193                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      8099505                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     34609781                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     33287694                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     67897480                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 29649.977482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 27642.016667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27872.875317                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 27649.977482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 27002.189738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27084.613773                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst     33579473                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     25355480                       # number of overall hits
system.cpu.icache.overall_hits::total        58934953                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       397000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  30548609000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst 219262391598                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 249811397598                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.029769                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.238293                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.132001                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      1030308                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      7932214                       # number of overall misses
system.cpu.icache.overall_misses::total       8962527                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       863021                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       863022                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  28487993000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst 190883690680                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 219371964680                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.029769                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.212367                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.119290                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      1030308                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      7069193                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      8099505                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                8098375                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              8.276365                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        143894465                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000744                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    85.130421                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   170.827906                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.332541                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.667297                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           8099505                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         143894465                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.959071                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            67034458                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      8098375                       # number of writebacks
system.cpu.icache.writebacks::total           8098375                       # number of writebacks
system.cpu.idleCycles                             212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.080460                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.076628                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.011494                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011494                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.091954                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              261                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   378665428000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   569                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        64881                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         64881                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82765.699463                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82765.699463                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  50149227087                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  50149227087                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       605918                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         605918                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      1030308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      7067549                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8097861                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       113500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 131311.494424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 114124.832654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116587.923610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        93500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 111311.494424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94743.139418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97148.917563                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst       996683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      6866552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            7863237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   4415349000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst  22938748989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  27354324989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.032636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.028439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst        33625                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst       200997                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           234624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst         3053                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3053                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   3742849000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst  18753835989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  22496871989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.032636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.028007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.028597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        33625                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst       197944                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       231571                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        50239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data       149709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            199949                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 128044.701251                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 111761.171141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116172.595294                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       105000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 108044.701251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 91783.434830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96190.343451                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        34490                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data       107323                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141813                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2016576000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   4737109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6753810000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.313482                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.283123                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.290754                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        15749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        42386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58136                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.switch_cpus_1.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1701596000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3888497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5590198000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.313482                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.282989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.290654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        15749                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        42366                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58116                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        78209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data       442309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        520519                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       120000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 153986.973513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 123328.747960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127817.972349                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 133986.973513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 104239.834292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108672.585867                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        57482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       321487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            378969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3191688000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  14900825986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18092633986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.265021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.273162                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.271940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        20727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       120822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          141550                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data         2457                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2457                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2777148000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  12338347986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15115595986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.265021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.267607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.267220                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        20727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       118365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       139093                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         1546                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1546                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data   749.521989                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   749.521989                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 30019.120459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 30019.120459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1023                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1023                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data       392000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       392000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.338292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.338292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.switch_cpus_1.data          523                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                523                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     15700000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15700000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.338292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.338292                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          523                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           523                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      8086958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8086958                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8086958                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8086958                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       448381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       448381                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       448381                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           448381                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      1030308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       128448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst      7067549                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       592018                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8818329                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 131311.494424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 142786.051102                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 114124.832654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 120324.585719                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120192.417801                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 111311.494424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 122786.051102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94743.139418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 100956.535989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100757.185445                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst       996683                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        91972                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst      6866552                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       428810                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8384019                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst   4415349000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5208264000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst  22938748989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  19637934986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      52200768975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.032636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.283975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.028439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.275681                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.049251                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        33625                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        36476                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst       200997                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       163208                       # number of demand (read+write) misses
system.l2.demand_misses::total                 434310                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus_1.inst         3053                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data         2477                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   3742849000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4478744000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst  18753835989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  16226844986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43202665975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.032636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.283975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.028007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.271497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst        33625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        36476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst       197944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       160731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            428780                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      1030308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       128448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      7067549                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       592018                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8818329                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 131311.494424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 142786.051102                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 114124.832654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 120324.585719                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120192.417801                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82765.699463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 111311.494424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 122786.051102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94743.139418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 100956.535989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90221.391229                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst       996683                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        91972                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst      6866552                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       428810                       # number of overall hits
system.l2.overall_hits::total                 8384019                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       227000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   4415349000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5208264000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst  22938748989                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  19637934986                       # number of overall miss cycles
system.l2.overall_miss_latency::total     52200768975                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.032636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.283975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.028439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.275681                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.049251                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        33625                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        36476                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst       200997                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       163208                       # number of overall misses
system.l2.overall_misses::total                434310                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus_1.inst         3053                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data         2477                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5530                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  50149227087                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   3742849000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4478744000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst  18753835989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  16226844986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  93351893062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.032636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.283975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.028007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.271497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       605918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        33625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        36476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst       197944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       160731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1034698                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           840891                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1718                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              843547                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 25073                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        1126736                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1069                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          533                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          714                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.l2.tags.avg_refs                     16.040135                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                142136520                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     386.676253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.004474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.005281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1925.816916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   365.536426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   226.120289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   799.419396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   388.453131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.094403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.470170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.089242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.055205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.195171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.094837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999031                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1880                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2216                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.458984                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   1130832                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 142136520                       # Number of tag accesses
system.l2.tags.tagsinuse                  4092.032165                       # Cycle average of tags in use
system.l2.tags.total_refs                    18138698                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                    224510                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              206495                       # number of writebacks
system.l2.writebacks::total                    206495                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     310597.10                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                52775.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    206424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    583039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     33625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     36108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples    197942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    158128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     34025.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       170.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        34.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5682996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     33454721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39138055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     98685207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5682996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      6164847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst     33454721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     27166327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171154773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34899934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     98685207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5682996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      6164847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     33454721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     27166327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            206054707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34899934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34899934                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       341913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    227.470450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.544134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.213494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        89020     26.04%     26.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       165073     48.28%     74.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31715      9.28%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23090      6.75%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10461      3.06%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4981      1.46%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4194      1.23%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2791      0.82%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10588      3.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       341913                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               64566144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                64811776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  245632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13209728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             13215680                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      2152000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst     12668416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14820544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     37369472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst      2152000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      2334464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst     12668416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     10287168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           64811776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13215680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13215680                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       583898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        33625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        36476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst       197944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       160737                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     54949.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     59874.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     71464.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     43261.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     49605.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     37314496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      2152000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2310912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst     12668288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     10120192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 338.022074499886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 338.022074499886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 98540026.147169411182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5682996.127529327758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 6102650.533020935021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 33454382.735328182578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 26725377.298258960247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       102000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  32084784744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   2013275500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2606744017                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst   8563414885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   7973485792                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       206495                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  43404846.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     13209728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 34884216.110462695360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 8962883781493                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    71                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        11795                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             2212333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             195730                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        11795                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       583898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        33625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        36476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst       197944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       160737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1012684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       206495                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             206495                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             63334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             71461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             95235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             86247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             52686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             53025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             55328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            56461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            71240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            71927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12349                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.006532732500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        11795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.527681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.596894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.982618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9986     84.66%     84.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1724     14.62%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           65      0.55%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           10      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            7      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11795                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  380502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  303233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  244984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   37250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   24561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   11623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1012684                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1012684                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1012684                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 74.35                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   750118                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   3838                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 5044230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  378673463000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             53241890688                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  34326028188                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        11795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.499110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.456832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.218628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4081     34.60%     34.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              202      1.71%     36.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5606     47.53%     83.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1472     12.48%     96.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              357      3.03%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.43%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.17%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   206495                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               206495                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     206495                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                59.69                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  123211                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          14257596960                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1275246840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     84838599360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            487.086076                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1690665753                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10273120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  69565875750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  89019691079                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   22075421416                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 186048720002                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           1056014880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                677790795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     34183560000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              3715513200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         24285655680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      19606346340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           184446586245                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         344633338081                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              540577980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          14139925020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1166054820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     78092535930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            476.727641                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1903632005                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9852960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  81982608250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  91506349172                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   22172791943                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 171255152630                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           1113081120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                619769040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     35138399520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              3487647240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         23292397440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      22927681860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           180524121330                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         344744011552                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              536840460                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3033830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3033830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3033830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     78027456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     78027456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78027456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2873834104                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5273295158                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1013217                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1013217    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1013217                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1008668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2021146                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             954578                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       206495                       # Transaction distribution
system.membus.trans_dist::CleanEvict           801434                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              533                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58106                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        954578                       # Transaction distribution
system.switch_cpus.Branches                   5980736                       # Number of branches fetched
system.switch_cpus.committedInsts            26000001                       # Number of instructions committed
system.switch_cpus.committedOps              51019128                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses             6396460                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 24904                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses             3950484                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2546                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000021                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            34609781                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 60892                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999979                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                125950565                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       125947882.168290                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     28709125                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     16738682                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      4686033                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         491019                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                491019                       # number of float instructions
system.switch_cpus.num_fp_register_reads       670645                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       247779                       # number of times the floating registers were written
system.switch_cpus.num_func_calls              700801                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        2682.831710                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      50551275                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             50551275                       # number of integer instructions
system.switch_cpus.num_int_register_reads     97301907                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     40969001                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             6395480                       # Number of load instructions
system.switch_cpus.num_mem_refs              10345734                       # number of memory refs
system.switch_cpus.num_store_insts            3950254                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        227468      0.45%      0.45% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          40076253     78.55%     79.00% # Class of executed instruction
system.switch_cpus.op_class::IntMult            39308      0.08%     79.07% # Class of executed instruction
system.switch_cpus.op_class::IntDiv             99369      0.19%     79.27% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           16484      0.03%     79.30% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     79.30% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt             592      0.00%     79.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     79.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     79.30% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     79.30% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     79.30% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     79.30% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd              158      0.00%     79.30% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     79.30% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            20419      0.04%     79.34% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     79.34% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt            37654      0.07%     79.42% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          155052      0.30%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShift            112      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd           73      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          334      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv           30      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult           88      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     79.72% # Class of executed instruction
system.switch_cpus.op_class::MemRead          6366891     12.48%     92.20% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         3749612      7.35%     99.55% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead        28589      0.06%     99.61% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       200642      0.39%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           51019128                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 378673494000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     54102589                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect       990571                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8566232                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     58151610                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     10292024                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     54102589                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     43810565                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      58151610                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2991558                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      6833499                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       136041691                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       82946181                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8571340                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         22629783                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events      7827632                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls        49317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    184575548                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    194210424                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    192581461                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.008459                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.017007                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    134389079     69.78%     69.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     17302516      8.98%     78.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      9600668      4.99%     83.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11063685      5.74%     89.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      5500799      2.86%     92.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3083484      1.60%     93.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2221341      1.15%     95.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1592257      0.83%     95.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8      7827632      4.06%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    192581461                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          1557399                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1337091                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       192960698                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            24666813                       # Number of loads committed
system.switch_cpus_1.commit.membars             32640                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       531295      0.27%      0.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    152613172     78.58%     78.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       168201      0.09%     78.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       307543      0.16%     79.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        55453      0.03%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           16      0.00%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd          494      0.00%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        36122      0.02%     79.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     79.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        77714      0.04%     79.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       484536      0.25%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift          337      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd           75      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt         2839      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv           21      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult           61      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     24602915     12.67%     92.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     14507964      7.47%     99.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead        63898      0.03%     99.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       757768      0.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    194210424                       # Class of committed instruction
system.switch_cpus_1.commit.refs             39932545                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           194210424                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.527149                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.527149                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31169090                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    452282448                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      118041826                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        59984992                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8601512                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4677093                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          39285801                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1205927                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses          20605438                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              181645                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          58151610                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        33287778                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            84887383                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      5085539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles         7587                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            245475225                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         7595                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles          409                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles        42834                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      17203024                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               18                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.230108                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    128927179                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     13283582                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.971353                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    222474517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.172270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.369884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      150498956     67.65%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        3064789      1.38%     69.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3041035      1.37%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        3453582      1.55%     71.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        3205008      1.44%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3768471      1.69%     75.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3832868      1.72%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3770906      1.69%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       47838902     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    222474517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         2251314                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         768855                       # number of floating regfile writes
system.switch_cpus_1.idleCycles              30240346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     11055832                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       31736933                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.197677                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           59856908                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         20594313                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      22780210                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     50907249                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       178623                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       475511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     27882020                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    378777857                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     39262595                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     16403022                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    302670772                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        42160                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      1714247                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8601512                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1776693                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         1647                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      1828897                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        42569                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        44351                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        80871                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     26240434                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     12616287                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        44351                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      9162858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1892974                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       320344079                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           295020442                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.657669                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       210680298                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.167404                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            298640248                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      403798588                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     242387657                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.395703                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.395703                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2950749      0.92%      0.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    250243896     78.43%     79.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       226228      0.07%     79.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       327227      0.10%     79.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        58574      0.02%     79.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     79.54% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         4695      0.00%     79.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            2      0.00%     79.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            2      0.00%     79.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     79.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd          777      0.00%     79.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66240      0.02%     79.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     79.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        95947      0.03%     79.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       507956      0.16%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift          750      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd          111      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt         4194      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv           73      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult          322      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     42252617     13.24%     93.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     21355143      6.69%     99.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       117695      0.04%     99.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       860596      0.27%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    319073794                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1836175                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      3649879                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1732525                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      2348031                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           5304163                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.016624                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4947859     93.28%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           19      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            4      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     93.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         1819      0.03%     93.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     93.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt          175      0.00%     93.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc          486      0.01%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift          137      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     93.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       227208      4.28%     97.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        93392      1.76%     99.38% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          914      0.02%     99.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        32150      0.61%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    319591033                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    864214822                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    293287917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    561036986                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        378238915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       319073794                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       538942                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    184567418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1938433                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       489625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    254179390                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    222474517                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.434204                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.231288                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    136774645     61.48%     61.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     16606294      7.46%     68.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     14193084      6.38%     75.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     11552416      5.19%     80.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     11140718      5.01%     85.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     11271643      5.07%     90.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     11350718      5.10%     95.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      6281303      2.82%     98.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      3303696      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    222474517                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.262584                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses          33295995                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses              333007                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      2661030                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      2242692                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     50907249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     27882020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     135640323                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           10                       # number of misc regfile writes
system.switch_cpus_1.numCycles              252714863                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 378673494000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles      26979406                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    219271765                       # Number of HB maps that are committed
system.switch_cpus_1.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus_1.rename.IQFullEvents       941012                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      121292285                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents        92024                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       155547                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1038525733                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    428713126                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    471359971                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        60839220                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      3295151                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8601512                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      4739376                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      252088169                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2621499                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    617328671                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        22714                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         1096                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         5529528                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts         1062                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          563539801                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         787994682                       # The number of ROB writes
system.switch_cpus_1.timesIdled               2750561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     24295741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2163472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26459213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1036559104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     74806336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1111365440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 378673494000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        34733327837                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       24299990523                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2165369578                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  13320896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10826188                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021253                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144805                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10596999     97.88%     97.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 228286      2.11%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    903      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10826188                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        21930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          903                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8818769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       206348                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17639653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         207251                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         2006254                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           8620024                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       654876                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      8098375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1191304                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           877874                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1546                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           199949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          199949                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8099505                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       520519                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
