lib_name: bag_serdes_ec
cell_name: qdr_tapx_column
pins: [ "VDD", "VSS", "clkp", "clkn", "casc<3:0>", "inn_a", "inp_d<3:0>", "bias_d<3:0>", "bias_s<3:0>", "bias_m<3:0>", "sgnp<3:0>", "outn_a<3:0>", "inp_a", "inn_d<3:0>", "scan_div<3:2>", "en<3:0>", "outp<3:0>", "outn<3:0>", "outp_a<3:0>", "sgnn<3:0>", "en_div", "bias_a<3:0>", "outp_d<3:0>", "outn_d<3:0>" ]
instances:
  X3:
    lib_name: bag_serdes_ec
    cell_name: qdr_tapx_summer
    instpins:
      en<3:1>:
        direction: input
        net_name: "en<3:1>"
        num_bits: 3
      sgnp:
        direction: input
        net_name: "sgnp<2>"
        num_bits: 1
      sgnn:
        direction: input
        net_name: "sgnn<2>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outn_a:
        direction: output
        net_name: "outn_a<3>"
        num_bits: 1
      outn_d:
        direction: output
        net_name: "outn_d<3>"
        num_bits: 1
      outn_s:
        direction: output
        net_name: "outn<2>"
        num_bits: 1
      outp_a:
        direction: output
        net_name: "outp_a<3>"
        num_bits: 1
      outp_d:
        direction: output
        net_name: "outp_d<3>"
        num_bits: 1
      outp_s:
        direction: output
        net_name: "outp<2>"
        num_bits: 1
      biasn_m:
        direction: input
        net_name: "bias_m<2>"
        num_bits: 1
      biasn_s:
        direction: input
        net_name: "bias_s<2>"
        num_bits: 1
      biasp_a:
        direction: input
        net_name: "bias_a<3>"
        num_bits: 1
      biasp_d:
        direction: input
        net_name: "bias_d<3>"
        num_bits: 1
      casc:
        direction: input
        net_name: "casc<2>"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      inn_a:
        direction: input
        net_name: "inn_a"
        num_bits: 1
      inn_d:
        direction: input
        net_name: "inn_d<0>"
        num_bits: 1
      inp_a:
        direction: input
        net_name: "inp_a"
        num_bits: 1
      inp_d:
        direction: input
        net_name: "inp_d<0>"
        num_bits: 1
      pulse_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setn:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setp:
        direction: input
        net_name: "VSS"
        num_bits: 1
  X0:
    lib_name: bag_serdes_ec
    cell_name: qdr_tapx_summer
    instpins:
      en<3:1>:
        direction: input
        net_name: "en<0>,en<3:2>"
        num_bits: 3
      sgnp:
        direction: input
        net_name: "sgnp<3>"
        num_bits: 1
      sgnn:
        direction: input
        net_name: "sgnn<3>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outn_a:
        direction: output
        net_name: "outn_a<0>"
        num_bits: 1
      outn_d:
        direction: output
        net_name: "outn_d<0>"
        num_bits: 1
      outn_s:
        direction: output
        net_name: "outn<3>"
        num_bits: 1
      outp_a:
        direction: output
        net_name: "outp_a<0>"
        num_bits: 1
      outp_d:
        direction: output
        net_name: "outp_d<0>"
        num_bits: 1
      outp_s:
        direction: output
        net_name: "outp<3>"
        num_bits: 1
      biasn_m:
        direction: input
        net_name: "bias_m<3>"
        num_bits: 1
      biasn_s:
        direction: input
        net_name: "bias_s<3>"
        num_bits: 1
      biasp_a:
        direction: input
        net_name: "bias_a<0>"
        num_bits: 1
      biasp_d:
        direction: input
        net_name: "bias_d<0>"
        num_bits: 1
      casc:
        direction: input
        net_name: "casc<3>"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inn_a:
        direction: input
        net_name: "inn_a"
        num_bits: 1
      inn_d:
        direction: input
        net_name: "inn_d<1>"
        num_bits: 1
      inp_a:
        direction: input
        net_name: "inp_a"
        num_bits: 1
      inp_d:
        direction: input
        net_name: "inp_d<1>"
        num_bits: 1
      pulse_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setn:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setp:
        direction: input
        net_name: "VSS"
        num_bits: 1
  X2:
    lib_name: bag_serdes_ec
    cell_name: qdr_tapx_summer
    instpins:
      en<3:1>:
        direction: input
        net_name: "en<2:0>"
        num_bits: 3
      sgnp:
        direction: input
        net_name: "sgnp<1>"
        num_bits: 1
      sgnn:
        direction: input
        net_name: "sgnn<1>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outn_a:
        direction: output
        net_name: "outn_a<2>"
        num_bits: 1
      outn_d:
        direction: output
        net_name: "outn_d<2>"
        num_bits: 1
      outn_s:
        direction: output
        net_name: "outn<1>"
        num_bits: 1
      outp_a:
        direction: output
        net_name: "outp_a<2>"
        num_bits: 1
      outp_d:
        direction: output
        net_name: "outp_d<2>"
        num_bits: 1
      outp_s:
        direction: output
        net_name: "outp<1>"
        num_bits: 1
      biasn_m:
        direction: input
        net_name: "bias_m<1>"
        num_bits: 1
      biasn_s:
        direction: input
        net_name: "bias_s<1>"
        num_bits: 1
      biasp_a:
        direction: input
        net_name: "bias_a<2>"
        num_bits: 1
      biasp_d:
        direction: input
        net_name: "bias_d<2>"
        num_bits: 1
      casc:
        direction: input
        net_name: "casc<1>"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkp"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkn"
        num_bits: 1
      inn_a:
        direction: input
        net_name: "inn_a"
        num_bits: 1
      inn_d:
        direction: input
        net_name: "inn_d<3>"
        num_bits: 1
      inp_a:
        direction: input
        net_name: "inp_a"
        num_bits: 1
      inp_d:
        direction: input
        net_name: "inp_d<3>"
        num_bits: 1
      pulse_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setn:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setp:
        direction: input
        net_name: "VSS"
        num_bits: 1
  X1:
    lib_name: bag_serdes_ec
    cell_name: qdr_tapx_summer
    instpins:
      en<3:1>:
        direction: input
        net_name: "en<1:0>,en<3>"
        num_bits: 3
      sgnp:
        direction: input
        net_name: "sgnp<0>"
        num_bits: 1
      sgnn:
        direction: input
        net_name: "sgnn<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      outn_a:
        direction: output
        net_name: "outn_a<1>"
        num_bits: 1
      outn_d:
        direction: output
        net_name: "outn_d<1>"
        num_bits: 1
      outn_s:
        direction: output
        net_name: "outn<0>"
        num_bits: 1
      outp_a:
        direction: output
        net_name: "outp_a<1>"
        num_bits: 1
      outp_d:
        direction: output
        net_name: "outp_d<1>"
        num_bits: 1
      outp_s:
        direction: output
        net_name: "outp<0>"
        num_bits: 1
      biasn_m:
        direction: input
        net_name: "bias_m<0>"
        num_bits: 1
      biasn_s:
        direction: input
        net_name: "bias_s<0>"
        num_bits: 1
      biasp_a:
        direction: input
        net_name: "bias_a<1>"
        num_bits: 1
      biasp_d:
        direction: input
        net_name: "bias_d<1>"
        num_bits: 1
      casc:
        direction: input
        net_name: "casc<0>"
        num_bits: 1
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      inn_a:
        direction: input
        net_name: "inn_a"
        num_bits: 1
      inn_d:
        direction: input
        net_name: "inn_d<2>"
        num_bits: 1
      inp_a:
        direction: input
        net_name: "inp_a"
        num_bits: 1
      inp_d:
        direction: input
        net_name: "inp_d<2>"
        num_bits: 1
      pulse_in:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setn:
        direction: input
        net_name: "VSS"
        num_bits: 1
      setp:
        direction: input
        net_name: "VSS"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN25:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN24:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN17:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN16:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN15:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN14:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN12:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN11:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN32:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN21:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN19:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN18:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN30:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN29:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN31:
    lib_name: basic
    cell_name: opin
    instpins: {}
  XDIVL:
    lib_name: bag_serdes_ec
    cell_name: qdr_divider_column
    instpins:
      en_div:
        direction: input
        net_name: "en_div"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      en<3:0>:
        direction: output
        net_name: "en<3:0>"
        num_bits: 4
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      scan_div<3:2>:
        direction: input
        net_name: "scan_div<3:2>"
        num_bits: 2
  XDIVR:
    lib_name: bag_serdes_ec
    cell_name: qdr_divider_column
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      en<3:0>:
        direction: output
        net_name: "en<3:0>"
        num_bits: 4
      clkn:
        direction: input
        net_name: "clkn"
        num_bits: 1
      clkp:
        direction: input
        net_name: "clkp"
        num_bits: 1
      en_div:
        direction: input
        net_name: "en_div"
        num_bits: 1
      scan_div<3:2>:
        direction: input
        net_name: "scan_div<3:2>"
        num_bits: 2
