INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/project_2/project_2.sim/sim_1/impl/timing/xsim/test_bench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/project_2/project_2.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
