// Seed: 4197694968
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wire id_3,
    input wire id_4,
    output tri id_5,
    input wand id_6,
    output wand id_7#(.id_15(-1)),
    output tri1 id_8,
    input tri0 id_9,
    input wand id_10,
    input supply1 id_11,
    input tri id_12,
    output wire id_13
);
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input wand id_2,
    output tri1 id_3,
    input wand id_4,
    input uwire id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wand id_11,
    input wire id_12,
    output tri0 id_13,
    output logic id_14,
    input wor id_15[1 : -1],
    input tri1 id_16
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_0,
      id_1,
      id_13,
      id_8,
      id_3,
      id_3,
      id_7,
      id_9,
      id_9,
      id_10,
      id_0
  );
  logic id_18;
  initial begin : LABEL_0
    #1 id_18 <= id_15;
    id_14 <= 1;
  end
  parameter id_19 = 1;
endmodule
