
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105382                       # Number of seconds simulated
sim_ticks                                105381500310                       # Number of ticks simulated
final_tick                               635019217620                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120892                       # Simulator instruction rate (inst/s)
host_op_rate                                   152844                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5785820                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885416                       # Number of bytes of host memory used
host_seconds                                 18213.75                       # Real time elapsed on the host
sim_insts                                  2201902266                       # Number of instructions simulated
sim_ops                                    2783859483                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5275392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3737344                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9015680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2343040                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2343040                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        41214                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        29198                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 70435                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18305                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18305                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12146                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50059944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35464896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                85552777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12146                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22233883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22233883                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22233883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12146                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50059944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35464896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              107786661                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252713431                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21416068                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17438122                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1919522                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8827532                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8139179                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235943                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87286                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193752621                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120541858                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21416068                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10375122                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25476693                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5745537                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9086358                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11854508                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1918447                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232110338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.995836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206633645     89.02%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726150      1.17%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140282      0.92%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311716      1.00%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1952986      0.84%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106854      0.48%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758092      0.33%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930712      0.83%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12549901      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232110338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084744                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.476990                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191404713                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11473542                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25335134                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108804                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3788141                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3651461                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6525                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145469952                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51663                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3788141                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191660911                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7659607                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2652179                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25188727                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1160761                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145253101                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3013                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        419860                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        51134                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203256097                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676953354                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676953354                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34805391                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33951                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17871                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3608351                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13981400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7850870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295274                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690496                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144740726                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33951                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137420236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83791                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20255532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41396781                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1791                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232110338                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.592047                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.297081                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174066231     74.99%     74.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24496138     10.55%     85.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12394358      5.34%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7984733      3.44%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6566483      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2581898      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3189975      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778265      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52257      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232110338                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961989     75.39%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145170     11.38%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168797     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113932402     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016140      1.47%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13650568      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805046      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137420236                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.543779                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275956                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009285                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508310557                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165030893                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133603159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138696192                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153484                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1829800                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141304                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          547                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3788141                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6894313                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       282366                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144774677                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13981400                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7850870                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17871                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        219141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12573                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150044                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2216549                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134831376                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13518186                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588860                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21322560                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19242412                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804374                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.533535                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133605718                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133603159                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79386474                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213679400                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.528675                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371521                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22318091                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943800                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228322197                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.536375                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389156                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178530557     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23329068     10.22%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10840090      4.75%     93.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819323      2.11%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3656885      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544907      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534079      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095707      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971581      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228322197                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971581                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370135070                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293357100                       # The number of ROB writes
system.switch_cpus0.timesIdled                2869909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20603093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.527134                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.527134                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395705                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395705                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609640031                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184092765                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138182984                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252713431                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20378180                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16659523                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1984880                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8350907                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7996812                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2089331                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        89917                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    196231614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             114495918                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20378180                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10086143                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23848716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5508716                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6159550                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12021892                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1986501                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229730577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       205881861     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1144485      0.50%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1744747      0.76%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2385956      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2448933      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2049816      0.89%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1165947      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1712560      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11196272      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229730577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.080638                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.453066                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       193974245                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8435943                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23783873                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        46044                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3490463                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3364505                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     140271110                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1299                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3490463                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       194525280                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1436757                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5606754                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23288724                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1382590                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     140183593                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1586                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        318089                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       548718                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1740                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    194809733                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    652413474                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    652413474                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168355945                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26453778                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38573                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22138                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4011249                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13304640                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7298710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129348                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1592504                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         139991709                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        132771576                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25706                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15933873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37860210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5697                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229730577                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.577945                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.267641                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    173587171     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22891303      9.96%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11835194      5.15%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8920026      3.88%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6934368      3.02%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2784424      1.21%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1769454      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       895605      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       113032      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229730577                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23902     10.21%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         85764     36.63%     46.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       124455     53.16%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111236482     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2059296      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16435      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12216289      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7243074      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     132771576                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.525384                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             234121                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001763                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    495533556                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    155964501                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130779072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133005697                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       310920                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2194953                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       177759                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           99                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3490463                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1157748                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       130336                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140030278                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13304640                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7298710                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22133                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94053                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1154811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1129587                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2284398                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    130965981                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11517516                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1805595                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18759108                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18512974                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7241592                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.518239                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130779279                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130779072                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75276100                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        201632506                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.517499                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373333                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98597618                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121180608                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18853249                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32872                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2017390                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226240114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.535628                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.385060                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    176697586     78.10%     78.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24427178     10.80%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9282626      4.10%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4481930      1.98%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3706580      1.64%     96.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2217395      0.98%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1877532      0.83%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       830395      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2718892      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226240114                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98597618                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121180608                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18230638                       # Number of memory references committed
system.switch_cpus1.commit.loads             11109687                       # Number of loads committed
system.switch_cpus1.commit.membars              16436                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17380061                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109227955                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2472608                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2718892                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           363555079                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          283558428                       # The number of ROB writes
system.switch_cpus1.timesIdled                3062904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22982854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98597618                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121180608                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98597618                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.563078                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.563078                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.390156                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.390156                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       590268774                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181464764                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130558051                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32872                       # number of misc regfile writes
system.l2.replacements                          70547                       # number of replacements
system.l2.tagsinuse                       2047.992316                       # Cycle average of tags in use
system.l2.total_refs                           135892                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72595                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.871920                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.378123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.215199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1110.985172                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.289781                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    802.123938                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data             92.292497                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             29.707607                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006044                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000105                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.542473                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.391662                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.045065                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.014506                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999996                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        56132                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        22633                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   78765                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24901                       # number of Writeback hits
system.l2.Writeback_hits::total                 24901                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        56132                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        22633                       # number of demand (read+write) hits
system.l2.demand_hits::total                    78765                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        56132                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        22633                       # number of overall hits
system.l2.overall_hits::total                   78765                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        41214                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        29192                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 70429                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        41214                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        29198                       # number of demand (read+write) misses
system.l2.demand_misses::total                  70435                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        41214                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        29198                       # number of overall misses
system.l2.overall_misses::total                 70435                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1488339                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   6867747212                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1862588                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   4850392367                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     11721490506                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       825475                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        825475                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1488339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   6867747212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1862588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   4851217842                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11722315981                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1488339                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   6867747212                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1862588                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   4851217842                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11722315981                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51825                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              149194                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24901                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24901                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51831                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               149200                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51831                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              149200                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.423376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.563280                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.472063                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.423376                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.563331                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.472084                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.423376                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.563331                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.472084                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148833.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166636.269520                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       143276                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166154.849514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 166429.886922                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 137579.166667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137579.166667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148833.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166636.269520                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       143276                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166148.977396                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166427.429275                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148833.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166636.269520                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       143276                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166148.977396                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166427.429275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18305                       # number of writebacks
system.l2.writebacks::total                     18305                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        41214                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        29192                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            70429                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        41214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        29198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             70435                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        41214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        29198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            70435                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       903644                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4468933544                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1105150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3148817043                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7619759381                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       475332                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       475332                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       903644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4468933544                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1105150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3149292375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7620234713                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       903644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4468933544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1105150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3149292375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7620234713                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.423376                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.563280                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.472063                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.423376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.563331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.472084                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.423376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.563331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.472084                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90364.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108432.414811                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 85011.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107865.752364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108190.651308                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        79222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        79222                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90364.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108432.414811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 85011.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107859.866258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108188.183616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90364.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108432.414811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 85011.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107859.866258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108188.183616                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.586159                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011862147                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849839.391225                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.586159                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015362                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.875939                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11854497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11854497                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11854497                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11854497                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11854497                       # number of overall hits
system.cpu0.icache.overall_hits::total       11854497                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1784695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1784695                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1784695                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1784695                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1784695                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1784695                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11854508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11854508                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11854508                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11854508                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11854508                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11854508                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       162245                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       162245                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       162245                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       162245                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       162245                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       162245                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1571339                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1571339                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1571339                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1571339                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1571339                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1571339                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157133.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 157133.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 157133.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 157133.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 157133.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 157133.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97346                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996572                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97602                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1956.891990                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.593495                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.406505                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916381                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083619                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411408                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411408                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677224                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677224                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17367                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17367                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088632                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088632                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088632                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088632                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400790                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           88                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400878                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400878                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400878                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400878                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45391633646                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45391633646                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7233127                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7233127                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45398866773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45398866773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45398866773                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45398866773                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10812198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10812198                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18489510                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18489510                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18489510                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18489510                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037068                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037068                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021681                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021681                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021681                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021681                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113255.404691                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113255.404691                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82194.625000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82194.625000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113248.586286                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113248.586286                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113248.586286                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113248.586286                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8701                       # number of writebacks
system.cpu0.dcache.writebacks::total             8701                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303444                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303444                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           88                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303532                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303532                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303532                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303532                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97346                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97346                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97346                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97346                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97346                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10916463218                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10916463218                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10916463218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10916463218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10916463218                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10916463218                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005265                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005265                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005265                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005265                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 112140.850348                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112140.850348                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112140.850348                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112140.850348                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112140.850348                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112140.850348                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997349                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015334140                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2059501.298174                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997349                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12021873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12021873                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12021873                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12021873                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12021873                       # number of overall hits
system.cpu1.icache.overall_hits::total       12021873                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2641487                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2641487                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2641487                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2641487                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2641487                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2641487                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12021892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12021892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12021892                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12021892                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12021892                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12021892                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 139025.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 139025.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 139025.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 139025.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 139025.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 139025.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1970688                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1970688                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1970688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1970688                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1970688                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1970688                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 151591.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 151591.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 151591.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 151591.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 151591.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 151591.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51831                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172127547                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52087                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3304.616257                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.226485                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.773515                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911041                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088959                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8451172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8451172                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7084252                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7084252                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17243                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17243                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16436                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16436                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15535424                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15535424                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15535424                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15535424                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       147279                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       147279                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2836                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2836                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       150115                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        150115                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       150115                       # number of overall misses
system.cpu1.dcache.overall_misses::total       150115                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20795468875                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20795468875                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    415425040                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    415425040                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21210893915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21210893915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21210893915                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21210893915                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8598451                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8598451                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7087088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7087088                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15685539                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15685539                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15685539                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15685539                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017129                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017129                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009570                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009570                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 141197.787023                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 141197.787023                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 146482.736248                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 146482.736248                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 141297.631249                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 141297.631249                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 141297.631249                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 141297.631249                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1052507                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 105250.700000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16200                       # number of writebacks
system.cpu1.dcache.writebacks::total            16200                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        95454                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        95454                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2830                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2830                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        98284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        98284                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        98284                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        98284                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51825                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51825                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51831                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51831                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51831                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6598600816                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6598600816                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       875275                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       875275                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6599476091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6599476091                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6599476091                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6599476091                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006027                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006027                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003304                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003304                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003304                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003304                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127324.666011                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 127324.666011                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 145879.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 145879.166667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 127326.813895                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 127326.813895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 127326.813895                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 127326.813895                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
