$date
	Sun Oct 23 07:28:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#332642
b110 &
b110 %
1$
b110 !
1"
#332643
0"
#332646
b11 &
b11 %
#332650
b1010 &
b1010 %
#332654
b101 &
b101 %
#332658
b10000 &
b10000 %
#332662
b1000 &
b1000 %
#332666
b100 &
b100 %
#332670
b10 &
b10 %
#332674
b1 &
b1 %
1#
#332678
b0 &
0#
b0 %
0$
#1364405
b111 !
1"
#1364406
b111 &
b111 %
1$
#1364407
0"
#1364410
b10110 &
b10110 %
#1364414
b1011 &
b1011 %
#1364418
b100010 &
b100010 %
#1364422
b10001 &
b10001 %
#1364426
b110100 &
b110100 %
#1364430
b11010 &
b11010 %
#1364434
b1101 &
b1101 %
#1364438
b101000 &
b101000 %
#1364442
b10100 &
b10100 %
#1364446
b1010 &
b1010 %
#1364450
b101 &
b101 %
#1364454
b10000 &
b10000 %
#1364458
b1000 &
b1000 %
#1364462
b100 &
b100 %
#1364466
b10 &
b10 %
#1364470
b1 &
1#
b1 %
#1364474
b0 &
b0 %
0#
0$
#2364450
b1100 &
b1100 %
1$
b1100 !
1"
#2364451
0"
#2364454
b110 &
b110 %
#2364458
b11 &
b11 %
#2364462
b1010 &
b1010 %
#2364466
b101 &
b101 %
#2364470
b10000 &
b10000 %
#2364474
b1000 &
b1000 %
#2364478
b100 &
b100 %
#2364482
b10 &
b10 %
#2364486
b1 &
1#
b1 %
#2364490
b0 &
b0 %
0#
0$
#4500012
