<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › nouveau › nvc0_pm.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>nvc0_pm.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2011 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Ben Skeggs</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;nouveau_drv.h&quot;</span>
<span class="cp">#include &quot;nouveau_bios.h&quot;</span>
<span class="cp">#include &quot;nouveau_pm.h&quot;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">read_div</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">read_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_vco</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dsrc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ssrc</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dsrc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ssrc</span> <span class="o">&amp;</span> <span class="mh">0x00000100</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e800</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00e820</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pll</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pll</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">coef</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pll</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">P</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x003f0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">N</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x0000ff00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">M</span> <span class="o">=</span> <span class="p">(</span><span class="n">coef</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sclk</span><span class="p">,</span> <span class="n">doff</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pll</span> <span class="o">&amp;</span> <span class="mh">0xfff000</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x00e000</span>:
		<span class="n">sclk</span> <span class="o">=</span> <span class="mi">27000</span><span class="p">;</span>
		<span class="n">P</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x137000</span>:
		<span class="n">doff</span> <span class="o">=</span> <span class="p">(</span><span class="n">pll</span> <span class="o">-</span> <span class="mh">0x137000</span><span class="p">)</span> <span class="o">/</span> <span class="mh">0x20</span><span class="p">;</span>
		<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_div</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">doff</span><span class="p">,</span> <span class="mh">0x137120</span><span class="p">,</span> <span class="mh">0x137140</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x132000</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">pll</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x132000</span>:
			<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132020</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x132020</span>:
			<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_div</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x137320</span><span class="p">,</span> <span class="mh">0x137330</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">sclk</span> <span class="o">*</span> <span class="n">N</span> <span class="o">/</span> <span class="n">M</span> <span class="o">/</span> <span class="n">P</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_div</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">doff</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dsrc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dctl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ssrc</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dsrc</span> <span class="o">+</span> <span class="p">(</span><span class="n">doff</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">u32</span> <span class="n">sctl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dctl</span> <span class="o">+</span> <span class="p">(</span><span class="n">doff</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">ssrc</span> <span class="o">&amp;</span> <span class="mh">0x00000003</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">ssrc</span> <span class="o">&amp;</span> <span class="mh">0x00030000</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x00030000</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">27000</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">108000</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">return</span> <span class="mi">100000</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">sclk</span> <span class="o">=</span> <span class="n">read_vco</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dsrc</span> <span class="o">+</span> <span class="p">(</span><span class="n">doff</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
			<span class="n">u32</span> <span class="n">sdiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x0000003f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">return</span> <span class="p">(</span><span class="n">sclk</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="n">sdiv</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">return</span> <span class="n">read_vco</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dsrc</span> <span class="o">+</span> <span class="p">(</span><span class="n">doff</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_mem</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ssel</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1373f0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ssel</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">read_div</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0x137300</span><span class="p">,</span> <span class="mh">0x137310</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">read_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">sctl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137250</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="n">u32</span> <span class="n">ssel</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137100</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">sclk</span><span class="p">,</span> <span class="n">sdiv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ssel</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">)</span>
			<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137000</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mh">0x20</span><span class="p">));</span>
		<span class="k">else</span>
			<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1370e0</span><span class="p">);</span>
		<span class="n">sdiv</span> <span class="o">=</span> <span class="p">((</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x00003f00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_div</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="mh">0x137160</span><span class="p">,</span> <span class="mh">0x1371d0</span><span class="p">);</span>
		<span class="n">sdiv</span> <span class="o">=</span> <span class="p">((</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x0000003f</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sctl</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">)</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">sclk</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="n">sdiv</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">sclk</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span>
<span class="nf">nvc0_pm_clocks_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">core</span>   <span class="o">=</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span> <span class="o">=</span> <span class="n">read_mem</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">rop</span>    <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">hub07</span>  <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">hub06</span>  <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">hub01</span>  <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">copy</span>   <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">daemon</span> <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">);</span>
	<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span>   <span class="o">=</span> <span class="n">read_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">nvc0_pm_clock</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">freq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ssel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mdiv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dsrc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ddiv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">coef</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvc0_pm_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nvc0_pm_clock</span> <span class="n">eng</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">nvc0_pm_clock</span> <span class="n">mem</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">calc_div</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ref</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ddiv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">div</span> <span class="o">=</span> <span class="n">min</span><span class="p">((</span><span class="n">ref</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="n">freq</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="mi">65</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="o">*</span><span class="n">ddiv</span> <span class="o">=</span> <span class="n">div</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">ref</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">calc_src</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">dsrc</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ddiv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">sclk</span><span class="p">;</span>

	<span class="cm">/* use one of the fixed frequencies if possible */</span>
	<span class="o">*</span><span class="n">ddiv</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">freq</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span>  <span class="mi">27000</span>:
	<span class="k">case</span> <span class="mi">108000</span>:
		<span class="o">*</span><span class="n">dsrc</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">freq</span> <span class="o">==</span> <span class="mi">108000</span><span class="p">)</span>
			<span class="o">*</span><span class="n">dsrc</span> <span class="o">|=</span> <span class="mh">0x00030000</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">freq</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">100000</span>:
		<span class="o">*</span><span class="n">dsrc</span> <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">freq</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="o">*</span><span class="n">dsrc</span> <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* otherwise, calculate the closest divider */</span>
	<span class="n">sclk</span> <span class="o">=</span> <span class="n">read_vco</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">)</span>
		<span class="n">sclk</span> <span class="o">=</span> <span class="n">calc_div</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">sclk</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="n">ddiv</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">sclk</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">calc_pll</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">coef</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pll_lims</span> <span class="n">limits</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">N</span><span class="p">,</span> <span class="n">M</span><span class="p">,</span> <span class="n">P</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">get_pll_limits</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137000</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mh">0x20</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">limits</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">limits</span><span class="p">.</span><span class="n">refclk</span> <span class="o">=</span> <span class="n">read_div</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="mh">0x137120</span><span class="p">,</span> <span class="mh">0x137140</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">limits</span><span class="p">.</span><span class="n">refclk</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nva3_calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">limits</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">N</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="o">*</span><span class="n">coef</span> <span class="o">=</span> <span class="p">(</span><span class="n">P</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">N</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* A (likely rather simplified and incomplete) view of the clock tree</span>
<span class="cm"> *</span>
<span class="cm"> * Key:</span>
<span class="cm"> *</span>
<span class="cm"> * S: source select</span>
<span class="cm"> * D: divider</span>
<span class="cm"> * P: pll</span>
<span class="cm"> * F: switch</span>
<span class="cm"> *</span>
<span class="cm"> * Engine clocks:</span>
<span class="cm"> *</span>
<span class="cm"> * 137250(D) ---- 137100(F0) ---- 137160(S)/1371d0(D) ------------------- ref</span>
<span class="cm"> *                      (F1) ---- 1370X0(P) ---- 137120(S)/137140(D) ---- ref</span>
<span class="cm"> *</span>
<span class="cm"> * Not all registers exist for all clocks.  For example: clocks &gt;= 8 don&#39;t</span>
<span class="cm"> * have their own PLL (all tied to clock 7&#39;s PLL when in PLL mode), nor do</span>
<span class="cm"> * they have the divider at 1371d0, though the source selection at 137160</span>
<span class="cm"> * still exists.  You must use the divider at 137250 for these instead.</span>
<span class="cm"> *</span>
<span class="cm"> * Memory clock:</span>
<span class="cm"> *</span>
<span class="cm"> * TBD, read_mem() above is likely very wrong...</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">calc_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nvc0_pm_clock</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">src0</span><span class="p">,</span> <span class="n">div0</span><span class="p">,</span> <span class="n">div1D</span><span class="p">,</span> <span class="n">div1P</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clk0</span><span class="p">,</span> <span class="n">clk1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* invalid clock domain */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">freq</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* first possible path, using only dividers */</span>
	<span class="n">clk0</span> <span class="o">=</span> <span class="n">calc_src</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">src0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div0</span><span class="p">);</span>
	<span class="n">clk0</span> <span class="o">=</span> <span class="n">calc_div</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">clk0</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div1D</span><span class="p">);</span>

	<span class="cm">/* see if we can get any closer using PLLs */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk0</span> <span class="o">!=</span> <span class="n">freq</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="mh">0x00004387</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="p">)))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">)</span>
			<span class="n">clk1</span> <span class="o">=</span> <span class="n">calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">coef</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">clk1</span> <span class="o">=</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1370e0</span><span class="p">);</span>
		<span class="n">clk1</span> <span class="o">=</span> <span class="n">calc_div</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">clk1</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div1P</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* select the method which gets closest to target freq */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">abs</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">freq</span> <span class="o">-</span> <span class="n">clk0</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="n">abs</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">freq</span> <span class="o">-</span> <span class="n">clk1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">dsrc</span> <span class="o">=</span> <span class="n">src0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">div0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">ddiv</span> <span class="o">|=</span> <span class="mh">0x80000000</span><span class="p">;</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">ddiv</span> <span class="o">|=</span> <span class="n">div0</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">ddiv</span> <span class="o">|=</span> <span class="n">div0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">div1D</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">mdiv</span> <span class="o">|=</span> <span class="mh">0x80000000</span><span class="p">;</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">mdiv</span> <span class="o">|=</span> <span class="n">div1D</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ssel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">freq</span> <span class="o">=</span> <span class="n">clk0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">div1P</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">mdiv</span> <span class="o">|=</span> <span class="mh">0x80000000</span><span class="p">;</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">mdiv</span> <span class="o">|=</span> <span class="n">div1P</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ssel</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="p">);</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">freq</span> <span class="o">=</span> <span class="n">clk1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">calc_mem</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nvc0_pm_clock</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="n">u32</span> <span class="n">freq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pll_lims</span> <span class="n">pll</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">N</span><span class="p">,</span> <span class="n">M</span><span class="p">,</span> <span class="n">P</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>

	<span class="cm">/* mclk pll input freq comes from another pll, make sure it&#39;s on */</span>
	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132020</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* if not, program it to 567MHz.  nfi where this value comes</span>
<span class="cm">		 * from - it looks like it&#39;s in the pll limits table for</span>
<span class="cm">		 * 132000 but the binary driver ignores all my attempts to</span>
<span class="cm">		 * change this value.</span>
<span class="cm">		 */</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137320</span><span class="p">,</span> <span class="mh">0x00000103</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137330</span><span class="p">,</span> <span class="mh">0x81200606</span><span class="p">);</span>
		<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132020</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">,</span> <span class="mh">0x00010000</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132024</span><span class="p">,</span> <span class="mh">0x0001150f</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132020</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
		<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137390</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">);</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132020</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* for the moment, until the clock tree is better understood, use</span>
<span class="cm">	 * pll mode for all clock frequencies</span>
<span class="cm">	 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">get_pll_limits</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132000</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pll</span><span class="p">.</span><span class="n">refclk</span> <span class="o">=</span> <span class="n">read_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132020</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pll</span><span class="p">.</span><span class="n">refclk</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">nva3_calc_pll</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pll</span><span class="p">,</span> <span class="n">freq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">N</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">M</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">P</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">info</span><span class="o">-&gt;</span><span class="n">coef</span> <span class="o">=</span> <span class="p">(</span><span class="n">P</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">N</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">M</span><span class="p">;</span>
				<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="o">*</span>
<span class="nf">nvc0_pm_clocks_pre</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nvc0_pm_state</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">info</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>

	<span class="cm">/* NFI why this is still in the performance table, the ROPCs appear</span>
<span class="cm">	 * to get their clock from clock 2 (&quot;hub07&quot;, actually hub05 on this</span>
<span class="cm">	 * chip, but, anyway...) as well.  nvatiming confirms hub05 and ROP</span>
<span class="cm">	 * are always the same freq with the binary driver even when the</span>
<span class="cm">	 * performance table says they should differ.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">==</span> <span class="mh">0xd9</span><span class="p">)</span>
		<span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">rop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="mh">0x00</span><span class="p">],</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">shader</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="mh">0x01</span><span class="p">],</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">rop</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="mh">0x02</span><span class="p">],</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">hub07</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x07</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="mh">0x07</span><span class="p">],</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">hub06</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="mh">0x08</span><span class="p">],</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">hub01</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="mh">0x09</span><span class="p">],</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">copy</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="mh">0x0c</span><span class="p">],</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">daemon</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">ret</span> <span class="o">=</span> <span class="n">calc_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="mh">0x0e</span><span class="p">],</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">vdec</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="n">ret</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">calc_mem</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">,</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">memory</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="n">ret</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">perflvl</span> <span class="o">=</span> <span class="n">perflvl</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">info</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">prog_clk</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nvc0_pm_clock</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* program dividers at 137160/1371d0 first */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">&lt;</span> <span class="mi">7</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ssel</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x1371d0</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mh">0x04</span><span class="p">),</span> <span class="mh">0x80003f3f</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ddiv</span><span class="p">);</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137160</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mh">0x04</span><span class="p">),</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">dsrc</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* switch clock to non-pll mode */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137100</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137100</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* reprogram pll */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* make sure it&#39;s disabled first... */</span>
		<span class="n">u32</span> <span class="n">base</span> <span class="o">=</span> <span class="mh">0x137000</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mh">0x20</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* program it to new values, if necessary */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">ssel</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x04</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">coef</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
			<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">,</span> <span class="mh">0x00020000</span><span class="p">);</span>
			<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00020004</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* select pll/non-pll mode, and program final clock divider */</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137100</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="p">),</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ssel</span><span class="p">);</span>
	<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137100</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="p">),</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ssel</span><span class="p">);</span>
	<span class="n">nv_mask</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137250</span> <span class="o">+</span> <span class="p">(</span><span class="n">clk</span> <span class="o">*</span> <span class="mh">0x04</span><span class="p">),</span> <span class="mh">0x00003f3f</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mdiv</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_precharge</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_refresh</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_refresh_auto</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f210</span><span class="p">,</span> <span class="n">enable</span> <span class="o">?</span> <span class="mh">0x80000000</span> <span class="o">:</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_refresh_self</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="n">u32</span> <span class="n">nsec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">udelay</span><span class="p">((</span><span class="n">nsec</span> <span class="o">+</span> <span class="mi">500</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span>
<span class="nf">mclk_mrg</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">!=</span> <span class="n">NV_MEM_TYPE_GDDR5</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f300</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">0</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
		<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f320</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f300</span> <span class="o">+</span> <span class="p">(</span><span class="n">mr</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
		<span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">7</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f32c</span> <span class="o">+</span> <span class="p">(</span><span class="n">mr</span> <span class="o">*</span> <span class="mi">4</span><span class="p">));</span>
		<span class="k">return</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f34c</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_mrs</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_type</span> <span class="o">!=</span> <span class="n">NV_MEM_TYPE_GDDR5</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f300</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">0</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_rank_B</span><span class="p">)</span>
				<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f308</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">0</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f320</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vram_rank_B</span><span class="p">)</span>
				<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f328</span> <span class="o">+</span> <span class="p">((</span><span class="n">mr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span>      <span class="p">(</span><span class="n">mr</span> <span class="o">==</span>  <span class="mi">0</span><span class="p">)</span> <span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f300</span> <span class="o">+</span> <span class="p">(</span><span class="n">mr</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">&lt;=</span>  <span class="mi">7</span><span class="p">)</span> <span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f32c</span> <span class="o">+</span> <span class="p">(</span><span class="n">mr</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">data</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mr</span> <span class="o">==</span> <span class="mi">15</span><span class="p">)</span> <span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f34c</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_clock_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">nv_rd32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132000</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137360</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137370</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137380</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;</span> <span class="mh">0x00000001</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x00000001</span><span class="p">));</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132004</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">.</span><span class="n">coef</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132000</span><span class="p">,</span> <span class="p">(</span><span class="n">ctrl</span> <span class="o">|=</span> <span class="mh">0x00000001</span><span class="p">));</span>
	<span class="n">nv_wait</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137390</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x132018</span><span class="p">,</span> <span class="mh">0x00005000</span><span class="p">);</span>

	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137370</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137380</span><span class="p">,</span> <span class="mh">0x00000001</span><span class="p">);</span>
	<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x137360</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">mclk_timing_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="o">*</span><span class="n">exec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">exec</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_pm_level</span> <span class="o">*</span><span class="n">perflvl</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">perflvl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">exec</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x10f290</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">perflvl</span><span class="o">-&gt;</span><span class="n">timing</span><span class="p">.</span><span class="n">reg</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">prog_mem</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nvc0_pm_state</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_nouveau_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nouveau_mem_exec_func</span> <span class="n">exec</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">,</span>
		<span class="p">.</span><span class="n">precharge</span> <span class="o">=</span> <span class="n">mclk_precharge</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh</span> <span class="o">=</span> <span class="n">mclk_refresh</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh_auto</span> <span class="o">=</span> <span class="n">mclk_refresh_auto</span><span class="p">,</span>
		<span class="p">.</span><span class="n">refresh_self</span> <span class="o">=</span> <span class="n">mclk_refresh_self</span><span class="p">,</span>
		<span class="p">.</span><span class="n">wait</span> <span class="o">=</span> <span class="n">mclk_wait</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mrg</span> <span class="o">=</span> <span class="n">mclk_mrg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mrs</span> <span class="o">=</span> <span class="n">mclk_mrs</span><span class="p">,</span>
		<span class="p">.</span><span class="n">clock_set</span> <span class="o">=</span> <span class="n">mclk_clock_set</span><span class="p">,</span>
		<span class="p">.</span><span class="n">timing_set</span> <span class="o">=</span> <span class="n">mclk_timing_set</span><span class="p">,</span>
		<span class="p">.</span><span class="n">priv</span> <span class="o">=</span> <span class="n">info</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0xd0</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x611200</span><span class="p">,</span> <span class="mh">0x00003300</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x62c000</span><span class="p">,</span> <span class="mh">0x03030000</span><span class="p">);</span>

	<span class="n">nouveau_mem_exec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">exec</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">perflvl</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">chipset</span> <span class="o">&lt;</span> <span class="mh">0xd0</span><span class="p">)</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x611200</span><span class="p">,</span> <span class="mh">0x00003300</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">nv_wr32</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mh">0x62c000</span><span class="p">,</span> <span class="mh">0x03030300</span><span class="p">);</span>
<span class="p">}</span>
<span class="kt">int</span>
<span class="nf">nvc0_pm_clocks_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvc0_pm_state</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mem</span><span class="p">.</span><span class="n">coef</span><span class="p">)</span>
		<span class="n">prog_mem</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">freq</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">prog_clk</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">eng</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
