# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.056/*         0.065/*         RegFile/\registers_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.058/*         0.065/*         RegFile/\registers_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.060/*         0.065/*         RegFile/\registers_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.060/*         0.065/*         RegFile/\registers_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.062/*         0.065/*         RegFile/\registers_reg[14][7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.860    0.086/*         0.052/*         FIFO_TOP/sync_w2r/\out_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.860    0.088/*         0.053/*         FIFO_TOP/sync_w2r/\out_reg[1] /D    1
TX_CLK(R)->TX_CLK(R)	0.860    0.089/*         0.053/*         FIFO_TOP/sync_w2r/\out_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.860    0.090/*         0.053/*         FIFO_TOP/sync_w2r/\out_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.096/*         0.052/*         FIFO_TOP/sync_w2r/\Q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.706    0.098/*         0.056/*         RST_SYNC_2/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.099/*         0.052/*         FIFO_TOP/sync_w2r/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.102/*         0.066/*         RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.103/*         0.053/*         FIFO_TOP/sync_w2r/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.106/*         0.049/*         TX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.106/*         0.063/*         RST_SYNC_2/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.110/*         0.054/*         FIFO_TOP/sync_w2r/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.110/*         0.049/*         RX_CLK_DIV/odd_edge_tog_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.111/*         0.060/*         FIFO_TOP/sync_w2r/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.111/*         0.047/*         FIFO_TOP/rptr_empty/rempty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.112/*         0.060/*         FIFO_TOP/sync_w2r/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.112/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.113/*         0.053/*         FIFO_TOP/sync_r2w/\out_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.113/*         0.060/*         FIFO_TOP/rptr_empty/\rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.113/*         0.053/*         FIFO_TOP/sync_r2w/\out_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.114/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.114/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.114/*         0.060/*         FIFO_TOP/sync_w2r/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.114/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.114/*         0.060/*         FIFO_TOP/rptr_empty/\rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.114/*         0.068/*         RST_SYNC_1/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.115/*         0.060/*         FIFO_TOP/sync_w2r/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.115/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.115/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.115/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.115/*         0.053/*         FIFO_TOP/sync_r2w/\out_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.116/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.116/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.116/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.116/*         0.060/*         FIFO_TOP/sync_w2r/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.117/*         0.061/*         FIFO_TOP/rptr_empty/\rbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.117/*         0.061/*         PULSE_GEN/pls_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.117/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.117/*         0.053/*         FIFO_TOP/sync_r2w/\out_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.118/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.119/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.119/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.119/*         0.060/*         FIFO_TOP/wptr_full/\wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.119/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.119/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.120/*         0.061/*         UART_RX_TOP/F1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.120/*         0.060/*         PULSE_GEN/rcv_flop_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.120/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.121/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.121/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.121/*         0.060/*         FIFO_TOP/sync_r2w/\Q1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.121/*         0.060/*         FIFO_TOP/rptr_empty/\rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.121/*         0.064/*         RegFile/\registers_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.121/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.121/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.122/*         0.060/*         FIFO_TOP/sync_r2w/\Q1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.122/*         0.064/*         RegFile/\registers_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.122/*         0.060/*         FIFO_TOP/sync_w2r/\out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.122/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.123/*         0.052/*         DATA_SYNC/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.123/*         0.060/*         FIFO_TOP/sync_r2w/\Q1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.123/*         0.060/*         FIFO_TOP/sync_w2r/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.123/*         0.060/*         FIFO_TOP/wptr_full/\wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.123/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.123/*         0.061/*         UART_TX_TOP/S1/DONE_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.124/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.124/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.125/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.125/*         0.061/*         UART_TX_TOP/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.125/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.125/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.125/*         0.060/*         FIFO_TOP/sync_r2w/\out_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.125/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.125/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.125/*         0.060/*         RST_SYNC_1/\sync_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.125/*         0.053/*         FIFO_TOP/sync_r2w/\Q1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.125/*         0.052/*         FIFO_TOP/sync_r2w/\Q1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.126/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.126/*         0.060/*         FIFO_TOP/wptr_full/\wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.126/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.126/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.126/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.126/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.126/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.126/*         0.061/*         FIFO_TOP/sync_w2r/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.126/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.126/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.127/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.127/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.128/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.128/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.128/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.128/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.129/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.129/*         0.061/*         UART_TX_TOP/S1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.130/*         0.060/*         DATA_SYNC/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.130/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.130/*         0.056/*         FIFO_TOP/fifomem/\mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.132/*         0.061/*         FIFO_TOP/sync_r2w/\out_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.132/*         0.060/*         DATA_SYNC/enable_pulse_d_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.132/*         0.067/*         RST_SYNC_1/\sync_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.133/*         0.057/*         FIFO_TOP/fifomem/\mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.133/*         0.061/*         FIFO_TOP/sync_r2w/\out_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.133/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.134/*         0.053/*         FIFO_TOP/sync_r2w/\Q1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.134/*         0.061/*         UART_TX_TOP/\DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.134/*         0.054/*         FIFO_TOP/sync_r2w/\Q1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.134/*         0.064/*         RegFile/\registers_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.134/*         0.061/*         FIFO_TOP/wptr_full/wfull_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.134/*         0.065/*         RegFile/\registers_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.135/*         0.061/*         RegFile/\registers_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.136/*         0.061/*         RegFile/\registers_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.136/*         0.062/*         UART_RX_TOP/D2/\P_DATA_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.136/*         0.061/*         ALU/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.136/*         0.061/*         UART_TX_TOP/S1/\temp_registers_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.136/*         0.061/*         FIFO_TOP/sync_r2w/\out_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.137/*         0.061/*         RegFile/\registers_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.137/*         0.061/*         UART_TX_TOP/\DATA_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.138/*         0.061/*         ALU/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.703    0.138/*         0.064/*         RegFile/\registers_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.138/*         0.062/*         UART_TX_TOP/\DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.138/*         0.061/*         RegFile/\registers_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.138/*         0.061/*         FIFO_TOP/wptr_full/\wbin_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.138/*         0.061/*         RegFile/\registers_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.138/*         0.061/*         UART_TX_TOP/\DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.138/*         0.064/*         RegFile/\registers_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.139/*         0.064/*         RegFile/\registers_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.139/*         0.064/*         RegFile/\registers_reg[12][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.139/*         0.061/*         ALU/\ALU_OUT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.139/*         0.064/*         RegFile/\registers_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.139/*         0.064/*         RegFile/\registers_reg[12][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.139/*         0.061/*         ALU/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.691    0.140/*         0.050/*         UART_TX_TOP/F1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.140/*         0.064/*         RegFile/\registers_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.140/*         0.064/*         RegFile/\registers_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.140/*         0.064/*         RegFile/\registers_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.140/*         0.062/*         TX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.140/*         0.062/*         UART_TX_TOP/\DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.140/*         0.064/*         RegFile/\registers_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.140/*         0.065/*         RegFile/\registers_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.140/*         0.062/*         UART_TX_TOP/\DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.141/*         0.062/*         RX_CLK_DIV/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.141/*         0.062/*         UART_RX_TOP/F1/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.141/*         0.065/*         RegFile/\registers_reg[11][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.141/*         0.061/*         ALU/\ALU_OUT_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.142/*         0.062/*         RX_CLK_DIV/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.142/*         0.065/*         RegFile/\registers_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.142/*         0.062/*         UART_TX_TOP/\DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.142/*         0.064/*         RegFile/\registers_reg[8][5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.142/*         0.061/*         ALU/\ALU_OUT_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.142/*         0.062/*         RX_CLK_DIV/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.142/*         0.064/*         RegFile/\registers_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.142/*         0.062/*         TX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.143/*         0.061/*         FIFO_TOP/sync_r2w/\Q1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.143/*         0.064/*         RegFile/\registers_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.143/*         0.064/*         RegFile/\registers_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.709    0.143/*         0.064/*         RegFile/\registers_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.143/*         0.064/*         RegFile/\registers_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.143/*         0.061/*         RegFile/\registers_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.143/*         0.062/*         RX_CLK_DIV/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.143/*         0.064/*         RegFile/\registers_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.143/*         0.064/*         RegFile/\registers_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.143/*         0.061/*         RegFile/\registers_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.143/*         0.064/*         RegFile/\registers_reg[13][2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.853    0.143/*         0.059/*         PULSE_GEN/pls_flop_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.144/*         0.062/*         ALU/\ALU_OUT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.144/*         0.064/*         RegFile/\registers_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.144/*         0.064/*         RegFile/\registers_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.144/*         0.065/*         RegFile/\registers_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.144/*         0.064/*         RegFile/\registers_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.144/*         0.064/*         RegFile/\registers_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.144/*         0.063/*         RX_CLK_DIV/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.144/*         0.065/*         RegFile/\registers_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.144/*         0.064/*         RegFile/\registers_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.144/*         0.065/*         RegFile/\registers_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.144/*         0.065/*         RegFile/\registers_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.144/*         0.065/*         RegFile/\registers_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.145/*         0.064/*         RegFile/\registers_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.145/*         0.062/*         RegFile/\registers_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.145/*         0.065/*         RegFile/\registers_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.145/*         0.064/*         RegFile/\registers_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.145/*         0.063/*         RX_CLK_DIV/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.145/*         0.065/*         RegFile/\registers_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.145/*         0.061/*         RegFile/\registers_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.145/*         0.065/*         RegFile/\registers_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.146/*         0.064/*         RegFile/\registers_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.146/*         0.065/*         RegFile/\registers_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.146/*         0.065/*         RegFile/\registers_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.146/*         0.062/*         FIFO_TOP/rptr_empty/\rbin_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.146/*         0.065/*         RegFile/\registers_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.146/*         0.065/*         RegFile/\registers_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.146/*         0.065/*         RegFile/\registers_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.146/*         0.065/*         RegFile/\registers_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.146/*         0.065/*         RegFile/\registers_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    0.147/*         0.064/*         RegFile/\registers_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.724    0.147/*         0.065/*         RegFile/\registers_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.147/*         0.065/*         RegFile/\registers_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.147/*         0.065/*         RegFile/\registers_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.147/*         0.065/*         RegFile/\registers_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.147/*         0.065/*         RegFile/\registers_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.147/*         0.063/*         UART_RX_TOP/P1/PARITY_ERROR_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.148/*         0.065/*         RegFile/\registers_reg[8][3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.038    0.148/*         0.065/*         ALU/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.720    0.148/*         0.065/*         RegFile/\registers_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.148/*         0.065/*         RegFile/\registers_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.148/*         0.065/*         RegFile/\registers_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.148/*         0.065/*         RegFile/\registers_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.148/*         0.063/*         TX_CLK_DIV/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.148/*         0.065/*         RegFile/\registers_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.149/*         0.065/*         RegFile/\registers_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.725    0.149/*         0.065/*         RegFile/\registers_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.149/*         0.065/*         RegFile/\registers_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.149/*         0.063/*         TX_CLK_DIV/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.149/*         0.064/*         RegFile/\registers_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.149/*         0.065/*         RegFile/\registers_reg[11][7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.043    0.149/*         0.062/*         ALU/\ALU_OUT_reg[11] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.149/*         0.065/*         RegFile/\registers_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.150/*         0.065/*         RegFile/\registers_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.150/*         0.063/*         UART_RX_TOP/D1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.151/*         0.063/*         UART_TX_TOP/F1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.151/*         0.065/*         RegFile/\registers_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.151/*         0.065/*         RegFile/\registers_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.152/*         0.065/*         RegFile/\registers_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.153/*         0.064/*         RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.722    0.153/*         0.065/*         RegFile/\registers_reg[8][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.872    0.153/*         0.052/*         UART_TX_TOP/P1/PARITY_BIT_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.154/*         0.062/*         DATA_SYNC/\sync_bus_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.154/*         0.062/*         ALU/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.154/*         0.065/*         DATA_SYNC/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.155/*         0.063/*         TX_CLK_DIV/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.155/*         0.057/*         FIFO_TOP/fifomem/\mem_reg[7][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.155/*         0.062/*         ALU/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.155/*         0.057/*         FIFO_TOP/fifomem/\mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.155/*         0.063/*         TX_CLK_DIV/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.155/*         0.065/*         UART_TX_TOP/\DATA_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.155/*         0.062/*         ALU/\ALU_OUT_reg[13] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.156/*         0.065/*         RegFile/\registers_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.156/*         0.065/*         RegFile/\registers_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.157/*         0.064/*         RegFile/\registers_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.157/*         0.062/*         FIFO_TOP/rptr_empty/\rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.157/*         0.064/*         RX_CLK_DIV/\count_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.157/*         0.063/*         ALU/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.157/*         0.062/*         ALU/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.158/*         0.057/*         DATA_SYNC/enable_flop_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.158/*         0.064/*         RegFile/\RdData_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.042    0.159/*         0.063/*         ALU/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.159/*         0.062/*         DATA_SYNC/\sync_bus_reg[6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.870    0.160/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.161/*         0.063/*         DATA_SYNC/\sync_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.161/*         0.065/*         RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.161/*         0.064/*         DATA_SYNC/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.162/*         0.060/*         RST_SYNC_2/\sync_reg_reg[0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.870    0.162/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.162/*         0.063/*         FIFO_TOP/wptr_full/\wbin_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.870    0.163/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.163/*         0.066/*         RegFile/\RdData_reg[5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.869    0.165/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.165/*         0.065/*         DATA_SYNC/\sync_bus_reg[3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.870    0.165/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.869    0.165/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[5] /D    1
TX_CLK(R)->TX_CLK(R)	0.870    0.166/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.167/*         0.066/*         RegFile/\RdData_reg[6] /SI    1
TX_CLK(R)->TX_CLK(R)	0.871    0.168/*         0.052/*         UART_TX_TOP/S1/S_DATA_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.169/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.169/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.169/*         0.064/*         UART_TX_TOP/S1/S_DATA_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.169/*         0.062/*         DATA_SYNC/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.170/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.664    0.170/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.171/*         0.065/*         RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.171/*         0.054/*         DATA_SYNC/\sync_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.171/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.870    0.171/*         0.052/*         UART_TX_TOP/S1/\temp_registers_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.172/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][6] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.041    0.173/*         0.064/*         ALU/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.173/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.174/*         0.053/*         DATA_SYNC/\sync_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.174/*         0.049/*         FIFO_TOP/fifomem/\mem_reg[5][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.869    0.174/*         0.052/*         UART_TX_TOP/\DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.174/*         0.055/*         DATA_SYNC/\sync_bus_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.174/*         0.067/*         RegFile/\RdData_reg[7] /SI    1
TX_CLK(R)->TX_CLK(R)	0.869    0.174/*         0.052/*         UART_TX_TOP/\DATA_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	0.869    0.174/*         0.052/*         UART_TX_TOP/\DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.174/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.869    0.175/*         0.052/*         UART_TX_TOP/\DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.175/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.175/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.175/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.175/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.175/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.175/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.176/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.176/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.176/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.654    0.176/*         0.064/*         DATA_SYNC/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.176/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.176/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.177/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.177/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.177/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.177/*         0.065/*         UART_TX_TOP/F1/\current_state_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.177/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.177/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.177/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.178/*         0.053/*         DATA_SYNC/\sync_bus_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.178/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.178/*         0.054/*         DATA_SYNC/\sync_bus_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.178/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.178/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.178/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.178/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.179/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.179/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.866    0.179/*         0.052/*         UART_TX_TOP/\DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.179/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.179/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.180/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.180/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.180/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.850    0.180/*         0.053/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.181/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.181/*         0.050/*         RegFile/\registers_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.181/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.671    0.181/*         0.049/*         FIFO_TOP/fifomem/\mem_reg[3][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.869    0.182/*         0.052/*         UART_TX_TOP/\DATA_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.643    0.182/*         0.064/*         SYS_CTRL/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.182/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.182/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.182/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.183/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.817    */0.183         */0.086         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.184/*         0.052/*         RegFile/\registers_reg[15][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.850    0.184/*         0.053/*         UART_RX_TOP/D2/\P_DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.184/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.185/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.185/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.185/*         0.053/*         TX_CLK_DIV/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.185/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.186/*         0.052/*         DATA_SYNC/\sync_bus_reg[4] /D    1
TX_CLK(R)->TX_CLK(R)	0.865    0.187/*         0.052/*         UART_TX_TOP/\DATA_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.188/*         0.052/*         RegFile/\registers_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.188/*         0.052/*         RegFile/\registers_reg[13][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.188/*         0.052/*         RegFile/\registers_reg[15][2] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.188/*         0.052/*         RX_CLK_DIV/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.188/*         0.049/*         FIFO_TOP/fifomem/\mem_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    0.189/*         0.049/*         FIFO_TOP/fifomem/\mem_reg[7][0] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.189/*         0.052/*         RX_CLK_DIV/\count_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	0.816    */0.189         */0.087         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.189/*         0.069/*         RegFile/\registers_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.189/*         0.069/*         RegFile/\registers_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.189/*         0.052/*         RegFile/\registers_reg[12][6] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.190/*         0.052/*         TX_CLK_DIV/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.191/*         0.052/*         RegFile/\registers_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.191/*         0.052/*         RegFile/\registers_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.191/*         0.057/*         RegFile/\registers_reg[5][7] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.191/*         0.052/*         RX_CLK_DIV/\count_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.872    0.191/*         0.052/*         UART_TX_TOP/S1/DONE_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.191/*         0.057/*         RegFile/\registers_reg[5][2] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.191/*         0.052/*         RX_CLK_DIV/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.192/*         0.068/*         RegFile/\registers_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.192/*         0.052/*         RegFile/\registers_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.192/*         0.052/*         DATA_SYNC/\sync_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.192/*         0.058/*         RegFile/\registers_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.192/*         0.052/*         RegFile/\registers_reg[14][6] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.192/*         0.052/*         TX_CLK_DIV/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.192/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.192/*         0.052/*         RegFile/\registers_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.193/*         0.057/*         RegFile/\registers_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.193/*         0.057/*         RegFile/\registers_reg[13][1] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.193/*         0.052/*         TX_CLK_DIV/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.193/*         0.057/*         RegFile/\registers_reg[11][3] /D    1
UART_CLK(R)->UART_CLK(R)	0.860    0.193/*         0.052/*         RX_CLK_DIV/\count_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.193/*         0.052/*         RX_CLK_DIV/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.194/*         0.057/*         RegFile/\registers_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.657    0.194/*         0.052/*         DATA_SYNC/\sync_bus_reg[5] /D    1
RX_CLK(R)->RX_CLK(R)	0.817    */0.194         */0.085         UART_RX_TOP/D1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.194/*         0.058/*         RegFile/\registers_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.194/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.194/*         0.052/*         RegFile/\registers_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.194/*         0.057/*         RegFile/\registers_reg[12][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.867    0.194/*         0.052/*         UART_TX_TOP/\DATA_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.195/*         0.069/*         RegFile/\registers_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.195/*         0.057/*         RegFile/\registers_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.195/*         0.058/*         RegFile/\registers_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.195/*         0.053/*         RegFile/\registers_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.195/*         0.057/*         RegFile/\registers_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.195/*         0.058/*         RegFile/\registers_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.195/*         0.057/*         RegFile/\registers_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.195/*         0.057/*         RegFile/\registers_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.195/*         0.057/*         RegFile/\registers_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.195/*         0.057/*         RegFile/\registers_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.196/*         0.058/*         RegFile/\registers_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.196/*         0.053/*         RegFile/\registers_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.196/*         0.058/*         RegFile/\registers_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.196/*         0.058/*         RegFile/\registers_reg[14][7] /D    1
RX_CLK(R)->RX_CLK(R)	0.848    0.196/*         0.056/*         UART_RX_TOP/D1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.196/*         0.057/*         RegFile/\registers_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.196/*         0.057/*         RegFile/\registers_reg[10][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.839    */0.196         */0.085         UART_TX_TOP/F1/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.196/*         0.058/*         RegFile/\registers_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.196/*         0.057/*         RegFile/\registers_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.197/*         0.058/*         RegFile/\registers_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.197/*         0.058/*         RegFile/\registers_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.197/*         0.057/*         RegFile/\registers_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.197/*         0.058/*         RegFile/\registers_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.197/*         0.052/*         RegFile/\registers_reg[14][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.838    */0.197         */0.084         UART_TX_TOP/S1/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.197/*         0.057/*         RegFile/\registers_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.197/*         0.057/*         RegFile/\registers_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.197/*         0.057/*         RegFile/\registers_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.197/*         0.058/*         RegFile/\registers_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.197/*         0.064/*         TX_CLK_DIV/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.197/*         0.058/*         RegFile/\registers_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.198/*         0.058/*         RegFile/\registers_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.198/*         0.057/*         RegFile/\registers_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.710    0.198/*         0.058/*         RegFile/\registers_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.198/*         0.058/*         RegFile/\registers_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.723    0.198/*         0.057/*         RegFile/\registers_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.198/*         0.060/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.198/*         0.057/*         RegFile/\registers_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.198/*         0.057/*         RegFile/\registers_reg[7][3] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.198/*         0.052/*         TX_CLK_DIV/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.198/*         0.058/*         RegFile/\registers_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.198/*         0.058/*         RegFile/\registers_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.198/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.198/*         0.058/*         RegFile/\registers_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.198/*         0.066/*         FIFO_TOP/wptr_full/\wbin_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.199/*         0.061/*         UART_RX_TOP/D1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.199/*         0.058/*         RegFile/\registers_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.199/*         0.058/*         RegFile/\registers_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.199/*         0.058/*         RegFile/\registers_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.199/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.199/*         0.061/*         UART_RX_TOP/D2/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.199/*         0.058/*         RegFile/\registers_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.199/*         0.048/*         FIFO_TOP/fifomem/\mem_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.199/*         0.058/*         RegFile/\registers_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.718    0.199/*         0.058/*         RegFile/\registers_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.199/*         0.058/*         RegFile/\registers_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.199/*         0.060/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.200/*         0.057/*         RegFile/\registers_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.200/*         0.058/*         RegFile/\registers_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.200/*         0.058/*         RegFile/\registers_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.200/*         0.058/*         RegFile/\registers_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.200/*         0.058/*         RegFile/\registers_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.200/*         0.058/*         RegFile/\registers_reg[8][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.850    0.201/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.201/*         0.061/*         UART_RX_TOP/D2/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.201/*         0.057/*         RegFile/\registers_reg[12][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.816    */0.201         */0.086         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.201/*         0.058/*         RegFile/\registers_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.201/*         0.058/*         RegFile/\registers_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.201/*         0.060/*         UART_RX_TOP/D1/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.201/*         0.058/*         RegFile/\registers_reg[8][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.821    */0.201         */0.091         FIFO_TOP/rptr_empty/\rbin_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.731    0.201/*         0.058/*         RegFile/\registers_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.201/*         0.067/*         DATA_SYNC/\sync_bus_reg[0] /SI    1
UART_CLK(R)->UART_CLK(R)	0.859    0.201/*         0.052/*         TX_CLK_DIV/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.201/*         0.058/*         RegFile/\registers_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.201/*         0.057/*         RegFile/\registers_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.201/*         0.060/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.704    0.201/*         0.057/*         RegFile/\registers_reg[4][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.821    */0.202         */0.091         FIFO_TOP/rptr_empty/\rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.202/*         0.057/*         RegFile/\registers_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.202/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.202/*         0.058/*         RegFile/\registers_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.202/*         0.057/*         RegFile/\registers_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.202/*         0.057/*         RegFile/\registers_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.202/*         0.058/*         RegFile/\registers_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.726    0.203/*         0.058/*         RegFile/\registers_reg[6][0] /D    1
UART_CLK(R)->UART_CLK(R)	0.859    0.203/*         0.052/*         RX_CLK_DIV/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.730    0.203/*         0.058/*         RegFile/\registers_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.733    0.203/*         0.058/*         RegFile/\registers_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.203/*         0.058/*         RegFile/\registers_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.734    0.204/*         0.057/*         RegFile/\registers_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.650    0.204/*         0.060/*         UART_RX_TOP/D2/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.732    0.204/*         0.058/*         RegFile/\registers_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.204/*         0.058/*         RegFile/\registers_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.204/*         0.058/*         RegFile/\registers_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.727    0.204/*         0.058/*         RegFile/\registers_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.205/*         0.069/*         RegFile/\registers_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.205/*         0.058/*         RegFile/\registers_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.205/*         0.058/*         RegFile/\registers_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.205/*         0.068/*         RegFile/\registers_reg[2][1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.850    0.205/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.717    0.205/*         0.052/*         RegFile/\registers_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.206/*         0.058/*         RegFile/\registers_reg[6][2] /D    1
RX_CLK(R)->RX_CLK(R)	0.850    0.206/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.701    0.206/*         0.068/*         RegFile/\registers_reg[3][6] /SI    1
RX_CLK(R)->RX_CLK(R)	0.850    0.206/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.207/*         0.060/*         UART_TX_TOP/S1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.692    0.208/*         0.069/*         RegFile/\registers_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.716    0.208/*         0.070/*         RegFile/\registers_reg[3][2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.850    0.209/*         0.056/*         UART_RX_TOP/D2/\P_DATA_reg[2] /D    1
UART_CLK(R)->UART_CLK(R)	0.858    0.210/*         0.053/*         TX_CLK_DIV/\count_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.850    0.210/*         0.055/*         UART_RX_TOP/D2/\P_DATA_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.212/*         0.055/*         RegFile/\RdData_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.049    0.212/*         0.053/*         ALU/\ALU_OUT_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.872    0.212/*         0.052/*         UART_TX_TOP/S1/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.674    0.212/*         0.068/*         RegFile/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.681    0.213/*         0.061/*         UART_TX_TOP/P1/PARITY_BIT_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.816    */0.213         */0.087         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.213/*         0.061/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.214/*         0.061/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.214/*         0.066/*         FIFO_TOP/wptr_full/\wbin_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.215/*         0.068/*         RegFile/\registers_reg[2][4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.860    0.215/*         0.052/*         FIFO_TOP/rptr_empty/\rbin_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.685    0.215/*         0.056/*         RegFile/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.683    0.215/*         0.055/*         RegFile/\RdData_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.714    0.217/*         0.074/*         RST_SYNC_1/\sync_reg_reg[0] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.050    0.218/*         0.053/*         ALU/\ALU_OUT_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.053    0.219/*         0.052/*         ALU/\ALU_OUT_reg[10] /D    1
TX_CLK(R)->TX_CLK(R)	0.872    0.221/*         0.051/*         UART_TX_TOP/F1/\current_state_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.053    0.221/*         0.052/*         ALU/\ALU_OUT_reg[12] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.221/*         0.061/*         RegFile/\registers_reg[12][5] /SI    1
RX_CLK(R)->RX_CLK(R)	0.851    0.221/*         0.052/*         UART_RX_TOP/D2/\P_DATA_reg[7] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.053    0.221/*         0.052/*         ALU/\ALU_OUT_reg[14] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.221/*         0.057/*         RegFile/\RdData_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.709    0.222/*         0.077/*         RST_SYNC_1/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.682    0.222/*         0.055/*         RegFile/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.223/*         0.060/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.847    0.224/*         0.055/*         UART_RX_TOP/D1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.224/*         0.065/*         FIFO_TOP/wptr_full/\wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.224/*         0.061/*         RegFile/\registers_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.224/*         0.057/*         RegFile/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    */0.225         */0.086         FIFO_TOP/wptr_full/\wbin_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.225/*         0.062/*         UART_TX_TOP/S1/\temp_registers_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.052    0.225/*         0.052/*         ALU/\ALU_OUT_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.629    */0.225         */0.086         FIFO_TOP/wptr_full/\wptr_reg[3] /D    1
UART_CLK(R)->UART_CLK(R)	0.857    0.225/*         0.054/*         TX_CLK_DIV/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.647    0.225/*         0.061/*         SYS_CTRL/\Address_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.226/*         0.061/*         RegFile/\registers_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.227/*         0.061/*         RegFile/\registers_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.228/*         0.066/*         UART_RX_TOP/S2/stop_error_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.228/*         0.061/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.053    0.228/*         0.052/*         ALU/\ALU_OUT_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.686    0.229/*         0.069/*         RegFile/\registers_reg[2][2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.053    0.229/*         0.052/*         ALU/\ALU_OUT_reg[15] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.051    0.229/*         0.054/*         ALU/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.230/*         0.061/*         RegFile/\registers_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.230/*         0.061/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.628    */0.231         */0.113         UART_TX_TOP/F1/\current_state_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.865    0.233/*         0.059/*         UART_TX_TOP/F1/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.233/*         0.061/*         UART_RX_TOP/F1/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.679    0.233/*         0.063/*         UART_TX_TOP/F1/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.737    0.233/*         0.057/*         RegFile/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.670    0.234/*         0.065/*         RegFile/\registers_reg[0][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.051    0.234/*         0.053/*         ALU/\ALU_OUT_reg[7] /D    1
RX_CLK(R)->RX_CLK(R)	0.851    0.235/*         0.052/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.050    0.235/*         0.054/*         ALU/\ALU_OUT_reg[5] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.053    0.235/*         0.052/*         ALU/\ALU_OUT_reg[11] /D    1
RX_CLK(R)->RX_CLK(R)	0.849    0.235/*         0.053/*         UART_RX_TOP/F1/\current_state_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.870    0.235/*         0.054/*         UART_TX_TOP/F1/\current_state_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.235/*         0.053/*         RX_CLK_DIV/odd_edge_tog_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.235/*         0.060/*         UART_TX_TOP/S1/\count_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.809    */0.236         */0.103         FIFO_TOP/rptr_empty/rempty_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	0.048    0.238/*         0.055/*         ALU/\ALU_OUT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.238/*         0.059/*         FIFO_TOP/wptr_full/wfull_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.837    */0.239         */0.085         UART_TX_TOP/S1/\count_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.049    0.240/*         0.055/*         ALU/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.688    0.240/*         0.067/*         RegFile/\registers_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.240/*         0.066/*         RegFile/\registers_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.736    0.241/*         0.058/*         RegFile/\RdData_reg[7] /D    1
TX_CLK(R)->TX_CLK(R)	0.870    0.241/*         0.053/*         UART_TX_TOP/F1/\current_state_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.851    0.242/*         0.053/*         UART_RX_TOP/S1/start_glitch_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.729    0.242/*         0.057/*         RegFile/\registers_reg[3][3] /D    1
@(R)->SCAN_CLK(R)	0.689    0.242/*         0.073/*         RST_SYNC_2/\sync_reg_reg[0] /RN    1
RX_CLK(R)->RX_CLK(R)	0.851    0.242/*         0.052/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.684    0.243/*         0.058/*         RegFile/RdData_Valid_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.653    0.244/*         0.053/*         SYS_CTRL/\current_state_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.685    0.246/*         0.077/*         RST_SYNC_2/\sync_reg_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.246/*         0.058/*         RegFile/\registers_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.631    */0.247         */0.084         FIFO_TOP/wptr_full/\wbin_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.049    0.248/*         0.055/*         ALU/\ALU_OUT_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.712    0.249/*         0.057/*         RegFile/\registers_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.252/*         0.049/*         RegFile/\registers_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.252/*         0.057/*         RegFile/\registers_reg[3][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.837    */0.252         */0.085         UART_TX_TOP/S1/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.252/*         0.063/*         SYS_CTRL/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.255/*         0.057/*         RegFile/\registers_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.256/*         0.053/*         SYS_CTRL/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.700    0.256/*         0.049/*         RegFile/\registers_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.256/*         0.057/*         RegFile/\registers_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.699    0.257/*         0.069/*         RegFile/\registers_reg[3][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.859    0.258/*         0.053/*         FIFO_TOP/rptr_empty/\rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.258/*         0.058/*         RegFile/\registers_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.648    0.258/*         0.061/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    0.258/*         0.058/*         RegFile/\registers_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.260/*         0.066/*         RegFile/\registers_reg[1][1] /SI    1
@(R)->SCAN_CLK(R)	0.814    0.261/*         -0.052/*        TX_CLK_DIV/odd_edge_tog_reg/SN    1
@(R)->SCAN_CLK(R)	0.813    0.262/*         -0.051/*        RX_CLK_DIV/odd_edge_tog_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.264/*         0.058/*         RegFile/\registers_reg[2][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.264/*         0.057/*         ALU/\ALU_OUT_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.264/*         0.052/*         SYS_CTRL/\Address_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.268/*         0.066/*         RegFile/\registers_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.649    0.268/*         0.062/*         UART_RX_TOP/S1/start_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    */0.269         */0.116         SYS_CTRL/\current_state_reg[3] /SI    1
RX_CLK(R)->RX_CLK(R)	0.850    0.270/*         0.053/*         UART_RX_TOP/F1/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.665    0.272/*         0.067/*         RegFile/\registers_reg[2][6] /SI    1
RX_CLK(R)->RX_CLK(R)	0.850    0.272/*         0.053/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.273/*         0.065/*         RegFile/\registers_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.644    0.277/*         0.065/*         UART_RX_TOP/F1/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.277/*         0.062/*         FIFO_TOP/rptr_empty/\rbin_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.689    0.278/*         0.065/*         RegFile/\registers_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.280/*         0.062/*         UART_TX_TOP/S1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.282/*         0.054/*         RegFile/\registers_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.705    0.282/*         0.044/*         RegFile/\registers_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.282/*         0.064/*         RegFile/\registers_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.283/*         0.057/*         RegFile/\registers_reg[2][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.851    0.283/*         0.052/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.284/*         0.065/*         RegFile/\registers_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.652    0.285/*         0.056/*         SYS_CTRL/\Address_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.386    0.286/*         0.054/*         TX_CLK_DIV/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.287/*         0.053/*         SYS_CTRL/\Address_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.386    0.287/*         0.053/*         RX_CLK_DIV/div_clk_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.288/*         0.054/*         RegFile/\registers_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.661    0.290/*         0.053/*         FIFO_TOP/wptr_full/\wptr_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.857    0.290/*         0.055/*         FIFO_TOP/rptr_empty/\rbin_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.711    0.291/*         0.058/*         RegFile/\registers_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.658    0.292/*         0.049/*         SYS_CTRL/\Address_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.293/*         0.057/*         RegFile/\registers_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.669    0.295/*         0.061/*         FIFO_TOP/rptr_empty/\rbin_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.298/*         0.064/*         RegFile/\registers_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.666    0.299/*         0.041/*         SYS_CTRL/\Address_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.299/*         0.053/*         FIFO_TOP/wptr_full/\wbin_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.719    0.300/*         0.049/*         RegFile/\registers_reg[2][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.854    0.301/*         0.059/*         FIFO_TOP/rptr_empty/\rbin_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.303/*         0.064/*         RegFile/\registers_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.667    0.303/*         0.063/*         RegFile/\registers_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.305/*         0.063/*         RegFile/\registers_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.645    0.305/*         0.062/*         SYS_CTRL/\Address_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.306/*         0.053/*         FIFO_TOP/wptr_full/\wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.310/*         0.055/*         RegFile/\registers_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.646    0.310/*         0.061/*         SYS_CTRL/\Address_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.698    0.311/*         0.057/*         RegFile/\registers_reg[1][5] /D    1
TX_CLK(R)->TX_CLK(R)	0.859    0.312/*         0.053/*         FIFO_TOP/rptr_empty/\rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.673    0.313/*         0.054/*         RegFile/\registers_reg[1][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.849    0.319/*         0.053/*         UART_RX_TOP/F1/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.321/*         0.063/*         RegFile/\registers_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.655    0.321/*         0.053/*         SYS_CTRL/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.663    0.323/*         0.063/*         RegFile/\registers_reg[0][1] /SI    1
REF_CLK(R)->ALU_CLK(R)	0.532    */0.327         */0.089         ALU/OUT_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.327/*         0.054/*         RegFile/\registers_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.656    0.327/*         0.052/*         SYS_CTRL/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.735    0.328/*         0.060/*         RegFile/\registers_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.651    0.328/*         0.059/*         DATA_SYNC/enable_pulse_d_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.668    0.333/*         0.062/*         RegFile/\registers_reg[0][2] /SI    1
@(R)->SCAN_CLK(R)	0.849    0.335/*         -0.081/*        RegFile/\registers_reg[3][5] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.660    0.335/*         0.055/*         FIFO_TOP/wptr_full/\wbin_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.849    0.336/*         0.054/*         UART_RX_TOP/F1/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.638    */0.339         */0.085         DATA_SYNC/\sync_reg_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.830    */0.341         */0.092         UART_TX_TOP/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.678    0.341/*         0.055/*         RegFile/\registers_reg[1][1] /D    1
@(R)->SCAN_CLK(R)	0.849    0.341/*         -0.081/*        RegFile/\registers_reg[2][7] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.346/*         0.055/*         RegFile/\registers_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.697    0.346/*         0.057/*         RegFile/\registers_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.347/*         0.055/*         RegFile/\registers_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.677    0.348/*         0.054/*         RegFile/\registers_reg[0][3] /D    1
RX_CLK(R)->RX_CLK(R)	0.850    0.350/*         0.054/*         UART_RX_TOP/S2/stop_error_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.708    0.350/*         0.060/*         RegFile/\registers_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.350/*         0.054/*         RegFile/\registers_reg[0][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.819    */0.350         */0.085         UART_RX_TOP/P1/PARITY_ERROR_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.676    0.356/*         0.055/*         RegFile/\registers_reg[0][5] /D    1
@(R)->SCAN_CLK(R)	0.789    0.357/*         -0.059/*        FIFO_TOP/rptr_empty/rempty_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.680    0.359/*         0.055/*         RegFile/\registers_reg[0][0] /D    1
@(R)->SCAN_CLK(R)	0.696    0.359/*         0.065/*         TX_CLK_DIV/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.361/*         0.065/*         TX_CLK_DIV/\count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.368/*         0.049/*         FIFO_TOP/fifomem/\mem_reg[7][2] /D    1
@(R)->SCAN_CLK(R)	0.696    0.368/*         0.065/*         TX_CLK_DIV/\count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.675    0.369/*         0.055/*         RegFile/\registers_reg[0][2] /D    1
@(R)->SCAN_CLK(R)	0.696    0.371/*         0.065/*         TX_CLK_DIV/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.375/*         0.064/*         TX_CLK_DIV/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.376/*         0.064/*         RX_CLK_DIV/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.377/*         0.064/*         TX_CLK_DIV/\count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.697    0.377/*         0.064/*         TX_CLK_DIV/\count_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    */0.378         */0.144         SYS_CTRL/\current_state_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.697    0.380/*         0.064/*         RX_CLK_DIV/\count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.672    0.380/*         0.054/*         RegFile/\registers_reg[0][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.858    0.382/*         0.054/*         FIFO_TOP/rptr_empty/\rptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.697    0.384/*         0.064/*         RX_CLK_DIV/\count_reg[2] /RN    1
TX_CLK(R)->TX_CLK(R)	0.857    0.384/*         0.055/*         PULSE_GEN/rcv_flop_reg/D    1
@(R)->SCAN_CLK(R)	0.698    0.386/*         0.064/*         RX_CLK_DIV/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.390/*         0.064/*         RX_CLK_DIV/\count_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.662    0.391/*         0.053/*         FIFO_TOP/wptr_full/\wptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.698    0.392/*         0.064/*         RX_CLK_DIV/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.698    0.396/*         0.063/*         RX_CLK_DIV/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.411/*         0.061/*         RegFile/\registers_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.411/*         0.061/*         RegFile/\registers_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.411/*         0.061/*         RegFile/\registers_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.411/*         0.061/*         RegFile/\registers_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.412/*         0.061/*         RegFile/\registers_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.416/*         0.060/*         RegFile/\registers_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.420/*         0.060/*         RegFile/\registers_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.422/*         0.060/*         RegFile/\registers_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.724    0.430/*         0.060/*         RegFile/\registers_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.430/*         0.060/*         RegFile/\registers_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.431/*         0.060/*         RegFile/\registers_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.721    0.436/*         0.060/*         RegFile/\registers_reg[5][0] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.440/*         0.060/*         RegFile/\registers_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.715    0.448/*         0.059/*         RegFile/\registers_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.714    0.449/*         0.059/*         RegFile/\registers_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.453/*         0.063/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.456/*         0.063/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.458/*         0.059/*         RegFile/\registers_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.459/*         0.063/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.459/*         0.063/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.462/*         0.059/*         RegFile/\registers_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.464/*         0.063/*         UART_RX_TOP/E1/\EDGE_COUNT_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.465/*         0.063/*         UART_RX_TOP/E1/\BIT_COUNT_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.465/*         0.059/*         RegFile/\registers_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.466/*         0.059/*         RegFile/\registers_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.469/*         0.059/*         RegFile/\registers_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.709    0.470/*         0.059/*         RegFile/\registers_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.470/*         0.063/*         UART_RX_TOP/E1/\BIT_COUNT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.703    0.471/*         0.059/*         RegFile/\registers_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.471/*         0.063/*         UART_RX_TOP/E1/\BIT_COUNT_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.471/*         0.063/*         UART_RX_TOP/F1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.471/*         0.063/*         UART_RX_TOP/E1/\BIT_COUNT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.471/*         0.063/*         UART_RX_TOP/F1/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.471/*         0.063/*         UART_RX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.471/*         0.063/*         UART_RX_TOP/F1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.471/*         0.059/*         RegFile/\registers_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.710    0.473/*         0.059/*         RegFile/\registers_reg[2][5] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.475/*         0.063/*         UART_RX_TOP/D1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.475/*         0.062/*         FIFO_TOP/rptr_empty/\rptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	0.542    */0.476         */-0.035        CLK_GATE/U0_TLATNCAX12M/E    1
@(R)->SCAN_CLK(R)	0.667    0.476/*         0.062/*         FIFO_TOP/rptr_empty/\rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.477/*         0.062/*         FIFO_TOP/rptr_empty/\rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.477/*         0.062/*         FIFO_TOP/sync_w2r/\Q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.477/*         0.062/*         FIFO_TOP/rptr_empty/\rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.478/*         0.062/*         FIFO_TOP/sync_w2r/\out_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.478/*         0.062/*         FIFO_TOP/sync_w2r/\Q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.478/*         0.062/*         FIFO_TOP/sync_w2r/\Q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.646    0.478/*         0.063/*         UART_RX_TOP/D1/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.478/*         0.062/*         FIFO_TOP/sync_w2r/\out_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.478/*         0.062/*         FIFO_TOP/sync_w2r/\Q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.478/*         0.062/*         PULSE_GEN/rcv_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.667    0.478/*         0.062/*         PULSE_GEN/pls_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.710    0.479/*         0.059/*         RegFile/\registers_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.479/*         0.063/*         UART_RX_TOP/D1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.648    0.481/*         0.063/*         UART_RX_TOP/S1/start_glitch_reg/RN    1
@(R)->SCAN_CLK(R)	0.647    0.482/*         0.063/*         UART_RX_TOP/D2/\P_DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.483/*         0.063/*         UART_RX_TOP/D2/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.483/*         0.063/*         UART_RX_TOP/D2/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.483/*         0.063/*         UART_RX_TOP/D2/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.484/*         0.063/*         UART_RX_TOP/D2/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.647    0.484/*         0.064/*         UART_RX_TOP/P1/PARITY_ERROR_reg/RN    1
@(R)->SCAN_CLK(R)	0.647    0.485/*         0.064/*         UART_RX_TOP/S2/stop_error_reg/RN    1
@(R)->SCAN_CLK(R)	0.649    0.486/*         0.063/*         UART_RX_TOP/D2/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.487/*         0.063/*         UART_RX_TOP/D2/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.649    0.487/*         0.063/*         UART_RX_TOP/D2/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.702    0.488/*         0.058/*         RegFile/\registers_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.491/*         0.058/*         RegFile/\registers_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.493/*         0.058/*         RegFile/\registers_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.494/*         0.058/*         RegFile/\registers_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.497/*         0.058/*         RegFile/\registers_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.498/*         0.058/*         RegFile/\registers_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.696    0.498/*         0.058/*         RegFile/\registers_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.514/*         0.057/*         RegFile/\registers_reg[2][6] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.514/*         0.057/*         RegFile/\registers_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.675    0.514/*         0.057/*         RegFile/\registers_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.515/*         0.057/*         RegFile/\registers_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.521/*         0.057/*         RegFile/\registers_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.521/*         0.057/*         RegFile/\registers_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.521/*         0.057/*         RegFile/\registers_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.522/*         0.057/*         RegFile/\registers_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.671    0.523/*         0.057/*         RegFile/\registers_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.523/*         0.057/*         RegFile/\registers_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.525/*         0.057/*         RegFile/\registers_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.526/*         0.057/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.674    0.526/*         0.057/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.529/*         0.056/*         RegFile/\registers_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.532/*         0.056/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.533/*         0.056/*         DATA_SYNC/\sync_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.664    0.536/*         0.056/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.662    0.538/*         0.056/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.658    0.543/*         0.055/*         DATA_SYNC/\sync_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.657    0.544/*         0.055/*         DATA_SYNC/enable_flop_reg/RN    1
@(R)->SCAN_CLK(R)	0.655    0.547/*         0.055/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.547/*         0.055/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.547/*         0.055/*         DATA_SYNC/enable_pulse_d_reg/RN    1
@(R)->SCAN_CLK(R)	0.654    0.547/*         0.055/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.226    0.615/*         0.064/*         RX_CLK_DIV/div_clk_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.226    0.618/*         0.064/*         TX_CLK_DIV/div_clk_reg/SI    1
@(R)->SCAN_CLK(R)	0.801    0.724/*         -0.061/*        UART_TX_TOP/F1/\current_state_reg[0] /SN    1
@(R)->SCAN_CLK(R)	0.725    0.784/*         0.061/*         RegFile/\registers_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.786/*         0.061/*         RegFile/\registers_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.788/*         0.061/*         RegFile/\registers_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.789/*         0.061/*         RegFile/\registers_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.792/*         0.061/*         RegFile/\registers_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.797/*         0.061/*         RegFile/\registers_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.799/*         0.061/*         RegFile/\registers_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.806/*         0.060/*         RegFile/\registers_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.730    0.807/*         0.060/*         RegFile/\registers_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.807/*         0.060/*         RegFile/\registers_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.809/*         0.060/*         RegFile/\registers_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.810/*         0.060/*         RegFile/\registers_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.726    0.810/*         0.060/*         RegFile/\registers_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.727    0.811/*         0.060/*         RegFile/\registers_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.811/*         0.060/*         RegFile/\registers_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.812/*         0.060/*         RegFile/\registers_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.725    0.812/*         0.060/*         RegFile/\registers_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.813/*         0.059/*         RegFile/\registers_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.813/*         0.060/*         FIFO_TOP/rptr_empty/\rbin_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.813/*         0.060/*         RegFile/\registers_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.813/*         0.059/*         RegFile/\registers_reg[8][3] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.814/*         0.060/*         RegFile/\registers_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.814/*         0.060/*         FIFO_TOP/sync_w2r/\out_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.728    0.815/*         0.059/*         RegFile/\registers_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.815/*         0.060/*         FIFO_TOP/sync_w2r/\out_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.819/*         0.059/*         RegFile/\registers_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.820/*         0.060/*         FIFO_TOP/rptr_empty/\rbin_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.820/*         0.059/*         RegFile/\registers_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.821/*         0.060/*         FIFO_TOP/rptr_empty/\rbin_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.716    0.822/*         0.060/*         RegFile/\registers_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.670    0.822/*         0.060/*         FIFO_TOP/rptr_empty/\rbin_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.825/*         0.059/*         RegFile/\registers_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.827/*         0.059/*         RegFile/\registers_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.827/*         0.059/*         RegFile/\registers_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.828/*         0.059/*         RegFile/\registers_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.731    0.828/*         0.059/*         RegFile/\registers_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.731    0.828/*         0.059/*         RegFile/\registers_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.829/*         0.059/*         RegFile/\registers_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.830/*         0.059/*         RegFile/\registers_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.831/*         0.059/*         RegFile/\registers_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.831/*         0.059/*         RegFile/\registers_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.831/*         0.059/*         RegFile/\registers_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.831/*         0.059/*         RegFile/\registers_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.832/*         0.059/*         UART_TX_TOP/\DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.832/*         0.059/*         RegFile/\registers_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.832/*         0.059/*         UART_TX_TOP/\DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.832/*         0.059/*         RegFile/\registers_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.833/*         0.059/*         RegFile/\registers_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.833/*         0.059/*         RegFile/\registers_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.834/*         0.059/*         RegFile/\registers_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.834/*         0.059/*         RegFile/\registers_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.834/*         0.059/*         RegFile/\registers_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.835/*         0.059/*         RegFile/\registers_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.731    0.836/*         0.059/*         RegFile/\registers_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.836/*         0.059/*         RegFile/\registers_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.837/*         0.059/*         RegFile/\registers_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.837/*         0.058/*         UART_TX_TOP/S1/\temp_registers_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.837/*         0.059/*         RegFile/\registers_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.676    0.837/*         0.059/*         UART_TX_TOP/\DATA_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.735    0.837/*         0.059/*         RegFile/\registers_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.732    0.837/*         0.059/*         RegFile/\registers_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.838/*         0.059/*         RegFile/\registers_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.838/*         0.059/*         RegFile/\registers_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.734    0.838/*         0.059/*         RegFile/\registers_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.838/*         0.058/*         UART_TX_TOP/flag_reg/RN    1
@(R)->SCAN_CLK(R)	0.730    0.839/*         0.059/*         RegFile/\registers_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.730    0.839/*         0.059/*         RegFile/\registers_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.733    0.839/*         0.059/*         RegFile/\registers_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.839/*         0.058/*         UART_TX_TOP/S1/\temp_registers_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.731    0.839/*         0.059/*         RegFile/\registers_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.731    0.840/*         0.059/*         RegFile/\registers_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.730    0.840/*         0.059/*         RegFile/\registers_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.841/*         0.058/*         UART_TX_TOP/S1/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.841/*         0.058/*         UART_TX_TOP/S1/\temp_registers_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.842/*         0.058/*         UART_TX_TOP/S1/S_DATA_reg/RN    1
@(R)->SCAN_CLK(R)	0.681    0.842/*         0.058/*         UART_TX_TOP/S1/\temp_registers_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.842/*         0.058/*         UART_TX_TOP/S1/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.842/*         0.058/*         UART_TX_TOP/S1/DONE_reg/RN    1
@(R)->SCAN_CLK(R)	0.683    0.843/*         0.058/*         UART_TX_TOP/P1/PARITY_BIT_reg/RN    1
@(R)->SCAN_CLK(R)	0.683    0.843/*         0.058/*         UART_TX_TOP/F1/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.843/*         0.058/*         UART_TX_TOP/F1/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.683    0.843/*         0.058/*         UART_TX_TOP/F1/\current_state_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.684    0.843/*         0.058/*         UART_TX_TOP/F1/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.844/*         0.058/*         UART_TX_TOP/S1/\temp_registers_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.844/*         0.058/*         UART_TX_TOP/S1/\temp_registers_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.844/*         0.058/*         UART_TX_TOP/S1/\temp_registers_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.845/*         0.058/*         UART_TX_TOP/S1/\temp_registers_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.845/*         0.058/*         UART_TX_TOP/S1/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.845/*         0.058/*         UART_TX_TOP/\DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.682    0.845/*         0.058/*         UART_TX_TOP/S1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.845/*         0.058/*         UART_TX_TOP/\DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.681    0.845/*         0.058/*         UART_TX_TOP/\DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.846/*         0.058/*         UART_TX_TOP/\DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.680    0.846/*         0.058/*         UART_TX_TOP/\DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.228    0.847/*         0.062/*         RX_CLK_DIV/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.228    0.847/*         0.062/*         TX_CLK_DIV/div_clk_reg/RN    1
@(R)->SCAN_CLK(R)	0.657    0.914/*         0.055/*         RegFile/\registers_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.915/*         0.055/*         RegFile/\registers_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.915/*         0.055/*         RegFile/\registers_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.915/*         0.055/*         RegFile/\registers_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.915/*         0.055/*         RegFile/\registers_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.915/*         0.055/*         RegFile/\registers_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.655    0.915/*         0.055/*         RegFile/\registers_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.915/*         0.055/*         RegFile/\registers_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.654    0.916/*         0.055/*         RegFile/\registers_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.825    1.128/*         -0.076/*        RegFile/\registers_reg[2][0] /SN    1
@(R)->SCAN_CLK(R)	0.778    1.186/*         -0.072/*        SYS_CTRL/\Address_reg[2] /SN    1
@(R)->SCAN_CLK(R)	0.732    1.208/*         0.062/*         RegFile/\registers_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.210/*         0.062/*         RegFile/\registers_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.218/*         0.062/*         RegFile/\registers_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.220/*         0.062/*         RegFile/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.731    1.220/*         0.063/*         RegFile/\registers_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.222/*         0.062/*         RegFile/\RdData_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.222/*         0.062/*         RegFile/\RdData_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.732    1.223/*         0.062/*         RegFile/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.733    1.233/*         0.062/*         RegFile/\registers_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.681    1.273/*         0.061/*         RegFile/RdData_Valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.680    1.273/*         0.061/*         RegFile/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.276/*         0.061/*         RegFile/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.276/*         0.061/*         RegFile/\RdData_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.677    1.276/*         0.061/*         RegFile/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.675    1.278/*         0.061/*         RegFile/\registers_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.673    1.281/*         0.060/*         RegFile/\registers_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.648    1.311/*         0.060/*         SYS_CTRL/\Address_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.649    1.316/*         0.059/*         SYS_CTRL/\Address_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.650    1.316/*         0.059/*         RegFile/\registers_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.648    1.317/*         0.059/*         SYS_CTRL/\Address_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.652    1.318/*         0.059/*         FIFO_TOP/sync_r2w/\Q1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.651    1.318/*         0.059/*         FIFO_TOP/sync_r2w/\Q1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.653    1.318/*         0.059/*         FIFO_TOP/sync_r2w/\Q1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.649    1.319/*         0.059/*         SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.654    1.319/*         0.059/*         FIFO_TOP/sync_r2w/\out_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.653    1.319/*         0.059/*         FIFO_TOP/sync_r2w/\out_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.647    1.320/*         0.059/*         SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.320/*         0.059/*         FIFO_TOP/wptr_full/\wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.653    1.321/*         0.059/*         FIFO_TOP/sync_r2w/\out_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.651    1.321/*         0.059/*         RegFile/\registers_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.649    1.321/*         0.059/*         SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.649    1.321/*         0.059/*         SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.653    1.321/*         0.059/*         FIFO_TOP/sync_r2w/\Q1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.650    1.321/*         0.059/*         RegFile/\registers_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.651    1.321/*         0.059/*         RegFile/\registers_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.657    1.321/*         0.059/*         FIFO_TOP/wptr_full/\wbin_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.650    1.322/*         0.059/*         RegFile/\registers_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.322/*         0.059/*         FIFO_TOP/wptr_full/\wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.322/*         0.059/*         FIFO_TOP/wptr_full/\wbin_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.322/*         0.059/*         FIFO_TOP/wptr_full/wfull_reg/RN    1
@(R)->SCAN_CLK(R)	0.656    1.322/*         0.059/*         FIFO_TOP/wptr_full/\wbin_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.656    1.322/*         0.059/*         FIFO_TOP/wptr_full/\wbin_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.653    1.323/*         0.059/*         FIFO_TOP/sync_r2w/\out_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.323/*         0.059/*         FIFO_TOP/wptr_full/\wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.655    1.323/*         0.059/*         FIFO_TOP/wptr_full/\wptr_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.561    1.403/*         0.059/*         ALU/\ALU_OUT_reg[0] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.561    1.403/*         0.059/*         ALU/OUT_VALID_reg/RN    1
REF_CLK(R)->ALU_CLK(R)	0.562    1.405/*         0.059/*         ALU/\ALU_OUT_reg[1] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.562    1.405/*         0.059/*         ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.406/*         0.059/*         ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.406/*         0.059/*         ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.406/*         0.059/*         ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.562    1.406/*         0.059/*         ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.562    1.406/*         0.059/*         ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.406/*         0.059/*         ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.406/*         0.059/*         ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.406/*         0.059/*         ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.406/*         0.059/*         ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.407/*         0.059/*         ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.407/*         0.059/*         ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.563    1.407/*         0.059/*         ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK(R)->ALU_CLK(R)	0.559    1.410/*         0.063/*         ALU/\ALU_OUT_reg[8] /RN    1
TX_CLK(R)->TX_CLK(R)	-0.998   */2.335         */1.695         TX_OUT    1
SCAN_CLK(R)->SCAN_CLK(R)	0.728    19.298/*        0.064/*         RegFile/\registers_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.721    19.314/*        0.065/*         RegFile/\registers_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.659    19.392/*        0.057/*         FIFO_TOP/fifomem/\mem_reg[7][3] /SI    1
RX_CLK(R)->TX_CLK(R)	-19.302  */20.404        */20.000        SO[0]    1
RX_CLK(R)->RX_CLK(R)	-53.548  */54.643        */54.254        Parity_Error    1
RX_CLK(R)->RX_CLK(R)	-53.548  */54.865        */54.254        Stop_Error    1
