// Seed: 2892058364
module module_0 ();
  id_1(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(id_3), .id_4(id_2)
  );
  wire id_4 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor id_3
    , id_9,
    output uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    output wor id_7
);
  assign id_9 = 1;
  nor (id_4, id_5, id_6, id_9);
  module_0();
  wire id_10;
endmodule
