
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035982                       # Number of seconds simulated
sim_ticks                                 35981717364                       # Number of ticks simulated
final_tick                               563897974023                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 287570                       # Simulator instruction rate (inst/s)
host_op_rate                                   363087                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3133833                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908436                       # Number of bytes of host memory used
host_seconds                                 11481.70                       # Real time elapsed on the host
sim_insts                                  3301788351                       # Number of instructions simulated
sim_ops                                    4168853724                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1130880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       526464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1935616                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3597952                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1625216                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1625216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4113                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15122                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28109                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12697                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12697                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31429295                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        56918                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14631431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        35574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53794431                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99993893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46246                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        56918                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        35574                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             138737                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45167827                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45167827                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45167827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31429295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        56918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14631431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        35574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53794431                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145161721                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86287093                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31051743                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25252683                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2075685                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13152102                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12238268                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3190632                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91598                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     34354321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             169630686                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31051743                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15428900                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             35632968                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10652816                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5730922                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         16785094                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       821250                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84259880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.480334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.296658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48626912     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1912285      2.27%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2487987      2.95%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3781086      4.49%     67.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3667847      4.35%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2794355      3.32%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651559      1.96%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2494179      2.96%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        16843670     19.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84259880                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359865                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965887                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        35495477                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5615280                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34339919                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       267769                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8541429                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5271846                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202931343                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8541429                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        37361563                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1007887                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1872671                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         32697797                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2778528                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197061050                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          832                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1198434                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       873764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            9                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    274549555                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    917792364                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    917792364                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103800446                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41759                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23551                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7862380                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18260222                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9690995                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       187158                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3069651                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183170929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39680                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147573148                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       273237                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     59558249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    181068425                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6344                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84259880                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.751405                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.897678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29488698     35.00%     35.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18437922     21.88%     56.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11887367     14.11%     70.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8133123      9.65%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7624407      9.05%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4056015      4.81%     94.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2989651      3.55%     98.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       896062      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       746635      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84259880                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         725270     69.17%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        149216     14.23%     83.40% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       174046     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    122796725     83.21%     83.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2084801      1.41%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14555751      9.86%     94.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8119202      5.50%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147573148                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710258                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1048534                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007105                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380727939                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    242769680                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143420954                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     148621682                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       500326                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6992288                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2294                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          866                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2468546                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          376                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8541429                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         586731                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97545                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183210609                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1191260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18260222                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9690995                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23012                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          866                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1169554                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2439063                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    144730010                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13701660                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2843130                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21633084                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20268337                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7931424                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677308                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143458492                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143420954                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92136556                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        258772542                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.662137                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356052                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     60306421                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2109951                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75718451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623177                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29375082     38.80%     38.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21665375     28.61%     67.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7987536     10.55%     77.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4572580      6.04%     84.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3812276      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1865001      2.46%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1876432      2.48%     93.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       799817      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3764352      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75718451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3764352                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255164943                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          374967587                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2027213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862871                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862871                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158922                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158922                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       651291941                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      198079509                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      187446288                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86287093                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32348395                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26391629                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2154160                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13549164                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12750646                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3341348                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94799                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33485719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175721864                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32348395                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16091994                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38096889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11247729                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5340720                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16300808                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826114                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85999103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.526540                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47902214     55.70%     55.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3119964      3.63%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4686131      5.45%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3246973      3.78%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2279749      2.65%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2216616      2.58%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1333845      1.55%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2867046      3.33%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18346565     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85999103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374893                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.036479                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34445005                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5572280                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36374907                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       531390                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9075519                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5449923                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          654                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210413639                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1257                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9075519                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36360394                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         502226                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2294506                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34951961                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2814492                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204161878                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1180247                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       955598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286321926                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    950331958                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    950331958                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176450866                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109871020                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36846                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17589                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8359516                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18715484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9589495                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113812                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2722611                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190333500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35119                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152106126                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       303835                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63395445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193873917                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85999103                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768694                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30959989     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17186697     19.98%     55.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12305177     14.31%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8211404      9.55%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8321153      9.68%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3987718      4.64%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3545831      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       672397      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       808737      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85999103                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         828494     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164368     14.07%     85.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175057     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127221881     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1920750      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17530      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14942775      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8003190      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152106126                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.762791                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1167919                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007678                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391683105                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    253764444                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147905254                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153274045                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       478777                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7249636                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6345                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2298125                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9075519                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         259320                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49799                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190368625                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       653153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18715484                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9589495                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17589                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42316                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1309048                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1176061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2485109                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149315263                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13969079                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2790859                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21774395                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21231250                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7805316                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730447                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147968480                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147905254                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95814978                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272215544                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714106                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351982                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102594015                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126461988                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63906808                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35060                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2171536                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76923584                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174161                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29598214     38.48%     38.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21952232     28.54%     67.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8296439     10.79%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4648962      6.04%     83.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3922380      5.10%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1753688      2.28%     91.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1676417      2.18%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1148486      1.49%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3926766      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76923584                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102594015                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126461988                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18757218                       # Number of memory references committed
system.switch_cpus1.commit.loads             11465848                       # Number of loads committed
system.switch_cpus1.commit.membars              17530                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18348355                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113848365                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2615646                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3926766                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263365614                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389818881                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17323                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 287990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102594015                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126461988                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102594015                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841054                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841054                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188984                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188984                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       670602761                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205694039                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193463433                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35060                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86287093                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30772589                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25235315                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2002588                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13109476                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12018285                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3136712                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        86658                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31824955                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             169136914                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30772589                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15154997                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36350353                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10746401                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7195946                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15568506                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       800924                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84082266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.471978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47731913     56.77%     56.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3627788      4.31%     61.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3173622      3.77%     64.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3418344      4.07%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3001089      3.57%     72.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1562263      1.86%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1019959      1.21%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2694322      3.20%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17852966     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84082266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356630                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.960165                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33470281                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6784422                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34584551                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       538390                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8704620                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5045833                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6412                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200598080                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50557                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8704620                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35130684                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3168024                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       943617                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33428359                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2706960                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193795067                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        14261                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1682559                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       747750                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          132                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    269159052                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    903766147                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    903766147                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167089073                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102069979                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33896                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17969                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7214873                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19088615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9957665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       238361                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3365926                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         182703086                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33874                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146801313                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       281826                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60615600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    185315835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2042                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84082266                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745925                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906141                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30191275     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17695181     21.05%     56.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12000171     14.27%     71.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7593730      9.03%     80.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7450013      8.86%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4416486      5.25%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3352818      3.99%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       735526      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       647066      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84082266                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1076151     70.17%     70.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            40      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        201475     13.14%     83.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       255882     16.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120783709     82.28%     82.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2005985      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15916      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15640314     10.65%     94.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8355389      5.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146801313                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.701313                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1533548                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010446                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    379500266                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    243353591                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142690188                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     148334861                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       261659                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6975540                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          475                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1045                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2279887                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          564                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8704620                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2392111                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       160313                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    182736960                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       308678                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19088615                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9957665                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17958                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        115287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6664                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1045                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1226938                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1117954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2344892                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    144247005                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14694585                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2554308                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22815395                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20448324                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8120810                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671710                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142835285                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142690188                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93094758                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        260012860                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653668                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358039                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99287056                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121553072                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61187641                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2028261                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75377646                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612588                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166818                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30374941     40.30%     40.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20313966     26.95%     67.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8321154     11.04%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4258585      5.65%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3666669      4.86%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1800414      2.39%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1990263      2.64%     93.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1002513      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3649141      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75377646                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99287056                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121553072                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19790853                       # Number of memory references committed
system.switch_cpus2.commit.loads             12113075                       # Number of loads committed
system.switch_cpus2.commit.membars              15916                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17450710                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109364907                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2397198                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3649141                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           254469218                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          374194325                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2204827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99287056                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121553072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99287056                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869067                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869067                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150659                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150659                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       651282351                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195744625                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188110012                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31832                       # number of misc regfile writes
system.l20.replacements                          8848                       # number of replacements
system.l20.tagsinuse                     10239.980404                       # Cycle average of tags in use
system.l20.total_refs                          554273                       # Total number of references to valid blocks.
system.l20.sampled_refs                         19088                       # Sample count of references to valid blocks.
system.l20.avg_refs                         29.037772                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          562.915701                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.899116                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3789.933765                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          5879.231822                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.054972                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000771                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.370111                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.574144                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        43414                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  43414                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           25380                       # number of Writeback hits
system.l20.Writeback_hits::total                25380                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        43414                       # number of demand (read+write) hits
system.l20.demand_hits::total                   43414                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        43414                       # number of overall hits
system.l20.overall_hits::total                  43414                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8832                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8845                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            3                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8835                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8848                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8835                       # number of overall misses
system.l20.overall_misses::total                 8848                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1135358                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1098603041                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1099738399                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       222945                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       222945                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1135358                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1098825986                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1099961344                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1135358                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1098825986                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1099961344                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        52246                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              52259                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        25380                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            25380                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        52249                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               52262                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        52249                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              52262                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.169046                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.169253                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.169094                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.169301                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.169094                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.169301                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 124388.931273                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 124334.471340                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data        74315                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total        74315                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 124371.928240                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 124317.511754                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 87335.230769                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 124371.928240                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 124317.511754                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5925                       # number of writebacks
system.l20.writebacks::total                     5925                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8832                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8845                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            3                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8835                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8848                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8835                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8848                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1015332380                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1016344655                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       193976                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       193976                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1015526356                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1016538631                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1012275                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1015526356                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1016538631                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.169046                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.169253                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.169094                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.169301                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.169094                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.169301                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 114960.640851                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 114906.122668                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 64658.666667                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 64658.666667                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 114943.560385                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 114889.085782                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 77867.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 114943.560385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 114889.085782                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4129                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          317492                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14369                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.095623                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.828649                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.649212                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1912.392929                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.819259                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7829.309951                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046858                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001528                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.186757                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000275                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.764581                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        29770                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  29770                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9711                       # number of Writeback hits
system.l21.Writeback_hits::total                 9711                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        29770                       # number of demand (read+write) hits
system.l21.demand_hits::total                   29770                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        29770                       # number of overall hits
system.l21.overall_hits::total                  29770                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4113                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4129                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4113                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4129                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4113                       # number of overall misses
system.l21.overall_misses::total                 4129                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1862514                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    527808682                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      529671196                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1862514                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    527808682                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       529671196                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1862514                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    527808682                       # number of overall miss cycles
system.l21.overall_miss_latency::total      529671196                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33883                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33899                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9711                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9711                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33883                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33899                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33883                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33899                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121388                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121803                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121388                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121803                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121388                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121803                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 116407.125000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128326.934598                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 128280.744975                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 116407.125000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128326.934598                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 128280.744975                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 116407.125000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128326.934598                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 128280.744975                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2668                       # number of writebacks
system.l21.writebacks::total                     2668                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4113                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4129                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4113                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4129                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4113                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4129                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1712080                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    489052449                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    490764529                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1712080                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    489052449                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    490764529                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1712080                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    489052449                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    490764529                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121388                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121803                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121388                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121803                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121388                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121803                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       107005                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 118904.072210                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 118857.962945                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       107005                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 118904.072210                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 118857.962945                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       107005                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 118904.072210                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 118857.962945                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15132                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          712534                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27420                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.985923                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           33.717728                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.231958                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6049.179487                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6199.870827                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002744                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000426                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.492283                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.504547                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        80149                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  80149                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18307                       # number of Writeback hits
system.l22.Writeback_hits::total                18307                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        80149                       # number of demand (read+write) hits
system.l22.demand_hits::total                   80149                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        80149                       # number of overall hits
system.l22.overall_hits::total                  80149                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15122                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15132                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15122                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15132                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15122                       # number of overall misses
system.l22.overall_misses::total                15132                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1265656                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1933020770                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1934286426                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1265656                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1933020770                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1934286426                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1265656                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1933020770                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1934286426                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        95271                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              95281                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18307                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18307                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        95271                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               95281                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        95271                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              95281                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158726                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158814                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158726                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158814                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158726                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158814                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 127828.380505                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 127827.545995                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 127828.380505                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 127827.545995                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 126565.600000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 127828.380505                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 127827.545995                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4104                       # number of writebacks
system.l22.writebacks::total                     4104                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15122                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15132                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15122                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15132                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15122                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15132                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1790664001                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1791835660                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1790664001                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1791835660                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1171659                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1790664001                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1791835660                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158726                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158814                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158726                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158814                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158726                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158814                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118414.495503                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118413.670367                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118414.495503                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118413.670367                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117165.900000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118414.495503                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118413.670367                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996539                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016792692                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2049985.266129                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996539                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16785075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16785075                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16785075                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16785075                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16785075                       # number of overall hits
system.cpu0.icache.overall_hits::total       16785075                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1556029                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1556029                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1556029                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1556029                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16785094                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16785094                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16785094                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16785094                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16785094                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16785094                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 81896.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 81896.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 81896.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1148358                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1148358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1148358                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88335.230769                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88335.230769                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52249                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               173614289                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52505                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3306.623922                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.265616                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.734384                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911194                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088806                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10423606                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10423606                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7183245                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7183245                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17600                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17600                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17606851                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17606851                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17606851                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17606851                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       131002                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       131002                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4857                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4857                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       135859                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        135859                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       135859                       # number of overall misses
system.cpu0.dcache.overall_misses::total       135859                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6405650035                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6405650035                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    469604382                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    469604382                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6875254417                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6875254417                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6875254417                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6875254417                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10554608                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10554608                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17742710                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17742710                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17742710                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17742710                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012412                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012412                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000676                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000676                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007657                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007657                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007657                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007657                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48897.345346                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48897.345346                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 96686.098826                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96686.098826                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50605.807617                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50605.807617                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50605.807617                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50605.807617                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1619115                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             26                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 62273.653846                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        25380                       # number of writebacks
system.cpu0.dcache.writebacks::total            25380                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78756                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78756                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         4854                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         4854                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        83610                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        83610                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        83610                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        83610                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52246                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52246                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52249                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52249                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52249                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52249                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1462799337                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1462799337                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       225945                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       225945                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1463025282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1463025282                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1463025282                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1463025282                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27998.302971                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27998.302971                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        75315                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        75315                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28001.019771                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28001.019771                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28001.019771                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28001.019771                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.995600                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019445054                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206591.025974                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.995600                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025634                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16300788                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16300788                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16300788                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16300788                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16300788                       # number of overall hits
system.cpu1.icache.overall_hits::total       16300788                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2294248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2294248                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2294248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2294248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2294248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2294248                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16300808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16300808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16300808                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16300808                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16300808                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16300808                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 114712.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 114712.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 114712.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 114712.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 114712.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 114712.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1878514                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1878514                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1878514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1878514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1878514                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1878514                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 117407.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 117407.125000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 117407.125000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33883                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164573494                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34139                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4820.688772                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.661407                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.338593                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901021                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098979                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10630852                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10630852                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7256310                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7256310                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17560                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17560                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17530                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17530                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17887162                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17887162                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17887162                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17887162                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68185                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68185                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68185                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68185                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68185                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68185                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2320286591                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2320286591                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2320286591                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2320286591                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2320286591                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2320286591                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10699037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10699037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7256310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7256310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17530                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17530                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17955347                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17955347                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17955347                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17955347                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006373                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006373                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003797                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003797                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003797                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003797                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34029.281968                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34029.281968                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34029.281968                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34029.281968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34029.281968                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34029.281968                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9711                       # number of writebacks
system.cpu1.dcache.writebacks::total             9711                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34302                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34302                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34302                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34302                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34302                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33883                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33883                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33883                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33883                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33883                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33883                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    761489884                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    761489884                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    761489884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    761489884                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    761489884                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    761489884                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22474.098634                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22474.098634                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22474.098634                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22474.098634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22474.098634                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22474.098634                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996747                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012346819                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1840630.580000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996747                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016020                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15568494                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15568494                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15568494                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15568494                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15568494                       # number of overall hits
system.cpu2.icache.overall_hits::total       15568494                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1413825                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1413825                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1413825                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1413825                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1413825                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1413825                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15568506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15568506                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15568506                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15568506                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15568506                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15568506                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 117818.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 117818.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 117818.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 117818.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1275656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1275656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1275656                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1275656                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 127565.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 127565.600000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 95271                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191236541                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95527                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2001.910884                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.568912                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.431088                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916285                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083715                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11551282                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11551282                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7645756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7645756                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17065                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17065                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15916                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15916                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19197038                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19197038                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19197038                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19197038                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       354376                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       354376                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           90                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       354466                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        354466                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       354466                       # number of overall misses
system.cpu2.dcache.overall_misses::total       354466                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13760392827                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13760392827                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7765953                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7765953                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13768158780                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13768158780                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13768158780                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13768158780                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11905658                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11905658                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7645846                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7645846                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15916                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15916                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19551504                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19551504                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19551504                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19551504                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029765                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029765                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018130                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018130                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018130                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018130                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38829.923096                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38829.923096                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86288.366667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86288.366667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38841.972940                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38841.972940                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38841.972940                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38841.972940                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18307                       # number of writebacks
system.cpu2.dcache.writebacks::total            18307                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       259105                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       259105                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       259195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       259195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       259195                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       259195                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        95271                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        95271                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        95271                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        95271                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        95271                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        95271                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2615513729                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2615513729                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2615513729                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2615513729                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2615513729                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2615513729                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004873                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004873                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004873                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004873                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27453.409002                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27453.409002                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27453.409002                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27453.409002                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27453.409002                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27453.409002                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
