{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 14 14:31:16 2020 " "Info: Processing started: Wed Oct 14 14:31:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_ANALYZE_DFFEA_LATCHES" "" "Info: Timing Analysis is analyzing one or more registers as latches" { { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more registers as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -128 -720 -552 -112 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "start " "Info: Assuming node \"start\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 -1040 -872 16 "start" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst10 " "Info: Detected gated clock \"inst10\" as buffer" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 16 -104 -56 80 "inst10" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Detected ripple clock \"lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst59 " "Info: Detected gated clock \"inst59\" as buffer" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 432 -456 -392 480 "inst59" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_snj.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/cntr_snj.tdf" 63 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst18 " "Info: Detected ripple clock \"inst18\" as buffer" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_snj.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/cntr_snj.tdf" 63 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] register REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\] 67.81 MHz 14.748 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 67.81 MHz between source register \"lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (period= 14.748 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.559 ns + Longest register register " "Info: + Longest register to register delay is 2.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X22_Y6_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 4; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.053 ns) 0.655 ns lpm_mux2:inst56\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X22_Y7_N6 46 " "Info: 2: + IC(0.602 ns) + CELL(0.053 ns) = 0.655 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 46; COMB Node = 'lpm_mux2:inst56\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/mux_unc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.272 ns) 1.273 ns REGS:inst61\|lpm_decode0:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0 3 COMB LCCOMB_X23_Y7_N8 9 " "Info: 3: + IC(0.346 ns) + CELL(0.272 ns) = 1.273 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 9; COMB Node = 'REGS:inst61\|lpm_decode0:inst8\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 } "NODE_NAME" } } { "db/decode_u7f.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/decode_u7f.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.746 ns) 2.559 ns REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X23_Y8_N1 1 " "Info: 4: + IC(0.540 ns) + CELL(0.746 ns) = 2.559 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.071 ns ( 41.85 % ) " "Info: Total cell delay = 1.071 ns ( 41.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.488 ns ( 58.15 % ) " "Info: Total interconnect delay = 1.488 ns ( 58.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 {} REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.602ns 0.346ns 0.540ns } { 0.000ns 0.053ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.631 ns - Smallest " "Info: - Smallest clock skew is -4.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.474 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -128 -720 -552 -112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 123 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 123; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -128 -720 -552 -112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X23_Y8_N1 1 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X23_Y8_N1; Fanout = 1; REG Node = 'REGS:inst61\|lpm_dff1:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { CLK~clkctrl REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLK CLK~clkctrl REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.105 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -128 -720 -552 -112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.712 ns) 2.751 ns lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[0\] 2 REG LCFF_X17_Y7_N1 6 " "Info: 2: + IC(1.185 ns) + CELL(0.712 ns) = 2.751 ns; Loc. = LCFF_X17_Y7_N1; Fanout = 6; REG Node = 'lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_snj.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/cntr_snj.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.225 ns) 3.689 ns inst10 3 COMB LCCOMB_X22_Y7_N20 2 " "Info: 3: + IC(0.713 ns) + CELL(0.225 ns) = 3.689 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 16 -104 -56 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.000 ns) 5.523 ns inst10~clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 16 -104 -56 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.667 ns) 7.105 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X22_Y6_N1 4 " "Info: 5: + IC(0.915 ns) + CELL(0.667 ns) = 7.105 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 4; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 34.60 % ) " "Info: Total cell delay = 2.458 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.647 ns ( 65.40 % ) " "Info: Total interconnect delay = 4.647 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] {} inst10 {} inst10~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.185ns 0.713ns 1.834ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLK CLK~clkctrl REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] {} inst10 {} inst10~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.185ns 0.713ns 1.834ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.559 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 {} REGS:inst61|lpm_decode0:inst8|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]~0 {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.602ns 0.346ns 0.540ns } { 0.000ns 0.053ns 0.272ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLK CLK~clkctrl REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGS:inst61|lpm_dff1:inst24|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] {} inst10 {} inst10~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.185ns 0.713ns 1.834ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "start register register inst18 inst18 500.0 MHz Internal " "Info: Clock \"start\" Internal fmax is restricted to 500.0 MHz between source register \"inst18\" and destination register \"inst18\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst18 1 REG LCFF_X22_Y7_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns inst18~0 2 COMB LCCOMB_X22_Y7_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 1; COMB Node = 'inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { inst18 inst18~0 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns inst18 3 REG LCFF_X22_Y7_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst18~0 inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst18 inst18~0 inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst18 {} inst18~0 {} inst18 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 3.494 ns + Shortest register " "Info: + Shortest clock path from clock \"start\" to destination register is 3.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns start 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 -1040 -872 16 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.618 ns) 3.494 ns inst18 2 REG LCFF_X22_Y7_N31 5 " "Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { start inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 42.42 % ) " "Info: Total cell delay = 1.482 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.012 ns ( 57.58 % ) " "Info: Total interconnect delay = 2.012 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 3.494 ns - Longest register " "Info: - Longest clock path from clock \"start\" to source register is 3.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns start 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 -1040 -872 16 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.618 ns) 3.494 ns inst18 2 REG LCFF_X22_Y7_N31 5 " "Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { start inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 42.42 % ) " "Info: Total cell delay = 1.482 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.012 ns ( 57.58 % ) " "Info: Total interconnect delay = 2.012 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { inst18 inst18~0 inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { inst18 {} inst18~0 {} inst18 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { inst18 {} } {  } {  } "" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 179 " "Warning: Circuit may not operate. Detected 179 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[1\] lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] CLK 1.491 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[1\]\" and destination pin or register \"lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]\" for clock \"CLK\" (Hold time is 1.491 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.441 ns + Largest " "Info: + Largest clock skew is 4.441 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.098 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -128 -720 -552 -112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.712 ns) 2.751 ns lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[0\] 2 REG LCFF_X17_Y7_N1 6 " "Info: 2: + IC(1.185 ns) + CELL(0.712 ns) = 2.751 ns; Loc. = LCFF_X17_Y7_N1; Fanout = 6; REG Node = 'lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_snj.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/cntr_snj.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.225 ns) 3.689 ns inst10 3 COMB LCCOMB_X22_Y7_N20 2 " "Info: 3: + IC(0.713 ns) + CELL(0.225 ns) = 3.689 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 16 -104 -56 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.000 ns) 5.523 ns inst10~clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 16 -104 -56 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.667 ns) 7.098 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] 5 REG LCFF_X18_Y8_N17 4 " "Info: 5: + IC(0.908 ns) + CELL(0.667 ns) = 7.098 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 4; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 34.63 % ) " "Info: Total cell delay = 2.458 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.640 ns ( 65.37 % ) " "Info: Total interconnect delay = 4.640 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.098 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.098 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] {} inst10 {} inst10~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.185ns 0.713ns 1.834ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.657 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -128 -720 -552 -112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.618 ns) 2.657 ns lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[1\] 2 REG LCFF_X17_Y7_N15 18 " "Info: 2: + IC(1.185 ns) + CELL(0.618 ns) = 2.657 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 18; REG Node = 'lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_snj.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/cntr_snj.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 55.40 % ) " "Info: Total cell delay = 1.472 ns ( 55.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.185 ns ( 44.60 % ) " "Info: Total interconnect delay = 1.185 ns ( 44.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.185ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.098 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.098 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] {} inst10 {} inst10~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.185ns 0.713ns 1.834ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.185ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_snj.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/cntr_snj.tdf" 63 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.005 ns - Shortest register register " "Info: - Shortest register to register delay is 3.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[1\] 1 REG LCFF_X17_Y7_N15 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N15; Fanout = 18; REG Node = 'lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_snj.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/cntr_snj.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.053 ns) 0.875 ns inst9 2 COMB LCCOMB_X22_Y7_N26 10 " "Info: 2: + IC(0.822 ns) + CELL(0.053 ns) = 0.875 ns; Loc. = LCCOMB_X22_Y7_N26; Fanout = 10; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] inst9 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 16 -152 -104 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.357 ns) 1.872 ns inst65\[5\]~11 3 COMB LCCOMB_X19_Y7_N20 12 " "Info: 3: + IC(0.640 ns) + CELL(0.357 ns) = 1.872 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 12; COMB Node = 'inst65\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { inst9 inst65[5]~11 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 600 -48 0 632 "inst65" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.546 ns) 3.005 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] 4 REG LCFF_X18_Y8_N17 4 " "Info: 4: + IC(0.587 ns) + CELL(0.546 ns) = 3.005 ns; Loc. = LCFF_X18_Y8_N17; Fanout = 4; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { inst65[5]~11 lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.956 ns ( 31.81 % ) " "Info: Total cell delay = 0.956 ns ( 31.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.049 ns ( 68.19 % ) " "Info: Total interconnect delay = 2.049 ns ( 68.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] inst9 inst65[5]~11 lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.005 ns" { lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] {} inst9 {} inst65[5]~11 {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.822ns 0.640ns 0.587ns } { 0.000ns 0.053ns 0.357ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_snj.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/cntr_snj.tdf" 63 8 0 } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.098 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.098 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] {} inst10 {} inst10~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 1.185ns 0.713ns 1.834ns 0.908ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.185ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] inst9 inst65[5]~11 lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.005 ns" { lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[1] {} inst9 {} inst65[5]~11 {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.822ns 0.640ns 0.587ns } { 0.000ns 0.053ns 0.357ns 0.546ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "start 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"start\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst18 ROM:inst25\|inst2 start 2.244 ns " "Info: Found hold time violation between source  pin or register \"inst18\" and destination pin or register \"ROM:inst25\|inst2\" for clock \"start\" (Hold time is 2.244 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.616 ns + Largest " "Info: + Largest clock skew is 2.616 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 6.110 ns + Longest register " "Info: + Longest clock path from clock \"start\" to destination register is 6.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns start 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 -1040 -872 16 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.712 ns) 3.588 ns inst18 2 REG LCFF_X22_Y7_N31 5 " "Info: 2: + IC(2.012 ns) + CELL(0.712 ns) = 3.588 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.724 ns" { start inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.000 ns) 4.844 ns inst18~clkctrl 3 COMB CLKCTRL_G4 12 " "Info: 3: + IC(1.256 ns) + CELL(0.000 ns) = 4.844 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'inst18~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { inst18 inst18~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 6.110 ns ROM:inst25\|inst2 4 REG LCFF_X22_Y7_N15 12 " "Info: 4: + IC(0.648 ns) + CELL(0.618 ns) = 6.110 ns; Loc. = LCFF_X22_Y7_N15; Fanout = 12; REG Node = 'ROM:inst25\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { inst18~clkctrl ROM:inst25|inst2 } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/ROM.bdf" { { 224 24 88 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.194 ns ( 35.91 % ) " "Info: Total cell delay = 2.194 ns ( 35.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.916 ns ( 64.09 % ) " "Info: Total interconnect delay = 3.916 ns ( 64.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { start inst18 inst18~clkctrl ROM:inst25|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { start {} start~combout {} inst18 {} inst18~clkctrl {} ROM:inst25|inst2 {} } { 0.000ns 0.000ns 2.012ns 1.256ns 0.648ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start source 3.494 ns - Shortest register " "Info: - Shortest clock path from clock \"start\" to source register is 3.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns start 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 -1040 -872 16 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.618 ns) 3.494 ns inst18 2 REG LCFF_X22_Y7_N31 5 " "Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { start inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 42.42 % ) " "Info: Total cell delay = 1.482 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.012 ns ( 57.58 % ) " "Info: Total interconnect delay = 2.012 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { start inst18 inst18~clkctrl ROM:inst25|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { start {} start~combout {} inst18 {} inst18~clkctrl {} ROM:inst25|inst2 {} } { 0.000ns 0.000ns 2.012ns 1.256ns 0.648ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.427 ns - Shortest register register " "Info: - Shortest register to register delay is 0.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst18 1 REG LCFF_X22_Y7_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.272 ns ROM:inst25\|inst2~0 2 COMB LCCOMB_X22_Y7_N14 1 " "Info: 2: + IC(0.219 ns) + CELL(0.053 ns) = 0.272 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 1; COMB Node = 'ROM:inst25\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { inst18 ROM:inst25|inst2~0 } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/ROM.bdf" { { 224 24 88 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.427 ns ROM:inst25\|inst2 3 REG LCFF_X22_Y7_N15 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.427 ns; Loc. = LCFF_X22_Y7_N15; Fanout = 12; REG Node = 'ROM:inst25\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ROM:inst25|inst2~0 ROM:inst25|inst2 } "NODE_NAME" } } { "ROM.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/ROM.bdf" { { 224 24 88 304 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.71 % ) " "Info: Total cell delay = 0.208 ns ( 48.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.219 ns ( 51.29 % ) " "Info: Total interconnect delay = 0.219 ns ( 51.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { inst18 ROM:inst25|inst2~0 ROM:inst25|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.427 ns" { inst18 {} ROM:inst25|inst2~0 {} ROM:inst25|inst2 {} } { 0.000ns 0.219ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "ROM.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/ROM.bdf" { { 224 24 88 304 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { start inst18 inst18~clkctrl ROM:inst25|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.110 ns" { start {} start~combout {} inst18 {} inst18~clkctrl {} ROM:inst25|inst2 {} } { 0.000ns 0.000ns 2.012ns 1.256ns 0.648ns } { 0.000ns 0.864ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { inst18 ROM:inst25|inst2~0 ROM:inst25|inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.427 ns" { inst18 {} ROM:inst25|inst2~0 {} ROM:inst25|inst2 {} } { 0.000ns 0.219ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst18 start start 2.418 ns register " "Info: tsu for register \"inst18\" (data pin = \"start\", clock pin = \"start\") is 2.418 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.822 ns + Longest pin register " "Info: + Longest pin to register delay is 5.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns start 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 -1040 -872 16 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.750 ns) + CELL(0.053 ns) 5.667 ns inst18~0 2 COMB LCCOMB_X22_Y7_N30 1 " "Info: 2: + IC(4.750 ns) + CELL(0.053 ns) = 5.667 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 1; COMB Node = 'inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { start inst18~0 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.822 ns inst18 3 REG LCFF_X22_Y7_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.822 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst18~0 inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 18.41 % ) " "Info: Total cell delay = 1.072 ns ( 18.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.750 ns ( 81.59 % ) " "Info: Total interconnect delay = 4.750 ns ( 81.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { start inst18~0 inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { start {} start~combout {} inst18~0 {} inst18 {} } { 0.000ns 0.000ns 4.750ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 3.494 ns - Shortest register " "Info: - Shortest clock path from clock \"start\" to destination register is 3.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns start 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 -1040 -872 16 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.618 ns) 3.494 ns inst18 2 REG LCFF_X22_Y7_N31 5 " "Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { start inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 42.42 % ) " "Info: Total cell delay = 1.482 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.012 ns ( 57.58 % ) " "Info: Total interconnect delay = 2.012 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { start inst18~0 inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { start {} start~combout {} inst18~0 {} inst18 {} } { 0.000ns 0.000ns 4.750ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK regs_out\[5\] lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 14.837 ns register " "Info: tco from clock \"CLK\" to destination pin \"regs_out\[5\]\" through register \"lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 14.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.105 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -128 -720 -552 -112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.712 ns) 2.751 ns lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[0\] 2 REG LCFF_X17_Y7_N1 6 " "Info: 2: + IC(1.185 ns) + CELL(0.712 ns) = 2.751 ns; Loc. = LCFF_X17_Y7_N1; Fanout = 6; REG Node = 'lpm_counter0:inst6\|lpm_counter:lpm_counter_component\|cntr_snj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.897 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_snj.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/cntr_snj.tdf" 63 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.225 ns) 3.689 ns inst10 3 COMB LCCOMB_X22_Y7_N20 2 " "Info: 3: + IC(0.713 ns) + CELL(0.225 ns) = 3.689 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 16 -104 -56 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.000 ns) 5.523 ns inst10~clkctrl 4 COMB CLKCTRL_G8 8 " "Info: 4: + IC(1.834 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'inst10~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.834 ns" { inst10 inst10~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 16 -104 -56 80 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.667 ns) 7.105 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X22_Y6_N1 4 " "Info: 5: + IC(0.915 ns) + CELL(0.667 ns) = 7.105 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 4; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 34.60 % ) " "Info: Total cell delay = 2.458 ns ( 34.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.647 ns ( 65.40 % ) " "Info: Total interconnect delay = 4.647 ns ( 65.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] {} inst10 {} inst10~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.185ns 0.713ns 1.834ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.638 ns + Longest register pin " "Info: + Longest register to pin delay is 7.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X22_Y6_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y6_N1; Fanout = 4; REG Node = 'lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.053 ns) 0.655 ns lpm_mux2:inst56\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X22_Y7_N6 46 " "Info: 2: + IC(0.602 ns) + CELL(0.053 ns) = 0.655 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 46; COMB Node = 'lpm_mux2:inst56\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.655 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/5 sem/SiFO/Laba4/db/mux_unc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.357 ns) 2.908 ns REGS:inst61\|inst31\[5\]~26 3 COMB LCCOMB_X21_Y7_N28 1 " "Info: 3: + IC(1.896 ns) + CELL(0.357 ns) = 2.908 ns; Loc. = LCCOMB_X21_Y7_N28; Fanout = 1; COMB Node = 'REGS:inst61\|inst31\[5\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 REGS:inst61|inst31[5]~26 } "NODE_NAME" } } { "REGS.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/REGS.bdf" { { 816 1248 1296 848 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.228 ns) 3.691 ns REGS:inst61\|inst31\[5\]~28 4 COMB LCCOMB_X25_Y7_N26 1 " "Info: 4: + IC(0.555 ns) + CELL(0.228 ns) = 3.691 ns; Loc. = LCCOMB_X25_Y7_N26; Fanout = 1; COMB Node = 'REGS:inst61\|inst31\[5\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { REGS:inst61|inst31[5]~26 REGS:inst61|inst31[5]~28 } "NODE_NAME" } } { "REGS.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/REGS.bdf" { { 816 1248 1296 848 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(2.154 ns) 7.638 ns regs_out\[5\] 5 PIN PIN_R22 0 " "Info: 5: + IC(1.793 ns) + CELL(2.154 ns) = 7.638 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'regs_out\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.947 ns" { REGS:inst61|inst31[5]~28 regs_out[5] } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 552 936 1112 568 "regs_out\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.792 ns ( 36.55 % ) " "Info: Total cell delay = 2.792 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.846 ns ( 63.45 % ) " "Info: Total interconnect delay = 4.846 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 REGS:inst61|inst31[5]~26 REGS:inst61|inst31[5]~28 regs_out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 {} REGS:inst61|inst31[5]~26 {} REGS:inst61|inst31[5]~28 {} regs_out[5] {} } { 0.000ns 0.602ns 1.896ns 0.555ns 1.793ns } { 0.000ns 0.053ns 0.357ns 0.228ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { CLK lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] inst10 inst10~clkctrl lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { CLK {} CLK~combout {} lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_snj:auto_generated|safe_q[0] {} inst10 {} inst10~clkctrl {} lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.185ns 0.713ns 1.834ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.667ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.638 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 REGS:inst61|inst31[5]~26 REGS:inst61|inst31[5]~28 regs_out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.638 ns" { lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} lpm_mux2:inst56|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 {} REGS:inst61|inst31[5]~26 {} REGS:inst61|inst31[5]~28 {} regs_out[5] {} } { 0.000ns 0.602ns 1.896ns 0.555ns 1.793ns } { 0.000ns 0.053ns 0.357ns 0.228ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK control\[0\] 6.612 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"control\[0\]\" is 6.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -128 -720 -552 -112 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.614 ns) + CELL(2.144 ns) 6.612 ns control\[0\] 2 PIN PIN_N22 0 " "Info: 2: + IC(3.614 ns) + CELL(2.144 ns) = 6.612 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'control\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.758 ns" { CLK control[0] } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 632 808 16 "control\[7..0\]" "" } { 184 432 544 200 "control\[1..0\]" "" } { 672 336 432 688 "control\[1\]" "" } { 304 432 488 316 "control\[2\]" "" } { 328 432 488 344 "control\[0\]" "" } { -96 -344 -296 -80 "control\[0\]" "" } { -56 -568 -520 -40 "control\[0\]" "" } { 80 -144 -128 232 "control\[2\]" "" } { -136 -504 -456 -120 "control\[0\]" "" } { 440 -280 -264 512 "control\[3\]" "" } { 551 -40 -24 600 "control\[3\]" "" } { 512 432 600 528 "control\[3\]" "" } { 544 432 600 560 "control\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 45.34 % ) " "Info: Total cell delay = 2.998 ns ( 45.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.614 ns ( 54.66 % ) " "Info: Total interconnect delay = 3.614 ns ( 54.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.612 ns" { CLK control[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.612 ns" { CLK {} CLK~combout {} control[0] {} } { 0.000ns 0.000ns 3.614ns } { 0.000ns 0.854ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst18 start start -2.179 ns register " "Info: th for register \"inst18\" (data pin = \"start\", clock pin = \"start\") is -2.179 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "start destination 3.494 ns + Longest register " "Info: + Longest clock path from clock \"start\" to destination register is 3.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns start 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 -1040 -872 16 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.618 ns) 3.494 ns inst18 2 REG LCFF_X22_Y7_N31 5 " "Info: 2: + IC(2.012 ns) + CELL(0.618 ns) = 3.494 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { start inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 42.42 % ) " "Info: Total cell delay = 1.482 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.012 ns ( 57.58 % ) " "Info: Total interconnect delay = 2.012 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.822 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns start 1 CLK PIN_M21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 3; CLK Node = 'start'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { 0 -1040 -872 16 "start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.750 ns) + CELL(0.053 ns) 5.667 ns inst18~0 2 COMB LCCOMB_X22_Y7_N30 1 " "Info: 2: + IC(4.750 ns) + CELL(0.053 ns) = 5.667 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 1; COMB Node = 'inst18~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.803 ns" { start inst18~0 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.822 ns inst18 3 REG LCFF_X22_Y7_N31 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.822 ns; Loc. = LCFF_X22_Y7_N31; Fanout = 5; REG Node = 'inst18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst18~0 inst18 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba4/main.bdf" { { -32 -736 -672 48 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 18.41 % ) " "Info: Total cell delay = 1.072 ns ( 18.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.750 ns ( 81.59 % ) " "Info: Total interconnect delay = 4.750 ns ( 81.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { start inst18~0 inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { start {} start~combout {} inst18~0 {} inst18 {} } { 0.000ns 0.000ns 4.750ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.494 ns" { start inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.494 ns" { start {} start~combout {} inst18 {} } { 0.000ns 0.000ns 2.012ns } { 0.000ns 0.864ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.822 ns" { start inst18~0 inst18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.822 ns" { start {} start~combout {} inst18~0 {} inst18 {} } { 0.000ns 0.000ns 4.750ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 14 14:31:17 2020 " "Info: Processing ended: Wed Oct 14 14:31:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
