Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Dec 13 12:18:48 2018
| Host             : cbp-desktop running 64-bit major release  (build 9200)
| Command          : report_power -file adder_wrapper_power_routed.rpt -pb adder_wrapper_power_summary_routed.pb -rpx adder_wrapper_power_routed.rpx
| Design           : adder_wrapper
| Device           : xczu3eg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.054        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.739        |
| Device Static (W)        | 0.315        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 94.4         |
| Junction Temperature (C) | 30.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |        3 |       --- |             --- |
| CLB Logic                |     0.003 |     2730 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1067 |     70560 |            1.51 |
|   LUT as Shift Register  |    <0.001 |       42 |     28800 |            0.15 |
|   Register               |    <0.001 |     1188 |    141120 |            0.84 |
|   LUT as Distributed RAM |    <0.001 |       56 |     28800 |            0.19 |
|   CARRY8                 |    <0.001 |        4 |      8820 |            0.05 |
|   Others                 |     0.000 |       90 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |        3 |     70560 |           <0.01 |
| Signals                  |     0.002 |     2227 |       --- |             --- |
| PS8                      |     1.729 |        1 |       --- |             --- |
| Static Power             |     0.315 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     0.215 |          |           |                 |
| Total                    |     2.054 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.065 |       0.011 |      0.054 |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |
| Vccaux          |       1.800 |     0.048 |       0.000 |      0.048 |
| Vccaux_io       |       1.800 |     0.025 |       0.000 |      0.025 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.970 |       0.933 |      0.037 |
| VCC_PSINTLP     |       0.850 |     0.287 |       0.280 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.135 |       0.134 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.192 |       0.187 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.075 |       0.073 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.247 |       0.213 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+---------------------------------------------------+-----------------+
| Clock    | Domain                                            | Constraint (ns) |
+----------+---------------------------------------------------+-----------------+
| clk_pl_0 | adder_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0] |            10.0 |
+----------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| adder_wrapper                                                                     |     1.739 |
|   adder_i                                                                         |     1.739 |
|     add_0                                                                         |    <0.001 |
|       U0                                                                          |    <0.001 |
|         add_AXILiteS_s_axi_U                                                      |    <0.001 |
|     ps8_0_axi_periph                                                              |     0.008 |
|       s00_couplers                                                                |     0.008 |
|         auto_ds                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                 |     0.004 |
|               USE_READ.read_addr_inst                                             |     0.002 |
|                 cmd_queue                                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_READ.read_data_inst                                             |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                           |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|                 cmd_queue                                                         |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     fifo_gen_inst                                                 |    <0.001 |
|                       inst_fifo_gen                                               |    <0.001 |
|                         gconvfifo.rf                                              |    <0.001 |
|                           grf.rf                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                   |    <0.001 |
|                               grss.rsts                                           |    <0.001 |
|                               rpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                              |    <0.001 |
|                               gwss.wsts                                           |    <0.001 |
|                               wpntr                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                 |    <0.001 |
|                               gdm.dm_gen.dm                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                 |    <0.001 |
|                             rstblk                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                           |    <0.001 |
|         auto_pc                                                                   |     0.004 |
|           inst                                                                    |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.004 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |    <0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.001 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|     rst_ps8_0_100M                                                                |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
|     zynq_ultra_ps_e_0                                                             |     1.730 |
|       U0                                                                          |     1.730 |
+-----------------------------------------------------------------------------------+-----------+


