var pipelineJSON={"1549448832":{"nodes":[{"name":"Entry", "id":1550309296, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":1553495520, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Exit", "id":1568253744, "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Xor", "id":1573367376, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Feedback", "id":1578347344, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578451888, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Select", "id":1578456992, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"<arg3>", "id":1578457328, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg0>", "id":1578463824, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578466656, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Global variable", "id":1578468448, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578470880, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/multi_ptr.hpp", "line":279}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578472672, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Or", "id":1578475296, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"+", "id":1578475632, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}], "links":[{"from":1550309296, "to":1553495520, "details":[{"type":"table", "Width":"16"}]}, {"from":1550309296, "to":1568253744, "details":[{"type":"table", "Width":"16"}]}, {"from":1550309296, "to":1578347344, "details":[{"type":"table", "Width":"16"}]}, {"from":1550309296, "to":1578456992, "details":[{"type":"table", "Width":"16"}]}, {"from":1550309296, "to":1578468448, "details":[{"type":"table", "Width":"16"}]}, {"from":1553495520, "to":1568253744, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":1553495520, "to":1573367376, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":1553495520, "to":1578347344, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":1553495520, "to":1578456992, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":1573367376, "to":1553495520, "details":[{"type":"table", "Width":"1"}]}, {"from":1573367376, "to":1568253744, "details":[{"type":"table", "Width":"1"}]}, {"from":1573367376, "to":1578475296, "details":[{"type":"table", "Width":"1"}]}, {"from":1578347344, "to":1578468448, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":1578451888, "to":1578456992, "details":[{"type":"table", "Width":"65"}]}, {"from":1578456992, "to":1553495520, "reverse":1, "details":[{"type":"table", "Width":"65"}]}, {"from":1578456992, "to":1568253744, "details":[{"type":"table", "Width":"65"}]}, {"from":1578456992, "to":1578347344, "details":[{"type":"table", "Width":"65"}]}, {"from":1578456992, "to":1578456992, "details":[{"type":"table", "Width":"65"}]}, {"from":1578457328, "to":1578466656, "details":[{"type":"table", "Width":"64"}]}, {"from":1578463824, "to":1578466656, "details":[{"type":"table", "Width":"64"}]}, {"from":1578466656, "to":1578470880, "details":[{"type":"table", "Width":"64"}]}, {"from":1578468448, "to":1578470880, "details":[{"type":"table", "Width":"64"}]}, {"from":1578468448, "to":1578475632, "details":[{"type":"table", "Width":"64"}]}, {"from":1578470880, "to":1568253744, "details":[{"type":"table", "Width":"64"}]}, {"from":1578472672, "to":1578475296, "details":[{"type":"table", "Width":"1"}]}, {"from":1578475296, "to":1568253744, "details":[{"type":"table", "Width":"1"}]}, {"from":1578475632, "to":1578347344, "details":[{"type":"table", "Width":"64"}]}]}, "1550698416":{"nodes":[{"name":"Exit", "id":1576093440, "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1578500080, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"\'total,total\'", "id":1578501760, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'total,total\'", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"+", "id":1578504192, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"Feedback", "id":1578504528, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'total,total\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"FFwd Src", "id":1578507248, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}], "links":[{"from":1578500080, "to":1578501760, "details":[{"type":"table", "Width":"96"}]}, {"from":1578500080, "to":1578504192, "details":[{"type":"table", "Width":"96"}]}, {"from":1578500080, "to":1578504528, "details":[{"type":"table", "Width":"96"}]}, {"from":1578500080, "to":1578507248, "details":[{"type":"table", "Width":"96"}]}, {"from":1578501760, "to":1578504192, "details":[{"type":"table", "Width":"32"}]}, {"from":1578504192, "to":1578504528, "details":[{"type":"table", "Width":"32"}]}, {"from":1578504192, "to":1578507248, "details":[{"type":"table", "Width":"32"}]}, {"from":1578504528, "to":1578501760, "reverse":1, "details":[{"type":"table", "Width":"32"}]}]}, "1558155968":{"nodes":[{"name":"Exit", "id":1576397008, "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1578513616, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":1578514288, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Xor", "id":1578517472, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578532448, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Select", "id":1578537920, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"<arg3>", "id":1578538256, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg0>", "id":1578544752, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578547584, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Global variable", "id":1578549376, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578551808, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/multi_ptr.hpp", "line":279}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578553600, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Or", "id":1578556224, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"+", "id":1578556560, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Feedback", "id":1578556896, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}], "links":[{"from":1578513616, "to":1576397008, "details":[{"type":"table", "Width":"16"}]}, {"from":1578513616, "to":1578514288, "details":[{"type":"table", "Width":"16"}]}, {"from":1578513616, "to":1578537920, "details":[{"type":"table", "Width":"16"}]}, {"from":1578513616, "to":1578549376, "details":[{"type":"table", "Width":"16"}]}, {"from":1578513616, "to":1578556896, "details":[{"type":"table", "Width":"16"}]}, {"from":1578514288, "to":1576397008, "details":[{"type":"table", "Width":"4"}]}, {"from":1578514288, "to":1578517472, "details":[{"type":"table", "Width":"4"}]}, {"from":1578514288, "to":1578537920, "details":[{"type":"table", "Width":"4"}]}, {"from":1578514288, "to":1578556896, "details":[{"type":"table", "Width":"4"}]}, {"from":1578517472, "to":1576397008, "details":[{"type":"table", "Width":"1"}]}, {"from":1578517472, "to":1578514288, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1578517472, "to":1578556224, "details":[{"type":"table", "Width":"1"}]}, {"from":1578532448, "to":1578537920, "details":[{"type":"table", "Width":"65"}]}, {"from":1578537920, "to":1576397008, "details":[{"type":"table", "Width":"65"}]}, {"from":1578537920, "to":1578514288, "reverse":1, "details":[{"type":"table", "Width":"65"}]}, {"from":1578537920, "to":1578537920, "details":[{"type":"table", "Width":"65"}]}, {"from":1578537920, "to":1578556896, "details":[{"type":"table", "Width":"65"}]}, {"from":1578538256, "to":1578547584, "details":[{"type":"table", "Width":"64"}]}, {"from":1578544752, "to":1578547584, "details":[{"type":"table", "Width":"64"}]}, {"from":1578547584, "to":1578551808, "details":[{"type":"table", "Width":"64"}]}, {"from":1578549376, "to":1578551808, "details":[{"type":"table", "Width":"64"}]}, {"from":1578549376, "to":1578556560, "details":[{"type":"table", "Width":"64"}]}, {"from":1578551808, "to":1576397008, "details":[{"type":"table", "Width":"64"}]}, {"from":1578553600, "to":1578556224, "details":[{"type":"table", "Width":"1"}]}, {"from":1578556224, "to":1576397008, "details":[{"type":"table", "Width":"1"}]}, {"from":1578556560, "to":1578556896, "details":[{"type":"table", "Width":"64"}]}, {"from":1578556896, "to":1578549376, "reverse":1, "details":[{"type":"table", "Width":"64"}]}]}, "1559107904":{"nodes":[{"name":"Exit", "id":1573312336, "start":"214.00", "end":"217.00", "details":[{"type":"table", "Start Cycle":"214", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1578581872, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"213", "Latency":"0"}], "type":"inst"}, {"name":"\'total,total\'", "id":1578583552, "start":"214.00", "end":"214.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'total,total\'", "Start Cycle":"214", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"+", "id":1578585984, "start":"214.00", "end":"214.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"214", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"Feedback", "id":1578586320, "start":"214.00", "end":"214.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'total,total\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"214", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"FFwd Src", "id":1578589040, "start":"214.00", "end":"214.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"214", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}], "links":[{"from":1578581872, "to":1578583552, "details":[{"type":"table", "Width":"96"}]}, {"from":1578581872, "to":1578585984, "details":[{"type":"table", "Width":"96"}]}, {"from":1578581872, "to":1578586320, "details":[{"type":"table", "Width":"96"}]}, {"from":1578581872, "to":1578589040, "details":[{"type":"table", "Width":"96"}]}, {"from":1578583552, "to":1578585984, "details":[{"type":"table", "Width":"32"}]}, {"from":1578585984, "to":1578586320, "details":[{"type":"table", "Width":"32"}]}, {"from":1578585984, "to":1578589040, "details":[{"type":"table", "Width":"32"}]}, {"from":1578586320, "to":1578583552, "reverse":1, "details":[{"type":"table", "Width":"32"}]}]}, "1561175744":{"nodes":[{"name":"Exit", "id":1577409408, "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1578595408, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":1578596080, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Xor", "id":1578599264, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578614240, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Select", "id":1578619712, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"<arg3>", "id":1578620048, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg0>", "id":1578626544, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578629376, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Global variable", "id":1578631168, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578633600, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1578635392, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Or", "id":1578638016, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"+", "id":1578638352, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Feedback", "id":1578638688, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}], "links":[{"from":1578595408, "to":1577409408, "details":[{"type":"table", "Width":"16"}]}, {"from":1578595408, "to":1578596080, "details":[{"type":"table", "Width":"16"}]}, {"from":1578595408, "to":1578619712, "details":[{"type":"table", "Width":"16"}]}, {"from":1578595408, "to":1578631168, "details":[{"type":"table", "Width":"16"}]}, {"from":1578595408, "to":1578638688, "details":[{"type":"table", "Width":"16"}]}, {"from":1578596080, "to":1577409408, "details":[{"type":"table", "Width":"4"}]}, {"from":1578596080, "to":1578599264, "details":[{"type":"table", "Width":"4"}]}, {"from":1578596080, "to":1578619712, "details":[{"type":"table", "Width":"4"}]}, {"from":1578596080, "to":1578638688, "details":[{"type":"table", "Width":"4"}]}, {"from":1578599264, "to":1577409408, "details":[{"type":"table", "Width":"1"}]}, {"from":1578599264, "to":1578596080, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":1578599264, "to":1578638016, "details":[{"type":"table", "Width":"1"}]}, {"from":1578614240, "to":1578619712, "details":[{"type":"table", "Width":"65"}]}, {"from":1578619712, "to":1577409408, "details":[{"type":"table", "Width":"65"}]}, {"from":1578619712, "to":1578596080, "reverse":1, "details":[{"type":"table", "Width":"65"}]}, {"from":1578619712, "to":1578619712, "details":[{"type":"table", "Width":"65"}]}, {"from":1578619712, "to":1578638688, "details":[{"type":"table", "Width":"65"}]}, {"from":1578620048, "to":1578629376, "details":[{"type":"table", "Width":"64"}]}, {"from":1578626544, "to":1578629376, "details":[{"type":"table", "Width":"64"}]}, {"from":1578629376, "to":1578633600, "details":[{"type":"table", "Width":"64"}]}, {"from":1578631168, "to":1578633600, "details":[{"type":"table", "Width":"64"}]}, {"from":1578631168, "to":1578638352, "details":[{"type":"table", "Width":"64"}]}, {"from":1578633600, "to":1577409408, "details":[{"type":"table", "Width":"64"}]}, {"from":1578635392, "to":1578638016, "details":[{"type":"table", "Width":"1"}]}, {"from":1578638016, "to":1577409408, "details":[{"type":"table", "Width":"1"}]}, {"from":1578638352, "to":1578638688, "details":[{"type":"table", "Width":"64"}]}, {"from":1578638688, "to":1578631168, "reverse":1, "details":[{"type":"table", "Width":"64"}]}]}, "1566660160":{"nodes":[{"name":"Exit", "id":1560528528, "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1578663664, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"\'total,total\'", "id":1578665344, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'total,total\'", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"+", "id":1578667776, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"Feedback", "id":1578668112, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'total,total\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"FFwd Src", "id":1578670832, "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}], "links":[{"from":1578663664, "to":1578665344, "details":[{"type":"table", "Width":"96"}]}, {"from":1578663664, "to":1578667776, "details":[{"type":"table", "Width":"96"}]}, {"from":1578663664, "to":1578668112, "details":[{"type":"table", "Width":"96"}]}, {"from":1578663664, "to":1578670832, "details":[{"type":"table", "Width":"96"}]}, {"from":1578665344, "to":1578667776, "details":[{"type":"table", "Width":"32"}]}, {"from":1578667776, "to":1578668112, "details":[{"type":"table", "Width":"32"}]}, {"from":1578667776, "to":1578670832, "details":[{"type":"table", "Width":"32"}]}, {"from":1578668112, "to":1578665344, "reverse":1, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"KernelPrefetch", "id":1546126904, "type":"kernel", "children":[{"name":"KernelPrefetch.B0", "id":1546378992, "type":"bb"}, {"name":"KernelPrefetch.B1", "id":1547007664, "type":"bb", "children":[{"name":"Cluster 0", "id":1549448832, "type":"cluster"}, {"name":"Cluster 1", "id":1550698416, "type":"cluster"}]}, {"name":"KernelPrefetch.B2", "id":1547007744, "type":"bb"}]}, {"name":"KernelDefault", "id":1546284536, "type":"kernel", "children":[{"name":"KernelDefault.B1", "id":1547063056, "type":"bb", "children":[{"name":"Cluster 5", "id":1566660160, "type":"cluster"}, {"name":"Cluster 4", "id":1561175744, "type":"cluster"}]}, {"name":"KernelDefault.B2", "id":1547064160, "type":"bb"}, {"name":"KernelDefault.B0", "id":1547109024, "type":"bb"}]}, {"name":"KernelBurst", "id":1546280856, "type":"kernel", "children":[{"name":"KernelBurst.B2", "id":1547057232, "type":"bb"}, {"name":"KernelBurst.B1", "id":1547056736, "type":"bb", "children":[{"name":"Cluster 3", "id":1559107904, "type":"cluster"}, {"name":"Cluster 2", "id":1558155968, "type":"cluster"}]}, {"name":"KernelBurst.B0", "id":1547054944, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"KernelPrefetch", "id":1546126904, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"_arg_", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"Unknown Name #0", "id":3, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":"0"}]}]}], "type":"unsynth"}, {"name":"AccessRange", "id":4, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange", "id":5, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset", "id":6, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Id", "id":7, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}]}]}, {"name":"KernelBurst", "id":1546280856, "type":"kernel", "children":[{"name":"Local Memory", "id":8, "type":"memtype", "children":[{"name":"AccessRange", "id":9, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange", "id":10, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset", "id":11, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Id", "id":12, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}, {"name":"_arg_", "id":13, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"Unknown Name #1", "id":14, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":"0"}]}]}], "type":"unsynth"}]}]}, {"name":"KernelDefault", "id":1546284536, "type":"kernel", "children":[{"name":"Local Memory", "id":15, "type":"memtype", "children":[{"name":"AccessRange", "id":16, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange", "id":17, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset", "id":18, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Id", "id":19, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}, {"name":"_arg_", "id":20, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"Unknown Name #2", "id":21, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":"0"}]}]}], "type":"unsynth"}]}]}], "links":[]};
var systemJSON={};
var blockJSON={"1546378992":{"nodes":[{"name":"+", "id":1552253632, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Compare", "id":1553565360, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Select", "id":1558836256, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"<arg8>", "id":1559087568, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1560798624, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"<arg8>", "id":1561936288, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1566168624, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1572234096, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"FFwd Src", "id":1575774144, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"?", "id":1575794592, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1576609584, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}], "links":[{"from":1552253632, "to":1576609584, "details":[{"type":"table", "Width":"64"}]}, {"from":1553565360, "to":1575774144, "details":[{"type":"table", "Width":"1"}]}, {"from":1558836256, "to":1552253632, "details":[{"type":"table", "Width":"64"}]}, {"from":1559087568, "to":1558836256, "details":[{"type":"table", "Width":"64"}]}, {"from":1561936288, "to":1553565360, "details":[{"type":"table", "Width":"64"}]}, {"from":1566168624, "to":1572234096, "details":[{"type":"table", "Width":"64"}]}, {"from":1572234096, "to":1558836256, "details":[{"type":"table", "Width":"1"}]}, {"from":1576609584, "to":1560798624, "details":[{"type":"table", "Width":"65"}]}]}, "1547007664":{"nodes":[{"name":"Cluster 0", "id":1549448832, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts14kernelprefetchs_c0_enter1_k0_zts14kernelprefetch1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1550129296, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1550552784, "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 1", "id":1550698416, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_lr_ph_zts14kernelprefetchs_c1_enter_k0_zts14kernelprefetch5", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1550704960, "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1550763952, "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":1566394640, "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/fpga_lsu.hpp", "line":53}]], "type":"inst"}, {"name":"Loop Orch", "id":1572436176, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}], "links":[{"from":1550129296, "to":1550552784}, {"from":1550704960, "to":1550763952}, {"from":1566394640, "to":1550704960, "details":[{"type":"table", "Width":"32"}]}, {"from":1550552784, "to":1566394640, "details":[{"type":"table", "Width":"192"}]}, {"from":1572436176, "to":1550129296, "details":[{"type":"table", "Width":"1"}]}]}, "1547007744":{"nodes":[{"name":"Select", "id":1552275808, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"FFwd Dest", "id":1552508272, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"Feedback", "id":1553703856, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Dest", "id":1558250080, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"ST", "id":1560935008, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":79}]], "type":"inst"}, {"name":"<arg4>", "id":1565754384, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg7>", "id":1568302656, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1568485280, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}], "links":[{"from":1552275808, "to":1560935008, "details":[{"type":"table", "Width":"32"}]}, {"from":1552508272, "to":1552275808, "details":[{"type":"table", "Width":"32"}]}, {"from":1558250080, "to":1552275808, "details":[{"type":"table", "Width":"1"}]}, {"from":1560935008, "to":1553703856, "details":[{"type":"table", "Width":"1"}]}, {"from":1565754384, "to":1568485280, "details":[{"type":"table", "Width":"64"}]}, {"from":1568302656, "to":1568485280, "details":[{"type":"table", "Width":"64"}]}, {"from":1568485280, "to":1560935008, "details":[{"type":"table", "Width":"64"}]}]}, "1547054944":{"nodes":[{"name":"Compare", "id":1549868096, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Compare", "id":1550116432, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"<arg8>", "id":1551450064, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1552552672, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":1552564640, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"<arg8>", "id":1560742048, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":1568497280, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"FFwd Src", "id":1574842864, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"?", "id":1575794944, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"+", "id":1576123728, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"FFwd Src", "id":1577515440, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}], "links":[{"from":1549868096, "to":1577515440, "details":[{"type":"table", "Width":"1"}]}, {"from":1550116432, "to":1568497280, "details":[{"type":"table", "Width":"1"}]}, {"from":1551450064, "to":1568497280, "details":[{"type":"table", "Width":"64"}]}, {"from":1552552672, "to":1550116432, "details":[{"type":"table", "Width":"64"}]}, {"from":1552564640, "to":1576123728, "details":[{"type":"table", "Width":"64"}]}, {"from":1560742048, "to":1549868096, "details":[{"type":"table", "Width":"64"}]}, {"from":1568497280, "to":1552564640, "details":[{"type":"table", "Width":"64"}]}, {"from":1576123728, "to":1574842864, "details":[{"type":"table", "Width":"65"}]}]}, "1547056736":{"nodes":[{"name":"Cluster 3", "id":1559107904, "start":"213.00", "end":"217.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_lr_ph_zts11kernelbursts_c1_enter_k1_zts11kernelburst5", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"213", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1559114032, "details":[{"type":"table", "Cluster Logic Start Cycle":"213", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1559170048, "details":[{"type":"table", "Start Cycle":"214", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 2", "id":1558155968, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts11kernelbursts_c0_enter1_k1_zts11kernelburst1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1558261968, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1558992576, "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":1552663472, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"LD", "id":1575278960, "start":"5.00", "end":"213.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"208"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/fpga_lsu.hpp", "line":53}]], "type":"inst"}], "links":[{"from":1559114032, "to":1559170048}, {"from":1558261968, "to":1558992576}, {"from":1552663472, "to":1558261968, "details":[{"type":"table", "Width":"1"}]}, {"from":1575278960, "to":1559114032, "details":[{"type":"table", "Width":"32"}]}, {"from":1558992576, "to":1575278960, "details":[{"type":"table", "Width":"192"}]}]}, "1547057232":{"nodes":[{"name":"<arg4>", "id":1550272096, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1550663760, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"<arg7>", "id":1558284304, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1559088928, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":96}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1559556336, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1562597584, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"FFwd Dest", "id":1566800208, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Select", "id":1567776496, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"Feedback", "id":1576090352, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}], "links":[{"from":1550272096, "to":1562597584, "details":[{"type":"table", "Width":"64"}]}, {"from":1550663760, "to":1567776496, "details":[{"type":"table", "Width":"32"}]}, {"from":1558284304, "to":1562597584, "details":[{"type":"table", "Width":"64"}]}, {"from":1559088928, "to":1576090352, "details":[{"type":"table", "Width":"1"}]}, {"from":1559556336, "to":1559088928, "details":[{"type":"table", "Width":"64"}]}, {"from":1562597584, "to":1559556336, "details":[{"type":"table", "Width":"64"}]}, {"from":1566800208, "to":1567776496, "details":[{"type":"table", "Width":"1"}]}, {"from":1567776496, "to":1559088928, "details":[{"type":"table", "Width":"32"}]}]}, "1547063056":{"nodes":[{"name":"Cluster 5", "id":1566660160, "start":"8.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_lr_ph_zts13kerneldefaults_c1_enter_k2_zts13kerneldefault5", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1566666464, "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1566723440, "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 4", "id":1561175744, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts13kerneldefaults_c0_enter1_k2_zts13kerneldefault1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1565766400, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1566545584, "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":1553516256, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"LD", "id":1567798112, "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}], "links":[{"from":1566666464, "to":1566723440}, {"from":1565766400, "to":1566545584}, {"from":1553516256, "to":1565766400, "details":[{"type":"table", "Width":"1"}]}, {"from":1567798112, "to":1566666464, "details":[{"type":"table", "Width":"32"}]}, {"from":1566545584, "to":1567798112, "details":[{"type":"table", "Width":"192"}]}]}, "1547064160":{"nodes":[{"name":"FFwd Dest", "id":1559951088, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"FFwd Dest", "id":1560176224, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Select", "id":1566459440, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"<arg7>", "id":1567846176, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1573327344, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":113}]], "type":"inst"}, {"name":"Feedback", "id":1576189936, "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1576663152, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1576673616, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg4>", "id":1577934720, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":1559951088, "to":1566459440, "details":[{"type":"table", "Width":"32"}]}, {"from":1560176224, "to":1566459440, "details":[{"type":"table", "Width":"1"}]}, {"from":1566459440, "to":1573327344, "details":[{"type":"table", "Width":"32"}]}, {"from":1567846176, "to":1576663152, "details":[{"type":"table", "Width":"64"}]}, {"from":1573327344, "to":1576189936, "details":[{"type":"table", "Width":"1"}]}, {"from":1576663152, "to":1576673616, "details":[{"type":"table", "Width":"64"}]}, {"from":1576673616, "to":1573327344, "details":[{"type":"table", "Width":"64"}]}, {"from":1577934720, "to":1576663152, "details":[{"type":"table", "Width":"64"}]}]}, "1547109024":{"nodes":[{"name":"<arg8>", "id":1550414256, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1551809872, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg8>", "id":1552440048, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":1558828816, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"FFwd Src", "id":1560092432, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Select", "id":1560240944, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"+", "id":1567803968, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"+", "id":1568377632, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Compare", "id":1575415344, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"?", "id":1575795648, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":1577617120, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}], "links":[{"from":1550414256, "to":1560240944, "details":[{"type":"table", "Width":"64"}]}, {"from":1551809872, "to":1575415344, "details":[{"type":"table", "Width":"64"}]}, {"from":1552440048, "to":1577617120, "details":[{"type":"table", "Width":"64"}]}, {"from":1560240944, "to":1567803968, "details":[{"type":"table", "Width":"64"}]}, {"from":1567803968, "to":1568377632, "details":[{"type":"table", "Width":"64"}]}, {"from":1568377632, "to":1558828816, "details":[{"type":"table", "Width":"65"}]}, {"from":1575415344, "to":1560240944, "details":[{"type":"table", "Width":"1"}]}, {"from":1577617120, "to":1560092432, "details":[{"type":"table", "Width":"1"}]}]}};
var scheduleJSON={"1546126904":{"nodes":[{"name":"KernelPrefetch.B0", "id":1546378992, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":1575794592, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"<arg8>", "id":1566168624, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1572234096, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"<arg8>", "id":1561936288, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1553565360, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"FFwd Src", "id":1575774144, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"<arg8>", "id":1559087568, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":1558836256, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"+", "id":1552253632, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"+", "id":1576609584, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"FFwd Src", "id":1560798624, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}]}, {"name":"KernelPrefetch.B1", "id":1547007664, "start":"2", "end":"14", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":1549448832, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts14kernelprefetchs_c0_enter1_k0_zts14kernelprefetch1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":1578468448, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"+", "id":1578475632, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Xor", "id":1573367376, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578451888, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Select", "id":1578456992, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"<arg3>", "id":1578457328, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg0>", "id":1578463824, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578466656, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578470880, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/multi_ptr.hpp", "line":279}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578472672, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Or", "id":1578475296, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"Exit", "id":1568253744, "start":"4", "end":"7", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":1566394640, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/fpga_lsu.hpp", "line":53}]], "type":"inst"}, {"name":"Cluster 1", "id":1550698416, "start":"10", "end":"14", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_lr_ph_zts14kernelprefetchs_c1_enter_k0_zts14kernelprefetch5", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'total,total\'", "id":1578501760, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'total,total\'", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"+", "id":1578504192, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"FFwd Src", "id":1578507248, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"Exit", "id":1576093440, "start":"11", "end":"14", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"KernelPrefetch.B2", "id":1547007744, "start":"14", "end":"17", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"<arg7>", "id":1568302656, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg4>", "id":1565754384, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1568485280, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"FFwd Dest", "id":1558250080, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":76}]], "type":"inst"}, {"name":"FFwd Dest", "id":1552508272, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"Select", "id":1552275808, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":77}]], "type":"inst"}, {"name":"ST", "id":1560935008, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":79}]], "type":"inst"}]}], "links":[]}, "1546280856":{"nodes":[{"name":"KernelBurst.B0", "id":1547054944, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":1575794944, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"<arg8>", "id":1560742048, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1549868096, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"FFwd Src", "id":1577515440, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"<arg8>", "id":1552552672, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1550116432, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"<arg8>", "id":1551450064, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":1568497280, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"+", "id":1552564640, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"+", "id":1576123728, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"FFwd Src", "id":1574842864, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}]}, {"name":"KernelBurst.B1", "id":1547056736, "start":"2", "end":"219", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":1558155968, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts11kernelbursts_c0_enter1_k1_zts11kernelburst1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":1578549376, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"+", "id":1578556560, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Xor", "id":1578517472, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578532448, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Select", "id":1578537920, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"<arg3>", "id":1578538256, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg0>", "id":1578544752, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578547584, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578551808, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/multi_ptr.hpp", "line":279}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578553600, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Or", "id":1578556224, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"Exit", "id":1576397008, "start":"4", "end":"7", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":1575278960, "start":"7", "end":"215", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"208"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/fpga_lsu.hpp", "line":53}]], "type":"inst"}, {"name":"Cluster 3", "id":1559107904, "start":"215", "end":"219", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_lr_ph_zts11kernelbursts_c1_enter_k1_zts11kernelburst5", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"213", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'total,total\'", "id":1578583552, "start":"216", "end":"216", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'total,total\'", "Start Cycle":"214", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"+", "id":1578585984, "start":"216", "end":"216", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"214", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"FFwd Src", "id":1578589040, "start":"216", "end":"216", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"214", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"Exit", "id":1573312336, "start":"216", "end":"219", "details":[{"type":"table", "Start Cycle":"214", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"KernelBurst.B2", "id":1547057232, "start":"219", "end":"222", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"FFwd Dest", "id":1566800208, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":93}]], "type":"inst"}, {"name":"<arg7>", "id":1558284304, "start":"220", "end":"220", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1550663760, "start":"219", "end":"220", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"Select", "id":1567776496, "start":"220", "end":"220", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":94}]], "type":"inst"}, {"name":"<arg4>", "id":1550272096, "start":"220", "end":"220", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1562597584, "start":"220", "end":"220", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1559556336, "start":"220", "end":"220", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":1559088928, "start":"220", "end":"221", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":96}]], "type":"inst"}]}], "links":[]}, "1546284536":{"nodes":[{"name":"KernelDefault.B0", "id":1547109024, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":1575795648, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"<arg8>", "id":1552440048, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1577617120, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"FFwd Src", "id":1560092432, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"<arg8>", "id":1551809872, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1575415344, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"<arg8>", "id":1550414256, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg8>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":1560240944, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"+", "id":1567803968, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"+", "id":1568377632, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"FFwd Src", "id":1558828816, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}]}, {"name":"KernelDefault.B1", "id":1547063056, "start":"2", "end":"14", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 4", "id":1561175744, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts13kerneldefaults_c0_enter1_k2_zts13kerneldefault1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":1578631168, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"+", "id":1578638352, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Xor", "id":1578599264, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"FFwd Dest", "id":1578614240, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Select", "id":1578619712, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"<arg3>", "id":1578620048, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg3>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg0>", "id":1578626544, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578629376, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1578633600, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1578635392, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Or", "id":1578638016, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"Exit", "id":1577409408, "start":"4", "end":"7", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":1567798112, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"Cluster 5", "id":1566660160, "start":"10", "end":"14", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_lr_ph_zts13kerneldefaults_c1_enter_k2_zts13kerneldefault5", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'total,total\'", "id":1578665344, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'total,total\'", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"+", "id":1578667776, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"FFwd Src", "id":1578670832, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"Exit", "id":1560528528, "start":"11", "end":"14", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"KernelDefault.B2", "id":1547064160, "start":"14", "end":"17", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"<arg4>", "id":1577934720, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg7>", "id":1567846176, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg7>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1576663152, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1576673616, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1560176224, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":110}]], "type":"inst"}, {"name":"FFwd Dest", "id":1559951088, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"Select", "id":1566459440, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":111}]], "type":"inst"}, {"name":"ST", "id":1573327344, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/lsu_control/build/src/lsu_control.cpp", "line":113}]], "type":"inst"}]}], "links":[]}};
var bottleneckJSON={"bottlenecks":[]};
