
VRS_zadanie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c9c  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08006e24  08006e24  00007e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e5c  08006e5c  00008010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006e5c  08006e5c  00008010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006e5c  08006e5c  00008010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e5c  08006e5c  00007e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e60  08006e60  00007e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08006e64  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008010  2**0
                  CONTENTS
 10 .bss          000002ac  20000010  20000010  00008010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002bc  200002bc  00008010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013c11  00000000  00000000  00008040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b33  00000000  00000000  0001bc51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c8  00000000  00000000  0001e788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d36  00000000  00000000  0001f850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c363  00000000  00000000  00020586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016319  00000000  00000000  0003c8e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a60fc  00000000  00000000  00052c02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f8cfe  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004810  00000000  00000000  000f8d44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000045  00000000  00000000  000fd554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006e0c 	.word	0x08006e0c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08006e0c 	.word	0x08006e0c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__gedf2>:
 8000540:	f04f 3cff 	mov.w	ip, #4294967295
 8000544:	e006      	b.n	8000554 <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__ledf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	e002      	b.n	8000554 <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__cmpdf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000558:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800055c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000560:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000564:	bf18      	it	ne
 8000566:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800056a:	d01b      	beq.n	80005a4 <__cmpdf2+0x54>
 800056c:	b001      	add	sp, #4
 800056e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000572:	bf0c      	ite	eq
 8000574:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000578:	ea91 0f03 	teqne	r1, r3
 800057c:	bf02      	ittt	eq
 800057e:	ea90 0f02 	teqeq	r0, r2
 8000582:	2000      	moveq	r0, #0
 8000584:	4770      	bxeq	lr
 8000586:	f110 0f00 	cmn.w	r0, #0
 800058a:	ea91 0f03 	teq	r1, r3
 800058e:	bf58      	it	pl
 8000590:	4299      	cmppl	r1, r3
 8000592:	bf08      	it	eq
 8000594:	4290      	cmpeq	r0, r2
 8000596:	bf2c      	ite	cs
 8000598:	17d8      	asrcs	r0, r3, #31
 800059a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800059e:	f040 0001 	orr.w	r0, r0, #1
 80005a2:	4770      	bx	lr
 80005a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005ac:	d102      	bne.n	80005b4 <__cmpdf2+0x64>
 80005ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005b2:	d107      	bne.n	80005c4 <__cmpdf2+0x74>
 80005b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005bc:	d1d6      	bne.n	800056c <__cmpdf2+0x1c>
 80005be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005c2:	d0d3      	beq.n	800056c <__cmpdf2+0x1c>
 80005c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__aeabi_cdrcmple>:
 80005cc:	4684      	mov	ip, r0
 80005ce:	4610      	mov	r0, r2
 80005d0:	4662      	mov	r2, ip
 80005d2:	468c      	mov	ip, r1
 80005d4:	4619      	mov	r1, r3
 80005d6:	4663      	mov	r3, ip
 80005d8:	e000      	b.n	80005dc <__aeabi_cdcmpeq>
 80005da:	bf00      	nop

080005dc <__aeabi_cdcmpeq>:
 80005dc:	b501      	push	{r0, lr}
 80005de:	f7ff ffb7 	bl	8000550 <__cmpdf2>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	bf48      	it	mi
 80005e6:	f110 0f00 	cmnmi.w	r0, #0
 80005ea:	bd01      	pop	{r0, pc}

080005ec <__aeabi_dcmpeq>:
 80005ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f0:	f7ff fff4 	bl	80005dc <__aeabi_cdcmpeq>
 80005f4:	bf0c      	ite	eq
 80005f6:	2001      	moveq	r0, #1
 80005f8:	2000      	movne	r0, #0
 80005fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fe:	bf00      	nop

08000600 <__aeabi_dcmplt>:
 8000600:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000604:	f7ff ffea 	bl	80005dc <__aeabi_cdcmpeq>
 8000608:	bf34      	ite	cc
 800060a:	2001      	movcc	r0, #1
 800060c:	2000      	movcs	r0, #0
 800060e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000612:	bf00      	nop

08000614 <__aeabi_dcmple>:
 8000614:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000618:	f7ff ffe0 	bl	80005dc <__aeabi_cdcmpeq>
 800061c:	bf94      	ite	ls
 800061e:	2001      	movls	r0, #1
 8000620:	2000      	movhi	r0, #0
 8000622:	f85d fb08 	ldr.w	pc, [sp], #8
 8000626:	bf00      	nop

08000628 <__aeabi_dcmpge>:
 8000628:	f84d ed08 	str.w	lr, [sp, #-8]!
 800062c:	f7ff ffce 	bl	80005cc <__aeabi_cdrcmple>
 8000630:	bf94      	ite	ls
 8000632:	2001      	movls	r0, #1
 8000634:	2000      	movhi	r0, #0
 8000636:	f85d fb08 	ldr.w	pc, [sp], #8
 800063a:	bf00      	nop

0800063c <__aeabi_dcmpgt>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff ffc4 	bl	80005cc <__aeabi_cdrcmple>
 8000644:	bf34      	ite	cc
 8000646:	2001      	movcc	r0, #1
 8000648:	2000      	movcs	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <DC_Motor_Init>:
static bool can_integrate = true;


void DC_Motor_Init(DC_Motor *motor, TIM_HandleTypeDef *htim, uint32_t channel,
                   GPIO_TypeDef *dir1_port, uint16_t dir1_pin,
                   GPIO_TypeDef *dir2_port, uint16_t dir2_pin) {
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	60f8      	str	r0, [r7, #12]
 8000658:	60b9      	str	r1, [r7, #8]
 800065a:	607a      	str	r2, [r7, #4]
 800065c:	603b      	str	r3, [r7, #0]
    motor->htim = htim;
 800065e:	68fb      	ldr	r3, [r7, #12]
 8000660:	68ba      	ldr	r2, [r7, #8]
 8000662:	601a      	str	r2, [r3, #0]
    motor->channel = channel;
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	687a      	ldr	r2, [r7, #4]
 8000668:	605a      	str	r2, [r3, #4]
    motor->dir1_port = dir1_port;
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	683a      	ldr	r2, [r7, #0]
 800066e:	609a      	str	r2, [r3, #8]
    motor->dir1_pin = dir1_pin;
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	8b3a      	ldrh	r2, [r7, #24]
 8000674:	819a      	strh	r2, [r3, #12]
    motor->dir2_port = dir2_port;
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	69fa      	ldr	r2, [r7, #28]
 800067a:	611a      	str	r2, [r3, #16]
    motor->dir2_pin = dir2_pin;
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	8c3a      	ldrh	r2, [r7, #32]
 8000680:	829a      	strh	r2, [r3, #20]

    HAL_TIM_PWM_Start(htim, channel);
 8000682:	6879      	ldr	r1, [r7, #4]
 8000684:	68b8      	ldr	r0, [r7, #8]
 8000686:	f004 f895 	bl	80047b4 <HAL_TIM_PWM_Start>
}
 800068a:	bf00      	nop
 800068c:	3710      	adds	r7, #16
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}

08000692 <DC_Motor_Set>:

float DC_Motor_Set(DC_Motor *motor, float speed) {
 8000692:	b580      	push	{r7, lr}
 8000694:	b084      	sub	sp, #16
 8000696:	af00      	add	r7, sp, #0
 8000698:	6078      	str	r0, [r7, #4]
 800069a:	ed87 0a00 	vstr	s0, [r7]
    uint16_t max_pwm = __HAL_TIM_GET_AUTORELOAD(motor->htim);
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006a6:	817b      	strh	r3, [r7, #10]

    float clamped = speed;
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	60fb      	str	r3, [r7, #12]
    if (clamped > MAX_SPEED) clamped = MAX_SPEED;
 80006ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80006b0:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80006b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006bc:	dd02      	ble.n	80006c4 <DC_Motor_Set+0x32>
 80006be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80006c2:	60fb      	str	r3, [r7, #12]
    if (clamped < -MAX_SPEED) clamped = -MAX_SPEED;
 80006c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80006c8:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 80006cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006d4:	d502      	bpl.n	80006dc <DC_Motor_Set+0x4a>
 80006d6:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80006da:	60fb      	str	r3, [r7, #12]

    if (clamped >= 0) {
 80006dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80006e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80006e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006e8:	db10      	blt.n	800070c <DC_Motor_Set+0x7a>
        HAL_GPIO_WritePin(motor->dir1_port, motor->dir1_pin, GPIO_PIN_RESET);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6898      	ldr	r0, [r3, #8]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	899b      	ldrh	r3, [r3, #12]
 80006f2:	2200      	movs	r2, #0
 80006f4:	4619      	mov	r1, r3
 80006f6:	f001 fe25 	bl	8002344 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->dir2_port, motor->dir2_pin, GPIO_PIN_SET);
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	6918      	ldr	r0, [r3, #16]
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	8a9b      	ldrh	r3, [r3, #20]
 8000702:	2201      	movs	r2, #1
 8000704:	4619      	mov	r1, r3
 8000706:	f001 fe1d 	bl	8002344 <HAL_GPIO_WritePin>
 800070a:	e015      	b.n	8000738 <DC_Motor_Set+0xa6>
    } else {
        HAL_GPIO_WritePin(motor->dir1_port, motor->dir1_pin, GPIO_PIN_SET);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6898      	ldr	r0, [r3, #8]
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	899b      	ldrh	r3, [r3, #12]
 8000714:	2201      	movs	r2, #1
 8000716:	4619      	mov	r1, r3
 8000718:	f001 fe14 	bl	8002344 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->dir2_port, motor->dir2_pin, GPIO_PIN_RESET);
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	6918      	ldr	r0, [r3, #16]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	8a9b      	ldrh	r3, [r3, #20]
 8000724:	2200      	movs	r2, #0
 8000726:	4619      	mov	r1, r3
 8000728:	f001 fe0c 	bl	8002344 <HAL_GPIO_WritePin>
        clamped = -clamped;
 800072c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000730:	eef1 7a67 	vneg.f32	s15, s15
 8000734:	edc7 7a03 	vstr	s15, [r7, #12]
    }

    uint16_t pwm = (uint16_t)((clamped / MAX_SPEED) * max_pwm);
 8000738:	edd7 7a03 	vldr	s15, [r7, #12]
 800073c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000740:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000744:	897b      	ldrh	r3, [r7, #10]
 8000746:	ee07 3a90 	vmov	s15, r3
 800074a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800074e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000752:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000756:	ee17 3a90 	vmov	r3, s15
 800075a:	813b      	strh	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(motor->htim, motor->channel, pwm);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d105      	bne.n	8000770 <DC_Motor_Set+0xde>
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	893a      	ldrh	r2, [r7, #8]
 800076c:	635a      	str	r2, [r3, #52]	@ 0x34
 800076e:	e02c      	b.n	80007ca <DC_Motor_Set+0x138>
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	685b      	ldr	r3, [r3, #4]
 8000774:	2b04      	cmp	r3, #4
 8000776:	d105      	bne.n	8000784 <DC_Motor_Set+0xf2>
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	893b      	ldrh	r3, [r7, #8]
 8000780:	6393      	str	r3, [r2, #56]	@ 0x38
 8000782:	e022      	b.n	80007ca <DC_Motor_Set+0x138>
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	2b08      	cmp	r3, #8
 800078a:	d105      	bne.n	8000798 <DC_Motor_Set+0x106>
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	681a      	ldr	r2, [r3, #0]
 8000792:	893b      	ldrh	r3, [r7, #8]
 8000794:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000796:	e018      	b.n	80007ca <DC_Motor_Set+0x138>
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	2b0c      	cmp	r3, #12
 800079e:	d105      	bne.n	80007ac <DC_Motor_Set+0x11a>
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	893b      	ldrh	r3, [r7, #8]
 80007a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80007aa:	e00e      	b.n	80007ca <DC_Motor_Set+0x138>
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	2b10      	cmp	r3, #16
 80007b2:	d105      	bne.n	80007c0 <DC_Motor_Set+0x12e>
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	681a      	ldr	r2, [r3, #0]
 80007ba:	893b      	ldrh	r3, [r7, #8]
 80007bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80007be:	e004      	b.n	80007ca <DC_Motor_Set+0x138>
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	681a      	ldr	r2, [r3, #0]
 80007c6:	893b      	ldrh	r3, [r7, #8]
 80007c8:	65d3      	str	r3, [r2, #92]	@ 0x5c

    return (clamped / MAX_SPEED);
 80007ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80007ce:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80007d2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80007d6:	eef0 7a66 	vmov.f32	s15, s13
}
 80007da:	eeb0 0a67 	vmov.f32	s0, s15
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <PID_Init>:

void PID_Init(PID_State *pid, float kp, float ki, float kd)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	60f8      	str	r0, [r7, #12]
 80007ec:	ed87 0a02 	vstr	s0, [r7, #8]
 80007f0:	edc7 0a01 	vstr	s1, [r7, #4]
 80007f4:	ed87 1a00 	vstr	s2, [r7]
    pid->integral = 0.0f;
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	f04f 0200 	mov.w	r2, #0
 80007fe:	601a      	str	r2, [r3, #0]
    pid->prev_error = 0.0f;
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	f04f 0200 	mov.w	r2, #0
 8000806:	605a      	str	r2, [r3, #4]
    pid->prev_output = 0.0f;
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	f04f 0200 	mov.w	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
    pid->kp = kp;
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	68ba      	ldr	r2, [r7, #8]
 8000814:	60da      	str	r2, [r3, #12]
    pid->ki = ki;
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	611a      	str	r2, [r3, #16]
    pid->kd = kd;
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	683a      	ldr	r2, [r7, #0]
 8000820:	615a      	str	r2, [r3, #20]
}
 8000822:	bf00      	nop
 8000824:	3714      	adds	r7, #20
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
	...

08000830 <PID_step>:

float PID_step(PID_State *pid, float expected, float measurement)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b088      	sub	sp, #32
 8000834:	af00      	add	r7, sp, #0
 8000836:	60f8      	str	r0, [r7, #12]
 8000838:	ed87 0a02 	vstr	s0, [r7, #8]
 800083c:	edc7 0a01 	vstr	s1, [r7, #4]
    float error = expected - measurement;
 8000840:	ed97 7a02 	vldr	s14, [r7, #8]
 8000844:	edd7 7a01 	vldr	s15, [r7, #4]
 8000848:	ee77 7a67 	vsub.f32	s15, s14, s15
 800084c:	edc7 7a07 	vstr	s15, [r7, #28]


    if (error < 0.005 && error > -0.005){
 8000850:	69f8      	ldr	r0, [r7, #28]
 8000852:	f7ff fe1d 	bl	8000490 <__aeabi_f2d>
 8000856:	a357      	add	r3, pc, #348	@ (adr r3, 80009b4 <PID_step+0x184>)
 8000858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800085c:	f7ff fed0 	bl	8000600 <__aeabi_dcmplt>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d00d      	beq.n	8000882 <PID_step+0x52>
 8000866:	69f8      	ldr	r0, [r7, #28]
 8000868:	f7ff fe12 	bl	8000490 <__aeabi_f2d>
 800086c:	a353      	add	r3, pc, #332	@ (adr r3, 80009bc <PID_step+0x18c>)
 800086e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000872:	f7ff fee3 	bl	800063c <__aeabi_dcmpgt>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d002      	beq.n	8000882 <PID_step+0x52>
    	return 0;
 800087c:	f04f 0300 	mov.w	r3, #0
 8000880:	e08a      	b.n	8000998 <PID_step+0x168>
    }

    float derivative = (error - pid->prev_error) / DT;
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	edd3 7a01 	vldr	s15, [r3, #4]
 8000888:	ed97 7a07 	vldr	s14, [r7, #28]
 800088c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000890:	eddf 6a45 	vldr	s13, [pc, #276]	@ 80009a8 <PID_step+0x178>
 8000894:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000898:	edc7 7a06 	vstr	s15, [r7, #24]

    float output = pid->kp * error + pid->ki * pid->integral + pid->kd * derivative;
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	ed93 7a03 	vldr	s14, [r3, #12]
 80008a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80008a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	edd3 6a04 	vldr	s13, [r3, #16]
 80008b0:	68fb      	ldr	r3, [r7, #12]
 80008b2:	edd3 7a00 	vldr	s15, [r3]
 80008b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80008ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	edd3 6a05 	vldr	s13, [r3, #20]
 80008c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80008c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80008cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008d0:	edc7 7a05 	vstr	s15, [r7, #20]

    if ((output < PID_OUT_MAX && output > PID_OUT_MIN) ||
 80008d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80008d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80008dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008e4:	d508      	bpl.n	80008f8 <PID_step+0xc8>
 80008e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80008ea:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80008ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008f6:	dc1f      	bgt.n	8000938 <PID_step+0x108>
 80008f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80008fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000900:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000908:	db06      	blt.n	8000918 <PID_step+0xe8>
        (output >= PID_OUT_MAX && error < 0) ||
 800090a:	edd7 7a07 	vldr	s15, [r7, #28]
 800090e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000916:	d40f      	bmi.n	8000938 <PID_step+0x108>
 8000918:	edd7 7a05 	vldr	s15, [r7, #20]
 800091c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000928:	d82f      	bhi.n	800098a <PID_step+0x15a>
        (output <= PID_OUT_MIN && error > 0))
 800092a:	edd7 7a07 	vldr	s15, [r7, #28]
 800092e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000936:	dd28      	ble.n	800098a <PID_step+0x15a>
    {
        pid->integral += error * DT;
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	ed93 7a00 	vldr	s14, [r3]
 800093e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000942:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80009a8 <PID_step+0x178>
 8000946:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800094a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	edc3 7a00 	vstr	s15, [r3]

        if (pid->integral > PID_MAX_INTEGRAL)
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	edd3 7a00 	vldr	s15, [r3]
 800095a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800095e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000962:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000966:	dd03      	ble.n	8000970 <PID_step+0x140>
            pid->integral = PID_MAX_INTEGRAL;
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	4a10      	ldr	r2, [pc, #64]	@ (80009ac <PID_step+0x17c>)
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	e00c      	b.n	800098a <PID_step+0x15a>
        else if (pid->integral < -PID_MAX_INTEGRAL)
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	edd3 7a00 	vldr	s15, [r3]
 8000976:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 800097a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800097e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000982:	d502      	bpl.n	800098a <PID_step+0x15a>
            pid->integral = -PID_MAX_INTEGRAL;
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	4a0a      	ldr	r2, [pc, #40]	@ (80009b0 <PID_step+0x180>)
 8000988:	601a      	str	r2, [r3, #0]
    }

    pid->prev_error = error;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	69fa      	ldr	r2, [r7, #28]
 800098e:	605a      	str	r2, [r3, #4]
    pid->prev_output = output;
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	697a      	ldr	r2, [r7, #20]
 8000994:	609a      	str	r2, [r3, #8]
    return output;
 8000996:	697b      	ldr	r3, [r7, #20]
}
 8000998:	ee07 3a90 	vmov	s15, r3
 800099c:	eeb0 0a67 	vmov.f32	s0, s15
 80009a0:	3720      	adds	r7, #32
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	3c23d70a 	.word	0x3c23d70a
 80009ac:	41200000 	.word	0x41200000
 80009b0:	c1200000 	.word	0xc1200000
 80009b4:	47ae147b 	.word	0x47ae147b
 80009b8:	3f747ae1 	.word	0x3f747ae1
 80009bc:	47ae147b 	.word	0x47ae147b
 80009c0:	bf747ae1 	.word	0xbf747ae1

080009c4 <compute_wheel_speeds>:

void compute_wheel_speeds(float linear_cmd,
                               float angular_cmd,
                               float *speed_left,
                               float *speed_right)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b085      	sub	sp, #20
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	ed87 0a03 	vstr	s0, [r7, #12]
 80009ce:	edc7 0a02 	vstr	s1, [r7, #8]
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	6039      	str	r1, [r7, #0]
    *speed_left  = (linear_cmd - (angular_cmd * TRACK_WIDTH / 2.0f)) / WHEEL_RADIUS;
 80009d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80009da:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8000a38 <compute_wheel_speeds+0x74>
 80009de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80009e2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80009e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009ea:	ed97 7a03 	vldr	s14, [r7, #12]
 80009ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009f2:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8000a3c <compute_wheel_speeds+0x78>
 80009f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	edc3 7a00 	vstr	s15, [r3]
    *speed_right = (linear_cmd + (angular_cmd * TRACK_WIDTH / 2.0f)) / WHEEL_RADIUS;
 8000a00:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a04:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000a38 <compute_wheel_speeds+0x74>
 8000a08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a0c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000a10:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000a14:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000a1c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8000a3c <compute_wheel_speeds+0x78>
 8000a20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	edc3 7a00 	vstr	s15, [r3]
}
 8000a2a:	bf00      	nop
 8000a2c:	3714      	adds	r7, #20
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	3e99999a 	.word	0x3e99999a
 8000a3c:	3ca3d70a 	.word	0x3ca3d70a

08000a40 <tank_control>:

Motor_PWM tank_control(DC_Motor *left, DC_Motor *right,
						PID_State *pid_angular, PID_State *pid_linear,
                       float desired_angular, float desired_linear,
                       float real_angular, float real_linear)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b094      	sub	sp, #80	@ 0x50
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6278      	str	r0, [r7, #36]	@ 0x24
 8000a48:	6239      	str	r1, [r7, #32]
 8000a4a:	61fa      	str	r2, [r7, #28]
 8000a4c:	61bb      	str	r3, [r7, #24]
 8000a4e:	ed87 0a05 	vstr	s0, [r7, #20]
 8000a52:	edc7 0a04 	vstr	s1, [r7, #16]
 8000a56:	ed87 1a03 	vstr	s2, [r7, #12]
 8000a5a:	edc7 1a02 	vstr	s3, [r7, #8]
    bool should_be_stationary = (fabsf(desired_linear) < ZUPT_CMD_THRESHOLD);
 8000a5e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000a62:	eef0 7ae7 	vabs.f32	s15, s15
 8000a66:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8000ba0 <tank_control+0x160>
 8000a6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a72:	bf4c      	ite	mi
 8000a74:	2301      	movmi	r3, #1
 8000a76:	2300      	movpl	r3, #0
 8000a78:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (can_integrate == false){
 8000a7c:	4b49      	ldr	r3, [pc, #292]	@ (8000ba4 <tank_control+0x164>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	f083 0301 	eor.w	r3, r3, #1
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d007      	beq.n	8000a9a <tank_control+0x5a>
    	pid_angular->ki = 0;
 8000a8a:	69fb      	ldr	r3, [r7, #28]
 8000a8c:	f04f 0200 	mov.w	r2, #0
 8000a90:	611a      	str	r2, [r3, #16]
    	pid_linear->ki = 0;
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	f04f 0200 	mov.w	r2, #0
 8000a98:	611a      	str	r2, [r3, #16]
    }

    if (should_be_stationary) {
 8000a9a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d00c      	beq.n	8000abc <tank_control+0x7c>
        zupt_counter++;
 8000aa2:	4b41      	ldr	r3, [pc, #260]	@ (8000ba8 <tank_control+0x168>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	3301      	adds	r3, #1
 8000aa8:	4a3f      	ldr	r2, [pc, #252]	@ (8000ba8 <tank_control+0x168>)
 8000aaa:	6013      	str	r3, [r2, #0]
        if (zupt_counter >= ZUPT_COUNT_THRESHOLD) {
 8000aac:	4b3e      	ldr	r3, [pc, #248]	@ (8000ba8 <tank_control+0x168>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	2b09      	cmp	r3, #9
 8000ab2:	dd06      	ble.n	8000ac2 <tank_control+0x82>
            real_linear = 0.0f;
 8000ab4:	f04f 0300 	mov.w	r3, #0
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	e002      	b.n	8000ac2 <tank_control+0x82>
        }
    } else {
        zupt_counter = 0;
 8000abc:	4b3a      	ldr	r3, [pc, #232]	@ (8000ba8 <tank_control+0x168>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	601a      	str	r2, [r3, #0]

    }

    float linear_cmd  = PID_step(pid_linear,  desired_linear, real_linear);
 8000ac2:	edd7 0a02 	vldr	s1, [r7, #8]
 8000ac6:	ed97 0a04 	vldr	s0, [r7, #16]
 8000aca:	69b8      	ldr	r0, [r7, #24]
 8000acc:	f7ff feb0 	bl	8000830 <PID_step>
 8000ad0:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48
    float angular_cmd = PID_step(pid_angular, desired_angular, real_angular);
 8000ad4:	edd7 0a03 	vldr	s1, [r7, #12]
 8000ad8:	ed97 0a05 	vldr	s0, [r7, #20]
 8000adc:	69f8      	ldr	r0, [r7, #28]
 8000ade:	f7ff fea7 	bl	8000830 <PID_step>
 8000ae2:	ed87 0a11 	vstr	s0, [r7, #68]	@ 0x44

    float speed_left, speed_right;
    compute_wheel_speeds(linear_cmd, angular_cmd, &speed_left, &speed_right);
 8000ae6:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8000aea:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000aee:	4611      	mov	r1, r2
 8000af0:	4618      	mov	r0, r3
 8000af2:	edd7 0a11 	vldr	s1, [r7, #68]	@ 0x44
 8000af6:	ed97 0a12 	vldr	s0, [r7, #72]	@ 0x48
 8000afa:	f7ff ff63 	bl	80009c4 <compute_wheel_speeds>

    Motor_PWM pwm;
    pwm.left  = DC_Motor_Set(left,  speed_left);
 8000afe:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000b02:	eeb0 0a67 	vmov.f32	s0, s15
 8000b06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000b08:	f7ff fdc3 	bl	8000692 <DC_Motor_Set>
 8000b0c:	eef0 7a40 	vmov.f32	s15, s0
 8000b10:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    pwm.right = DC_Motor_Set(right, speed_right);
 8000b14:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000b18:	eeb0 0a67 	vmov.f32	s0, s15
 8000b1c:	6a38      	ldr	r0, [r7, #32]
 8000b1e:	f7ff fdb8 	bl	8000692 <DC_Motor_Set>
 8000b22:	eef0 7a40 	vmov.f32	s15, s0
 8000b26:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30


    if (pwm.left > (0.95*65536) || pwm.right > (0.95*65536))
 8000b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f7ff fcaf 	bl	8000490 <__aeabi_f2d>
 8000b32:	a319      	add	r3, pc, #100	@ (adr r3, 8000b98 <tank_control+0x158>)
 8000b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b38:	f7ff fd80 	bl	800063c <__aeabi_dcmpgt>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d10b      	bne.n	8000b5a <tank_control+0x11a>
 8000b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fca3 	bl	8000490 <__aeabi_f2d>
 8000b4a:	a313      	add	r3, pc, #76	@ (adr r3, 8000b98 <tank_control+0x158>)
 8000b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b50:	f7ff fd74 	bl	800063c <__aeabi_dcmpgt>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d003      	beq.n	8000b62 <tank_control+0x122>
    {
    	can_integrate = false;
 8000b5a:	4b12      	ldr	r3, [pc, #72]	@ (8000ba4 <tank_control+0x164>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	701a      	strb	r2, [r3, #0]
 8000b60:	e002      	b.n	8000b68 <tank_control+0x128>
    }
    else{
    	can_integrate = true;
 8000b62:	4b10      	ldr	r3, [pc, #64]	@ (8000ba4 <tank_control+0x164>)
 8000b64:	2201      	movs	r2, #1
 8000b66:	701a      	strb	r2, [r3, #0]
    }

    return pwm;
 8000b68:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b6c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000b70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b74:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000b7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b7c:	ee07 2a10 	vmov	s14, r2
 8000b80:	ee07 3a90 	vmov	s15, r3
}
 8000b84:	eeb0 0a47 	vmov.f32	s0, s14
 8000b88:	eef0 0a67 	vmov.f32	s1, s15
 8000b8c:	3750      	adds	r7, #80	@ 0x50
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	f3af 8000 	nop.w
 8000b98:	66666666 	.word	0x66666666
 8000b9c:	40ee6666 	.word	0x40ee6666
 8000ba0:	3dcccccd 	.word	0x3dcccccd
 8000ba4:	20000000 	.word	0x20000000
 8000ba8:	2000002c 	.word	0x2000002c

08000bac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bb2:	f000 fea7 	bl	8001904 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bb6:	f000 f8ad 	bl	8000d14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bba:	f000 fa57 	bl	800106c <MX_GPIO_Init>
  MX_DMA_Init();
 8000bbe:	f000 fa2f 	bl	8001020 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000bc2:	f000 f9fd 	bl	8000fc0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000bc6:	f000 f903 	bl	8000dd0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000bca:	f000 f941 	bl	8000e50 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  DC_Motor_Init(&motorRight, &htim1, TIM_CHANNEL_1,
 8000bce:	2302      	movs	r3, #2
 8000bd0:	9302      	str	r3, [sp, #8]
 8000bd2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000bd6:	9301      	str	r3, [sp, #4]
 8000bd8:	2301      	movs	r3, #1
 8000bda:	9300      	str	r3, [sp, #0]
 8000bdc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000be0:	2200      	movs	r2, #0
 8000be2:	493c      	ldr	r1, [pc, #240]	@ (8000cd4 <main+0x128>)
 8000be4:	483c      	ldr	r0, [pc, #240]	@ (8000cd8 <main+0x12c>)
 8000be6:	f7ff fd33 	bl	8000650 <DC_Motor_Init>
                GPIOA, GPIO_PIN_0, GPIOA, GPIO_PIN_1);
  DC_Motor_Init(&motorLeft, &htim1, TIM_CHANNEL_2,
 8000bea:	2310      	movs	r3, #16
 8000bec:	9302      	str	r3, [sp, #8]
 8000bee:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000bf2:	9301      	str	r3, [sp, #4]
 8000bf4:	2308      	movs	r3, #8
 8000bf6:	9300      	str	r3, [sp, #0]
 8000bf8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000bfc:	2204      	movs	r2, #4
 8000bfe:	4935      	ldr	r1, [pc, #212]	@ (8000cd4 <main+0x128>)
 8000c00:	4836      	ldr	r0, [pc, #216]	@ (8000cdc <main+0x130>)
 8000c02:	f7ff fd25 	bl	8000650 <DC_Motor_Init>
                GPIOA, GPIO_PIN_3, GPIOA, GPIO_PIN_4);

  PID_Init(&pid_linear, 1, 0.2, 0.0);
 8000c06:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8000ce0 <main+0x134>
 8000c0a:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8000ce4 <main+0x138>
 8000c0e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8000c12:	4835      	ldr	r0, [pc, #212]	@ (8000ce8 <main+0x13c>)
 8000c14:	f7ff fde6 	bl	80007e4 <PID_Init>
  PID_Init(&pid_angular, 0.6, 3.5, 0.03);
 8000c18:	ed9f 1a34 	vldr	s2, [pc, #208]	@ 8000cec <main+0x140>
 8000c1c:	eef0 0a0c 	vmov.f32	s1, #12	@ 0x40600000  3.5
 8000c20:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 8000cf0 <main+0x144>
 8000c24:	4833      	ldr	r0, [pc, #204]	@ (8000cf4 <main+0x148>)
 8000c26:	f7ff fddd 	bl	80007e4 <PID_Init>



  /* Start DMA reception in circular mode */
  uart_start(&huart2);
 8000c2a:	4833      	ldr	r0, [pc, #204]	@ (8000cf8 <main+0x14c>)
 8000c2c:	f000 fc66 	bl	80014fc <uart_start>

  (void)MPU6500_Init(&hi2c1);
 8000c30:	4832      	ldr	r0, [pc, #200]	@ (8000cfc <main+0x150>)
 8000c32:	f005 ff27 	bl	8006a84 <MPU6500_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      uart_check();
 8000c36:	f000 fdbb 	bl	80017b0 <uart_check>
      desired_angular = uart_read_angular_input();
 8000c3a:	f000 fe23 	bl	8001884 <uart_read_angular_input>
 8000c3e:	eef0 7a40 	vmov.f32	s15, s0
 8000c42:	4b2f      	ldr	r3, [pc, #188]	@ (8000d00 <main+0x154>)
 8000c44:	edc3 7a00 	vstr	s15, [r3]
      desired_linear  = uart_read_linear_input();
 8000c48:	f000 fe06 	bl	8001858 <uart_read_linear_input>
 8000c4c:	eef0 7a40 	vmov.f32	s15, s0
 8000c50:	4b2c      	ldr	r3, [pc, #176]	@ (8000d04 <main+0x158>)
 8000c52:	edc3 7a00 	vstr	s15, [r3]


      real_ang = read_gyroscope_z();
 8000c56:	f006 f81f 	bl	8006c98 <read_gyroscope_z>
 8000c5a:	eef0 7a40 	vmov.f32	s15, s0
 8000c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d08 <main+0x15c>)
 8000c60:	edc3 7a00 	vstr	s15, [r3]
      real_lin = read_accelerometer_x();
 8000c64:	f006 f860 	bl	8006d28 <read_accelerometer_x>
 8000c68:	eef0 7a40 	vmov.f32	s15, s0
 8000c6c:	4b27      	ldr	r3, [pc, #156]	@ (8000d0c <main+0x160>)
 8000c6e:	edc3 7a00 	vstr	s15, [r3]

      tank_control(&motorLeft, &motorRight, &pid_angular, &pid_linear, desired_angular, desired_linear, real_ang, real_lin);
 8000c72:	4b23      	ldr	r3, [pc, #140]	@ (8000d00 <main+0x154>)
 8000c74:	edd3 7a00 	vldr	s15, [r3]
 8000c78:	4b22      	ldr	r3, [pc, #136]	@ (8000d04 <main+0x158>)
 8000c7a:	ed93 7a00 	vldr	s14, [r3]
 8000c7e:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <main+0x15c>)
 8000c80:	edd3 6a00 	vldr	s13, [r3]
 8000c84:	4b21      	ldr	r3, [pc, #132]	@ (8000d0c <main+0x160>)
 8000c86:	ed93 6a00 	vldr	s12, [r3]
 8000c8a:	eef0 1a46 	vmov.f32	s3, s12
 8000c8e:	eeb0 1a66 	vmov.f32	s2, s13
 8000c92:	eef0 0a47 	vmov.f32	s1, s14
 8000c96:	eeb0 0a67 	vmov.f32	s0, s15
 8000c9a:	4b13      	ldr	r3, [pc, #76]	@ (8000ce8 <main+0x13c>)
 8000c9c:	4a15      	ldr	r2, [pc, #84]	@ (8000cf4 <main+0x148>)
 8000c9e:	490e      	ldr	r1, [pc, #56]	@ (8000cd8 <main+0x12c>)
 8000ca0:	480e      	ldr	r0, [pc, #56]	@ (8000cdc <main+0x130>)
 8000ca2:	f7ff fecd 	bl	8000a40 <tank_control>

      /* UART TX bat√©rie*/

      static uint32_t last_batt_tx = 0;
      uint32_t now = HAL_GetTick();
 8000ca6:	f000 fe87 	bl	80019b8 <HAL_GetTick>
 8000caa:	6078      	str	r0, [r7, #4]
      if ((now - last_batt_tx) >= 200U) {
 8000cac:	4b18      	ldr	r3, [pc, #96]	@ (8000d10 <main+0x164>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	2bc7      	cmp	r3, #199	@ 0xc7
 8000cb6:	d909      	bls.n	8000ccc <main+0x120>
          last_batt_tx = now;
 8000cb8:	4a15      	ldr	r2, [pc, #84]	@ (8000d10 <main+0x164>)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6013      	str	r3, [r2, #0]

//          uart_write_float_output(bs.vbat_filtered);
//          uart_write_float_output((float)bs.percent);
          uart_write_float_output(real_ang);
 8000cbe:	4b12      	ldr	r3, [pc, #72]	@ (8000d08 <main+0x15c>)
 8000cc0:	edd3 7a00 	vldr	s15, [r3]
 8000cc4:	eeb0 0a67 	vmov.f32	s0, s15
 8000cc8:	f000 fd94 	bl	80017f4 <uart_write_float_output>

      }

      //uart_write_float_output(real_ang);

      HAL_Delay(4);
 8000ccc:	2004      	movs	r0, #4
 8000cce:	f000 fe7f 	bl	80019d0 <HAL_Delay>
  {
 8000cd2:	e7b0      	b.n	8000c36 <main+0x8a>
 8000cd4:	20000084 	.word	0x20000084
 8000cd8:	200001f8 	.word	0x200001f8
 8000cdc:	200001e0 	.word	0x200001e0
 8000ce0:	00000000 	.word	0x00000000
 8000ce4:	3e4ccccd 	.word	0x3e4ccccd
 8000ce8:	20000210 	.word	0x20000210
 8000cec:	3cf5c28f 	.word	0x3cf5c28f
 8000cf0:	3f19999a 	.word	0x3f19999a
 8000cf4:	20000228 	.word	0x20000228
 8000cf8:	200000d0 	.word	0x200000d0
 8000cfc:	20000030 	.word	0x20000030
 8000d00:	20000240 	.word	0x20000240
 8000d04:	20000244 	.word	0x20000244
 8000d08:	20000248 	.word	0x20000248
 8000d0c:	2000024c 	.word	0x2000024c
 8000d10:	20000250 	.word	0x20000250

08000d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b096      	sub	sp, #88	@ 0x58
 8000d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d1a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d1e:	2228      	movs	r2, #40	@ 0x28
 8000d20:	2100      	movs	r1, #0
 8000d22:	4618      	mov	r0, r3
 8000d24:	f006 f846 	bl	8006db4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d28:	f107 031c 	add.w	r3, r7, #28
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
 8000d32:	609a      	str	r2, [r3, #8]
 8000d34:	60da      	str	r2, [r3, #12]
 8000d36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d38:	1d3b      	adds	r3, r7, #4
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]
 8000d3e:	605a      	str	r2, [r3, #4]
 8000d40:	609a      	str	r2, [r3, #8]
 8000d42:	60da      	str	r2, [r3, #12]
 8000d44:	611a      	str	r2, [r3, #16]
 8000d46:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d50:	2310      	movs	r3, #16
 8000d52:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d54:	2302      	movs	r3, #2
 8000d56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000d5c:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000d60:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d62:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000d66:	4618      	mov	r0, r3
 8000d68:	f002 f928 	bl	8002fbc <HAL_RCC_OscConfig>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000d72:	f000 f9c5 	bl	8001100 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d76:	230f      	movs	r3, #15
 8000d78:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d8c:	f107 031c 	add.w	r3, r7, #28
 8000d90:	2102      	movs	r1, #2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f003 f920 	bl	8003fd8 <HAL_RCC_ClockConfig>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d001      	beq.n	8000da2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000d9e:	f000 f9af 	bl	8001100 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
 8000da2:	f44f 5385 	mov.w	r3, #4256	@ 0x10a0
 8000da6:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000da8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dac:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000dae:	2300      	movs	r3, #0
 8000db0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	4618      	mov	r0, r3
 8000dba:	f003 fb1f 	bl	80043fc <HAL_RCCEx_PeriphCLKConfig>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000dc4:	f000 f99c 	bl	8001100 <Error_Handler>
  }
}
 8000dc8:	bf00      	nop
 8000dca:	3758      	adds	r7, #88	@ 0x58
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000dd4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000dd6:	4a1c      	ldr	r2, [pc, #112]	@ (8000e48 <MX_I2C1_Init+0x78>)
 8000dd8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010020A;
 8000dda:	4b1a      	ldr	r3, [pc, #104]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8000e4c <MX_I2C1_Init+0x7c>)
 8000dde:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000de0:	4b18      	ldr	r3, [pc, #96]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000de6:	4b17      	ldr	r3, [pc, #92]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000de8:	2201      	movs	r2, #1
 8000dea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dec:	4b15      	ldr	r3, [pc, #84]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000df2:	4b14      	ldr	r3, [pc, #80]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000df8:	4b12      	ldr	r3, [pc, #72]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000dfe:	4b11      	ldr	r3, [pc, #68]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000e0a:	480e      	ldr	r0, [pc, #56]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000e0c:	f001 fab2 	bl	8002374 <HAL_I2C_Init>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000e16:	f000 f973 	bl	8001100 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4809      	ldr	r0, [pc, #36]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000e1e:	f002 f835 	bl	8002e8c <HAL_I2CEx_ConfigAnalogFilter>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000e28:	f000 f96a 	bl	8001100 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	4805      	ldr	r0, [pc, #20]	@ (8000e44 <MX_I2C1_Init+0x74>)
 8000e30:	f002 f877 	bl	8002f22 <HAL_I2CEx_ConfigDigitalFilter>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000e3a:	f000 f961 	bl	8001100 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000030 	.word	0x20000030
 8000e48:	40005400 	.word	0x40005400
 8000e4c:	0010020a 	.word	0x0010020a

08000e50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b09a      	sub	sp, #104	@ 0x68
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e56:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	605a      	str	r2, [r3, #4]
 8000e60:	609a      	str	r2, [r3, #8]
 8000e62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e64:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e70:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
 8000e80:	615a      	str	r2, [r3, #20]
 8000e82:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	222c      	movs	r2, #44	@ 0x2c
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f005 ff92 	bl	8006db4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e90:	4b49      	ldr	r3, [pc, #292]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000e92:	4a4a      	ldr	r2, [pc, #296]	@ (8000fbc <MX_TIM1_Init+0x16c>)
 8000e94:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000e96:	4b48      	ldr	r3, [pc, #288]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e9c:	4b46      	ldr	r3, [pc, #280]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000ea2:	4b45      	ldr	r3, [pc, #276]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000ea4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ea8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eaa:	4b43      	ldr	r3, [pc, #268]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000eb0:	4b41      	ldr	r3, [pc, #260]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eb6:	4b40      	ldr	r3, [pc, #256]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ebc:	483e      	ldr	r0, [pc, #248]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000ebe:	f003 fbc1 	bl	8004644 <HAL_TIM_Base_Init>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000ec8:	f000 f91a 	bl	8001100 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ecc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ed0:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ed2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ed6:	4619      	mov	r1, r3
 8000ed8:	4837      	ldr	r0, [pc, #220]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000eda:	f003 fe6b 	bl	8004bb4 <HAL_TIM_ConfigClockSource>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000ee4:	f000 f90c 	bl	8001100 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ee8:	4833      	ldr	r0, [pc, #204]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000eea:	f003 fc02 	bl	80046f2 <HAL_TIM_PWM_Init>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000ef4:	f000 f904 	bl	8001100 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000efc:	2300      	movs	r3, #0
 8000efe:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f00:	2300      	movs	r3, #0
 8000f02:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f04:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f08:	4619      	mov	r1, r3
 8000f0a:	482b      	ldr	r0, [pc, #172]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000f0c:	f004 fb06 	bl	800551c <HAL_TIMEx_MasterConfigSynchronization>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000f16:	f000 f8f3 	bl	8001100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f1a:	2360      	movs	r3, #96	@ 0x60
 8000f1c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f22:	2300      	movs	r3, #0
 8000f24:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f26:	2300      	movs	r3, #0
 8000f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f32:	2300      	movs	r3, #0
 8000f34:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f36:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	481e      	ldr	r0, [pc, #120]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000f40:	f003 fd24 	bl	800498c <HAL_TIM_PWM_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000f4a:	f000 f8d9 	bl	8001100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f4e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f52:	2204      	movs	r2, #4
 8000f54:	4619      	mov	r1, r3
 8000f56:	4818      	ldr	r0, [pc, #96]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000f58:	f003 fd18 	bl	800498c <HAL_TIM_PWM_ConfigChannel>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000f62:	f000 f8cd 	bl	8001100 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f7e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000f84:	2300      	movs	r3, #0
 8000f86:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000f88:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f8c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f92:	2300      	movs	r3, #0
 8000f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4807      	ldr	r0, [pc, #28]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000f9c:	f004 fb2c 	bl	80055f8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8000fa6:	f000 f8ab 	bl	8001100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000faa:	4803      	ldr	r0, [pc, #12]	@ (8000fb8 <MX_TIM1_Init+0x168>)
 8000fac:	f000 f936 	bl	800121c <HAL_TIM_MspPostInit>

}
 8000fb0:	bf00      	nop
 8000fb2:	3768      	adds	r7, #104	@ 0x68
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000084 	.word	0x20000084
 8000fbc:	40012c00 	.word	0x40012c00

08000fc0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000fc4:	4b14      	ldr	r3, [pc, #80]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fc6:	4a15      	ldr	r2, [pc, #84]	@ (800101c <MX_USART2_UART_Init+0x5c>)
 8000fc8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fcc:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000fd0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000fd2:	4b11      	ldr	r3, [pc, #68]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000fde:	4b0e      	ldr	r3, [pc, #56]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fe6:	220c      	movs	r2, #12
 8000fe8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fea:	4b0b      	ldr	r3, [pc, #44]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ff0:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ff6:	4b08      	ldr	r3, [pc, #32]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ffc:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001002:	4805      	ldr	r0, [pc, #20]	@ (8001018 <MX_USART2_UART_Init+0x58>)
 8001004:	f004 fb70 	bl	80056e8 <HAL_UART_Init>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800100e:	f000 f877 	bl	8001100 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	200000d0 	.word	0x200000d0
 800101c:	40004400 	.word	0x40004400

08001020 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001026:	4b10      	ldr	r3, [pc, #64]	@ (8001068 <MX_DMA_Init+0x48>)
 8001028:	695b      	ldr	r3, [r3, #20]
 800102a:	4a0f      	ldr	r2, [pc, #60]	@ (8001068 <MX_DMA_Init+0x48>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	6153      	str	r3, [r2, #20]
 8001032:	4b0d      	ldr	r3, [pc, #52]	@ (8001068 <MX_DMA_Init+0x48>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800103e:	2200      	movs	r2, #0
 8001040:	2100      	movs	r1, #0
 8001042:	2010      	movs	r0, #16
 8001044:	f000 fdc3 	bl	8001bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001048:	2010      	movs	r0, #16
 800104a:	f000 fddc 	bl	8001c06 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800104e:	2200      	movs	r2, #0
 8001050:	2100      	movs	r1, #0
 8001052:	2011      	movs	r0, #17
 8001054:	f000 fdbb 	bl	8001bce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001058:	2011      	movs	r0, #17
 800105a:	f000 fdd4 	bl	8001c06 <HAL_NVIC_EnableIRQ>

}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40021000 	.word	0x40021000

0800106c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001072:	f107 030c 	add.w	r3, r7, #12
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
 8001080:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001082:	4b1e      	ldr	r3, [pc, #120]	@ (80010fc <MX_GPIO_Init+0x90>)
 8001084:	695b      	ldr	r3, [r3, #20]
 8001086:	4a1d      	ldr	r2, [pc, #116]	@ (80010fc <MX_GPIO_Init+0x90>)
 8001088:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800108c:	6153      	str	r3, [r2, #20]
 800108e:	4b1b      	ldr	r3, [pc, #108]	@ (80010fc <MX_GPIO_Init+0x90>)
 8001090:	695b      	ldr	r3, [r3, #20]
 8001092:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800109a:	4b18      	ldr	r3, [pc, #96]	@ (80010fc <MX_GPIO_Init+0x90>)
 800109c:	695b      	ldr	r3, [r3, #20]
 800109e:	4a17      	ldr	r2, [pc, #92]	@ (80010fc <MX_GPIO_Init+0x90>)
 80010a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010a4:	6153      	str	r3, [r2, #20]
 80010a6:	4b15      	ldr	r3, [pc, #84]	@ (80010fc <MX_GPIO_Init+0x90>)
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b2:	4b12      	ldr	r3, [pc, #72]	@ (80010fc <MX_GPIO_Init+0x90>)
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	4a11      	ldr	r2, [pc, #68]	@ (80010fc <MX_GPIO_Init+0x90>)
 80010b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010bc:	6153      	str	r3, [r2, #20]
 80010be:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <MX_GPIO_Init+0x90>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010c6:	603b      	str	r3, [r7, #0]
 80010c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80010ca:	2200      	movs	r2, #0
 80010cc:	211b      	movs	r1, #27
 80010ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d2:	f001 f937 	bl	8002344 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 80010d6:	231b      	movs	r3, #27
 80010d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010da:	2301      	movs	r3, #1
 80010dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010de:	2300      	movs	r3, #0
 80010e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e6:	f107 030c 	add.w	r3, r7, #12
 80010ea:	4619      	mov	r1, r3
 80010ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010f0:	f000 ffb6 	bl	8002060 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010f4:	bf00      	nop
 80010f6:	3720      	adds	r7, #32
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40021000 	.word	0x40021000

08001100 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001104:	b672      	cpsid	i
}
 8001106:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001108:	bf00      	nop
 800110a:	e7fd      	b.n	8001108 <Error_Handler+0x8>

0800110c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001112:	4b0f      	ldr	r3, [pc, #60]	@ (8001150 <HAL_MspInit+0x44>)
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	4a0e      	ldr	r2, [pc, #56]	@ (8001150 <HAL_MspInit+0x44>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	6193      	str	r3, [r2, #24]
 800111e:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <HAL_MspInit+0x44>)
 8001120:	699b      	ldr	r3, [r3, #24]
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800112a:	4b09      	ldr	r3, [pc, #36]	@ (8001150 <HAL_MspInit+0x44>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	4a08      	ldr	r2, [pc, #32]	@ (8001150 <HAL_MspInit+0x44>)
 8001130:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001134:	61d3      	str	r3, [r2, #28]
 8001136:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_MspInit+0x44>)
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	40021000 	.word	0x40021000

08001154 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b08a      	sub	sp, #40	@ 0x28
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2200      	movs	r2, #0
 8001162:	601a      	str	r2, [r3, #0]
 8001164:	605a      	str	r2, [r3, #4]
 8001166:	609a      	str	r2, [r3, #8]
 8001168:	60da      	str	r2, [r3, #12]
 800116a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a17      	ldr	r2, [pc, #92]	@ (80011d0 <HAL_I2C_MspInit+0x7c>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d127      	bne.n	80011c6 <HAL_I2C_MspInit+0x72>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001176:	4b17      	ldr	r3, [pc, #92]	@ (80011d4 <HAL_I2C_MspInit+0x80>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	4a16      	ldr	r2, [pc, #88]	@ (80011d4 <HAL_I2C_MspInit+0x80>)
 800117c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001180:	6153      	str	r3, [r2, #20]
 8001182:	4b14      	ldr	r3, [pc, #80]	@ (80011d4 <HAL_I2C_MspInit+0x80>)
 8001184:	695b      	ldr	r3, [r3, #20]
 8001186:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800118e:	23c0      	movs	r3, #192	@ 0xc0
 8001190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001192:	2312      	movs	r3, #18
 8001194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800119a:	2303      	movs	r3, #3
 800119c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800119e:	2304      	movs	r3, #4
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	4619      	mov	r1, r3
 80011a8:	480b      	ldr	r0, [pc, #44]	@ (80011d8 <HAL_I2C_MspInit+0x84>)
 80011aa:	f000 ff59 	bl	8002060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ae:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <HAL_I2C_MspInit+0x80>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	4a08      	ldr	r2, [pc, #32]	@ (80011d4 <HAL_I2C_MspInit+0x80>)
 80011b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011b8:	61d3      	str	r3, [r2, #28]
 80011ba:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <HAL_I2C_MspInit+0x80>)
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80011c6:	bf00      	nop
 80011c8:	3728      	adds	r7, #40	@ 0x28
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40005400 	.word	0x40005400
 80011d4:	40021000 	.word	0x40021000
 80011d8:	48000400 	.word	0x48000400

080011dc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011dc:	b480      	push	{r7}
 80011de:	b085      	sub	sp, #20
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001214 <HAL_TIM_Base_MspInit+0x38>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d10b      	bne.n	8001206 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <HAL_TIM_Base_MspInit+0x3c>)
 80011f0:	699b      	ldr	r3, [r3, #24]
 80011f2:	4a09      	ldr	r2, [pc, #36]	@ (8001218 <HAL_TIM_Base_MspInit+0x3c>)
 80011f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80011f8:	6193      	str	r3, [r2, #24]
 80011fa:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <HAL_TIM_Base_MspInit+0x3c>)
 80011fc:	699b      	ldr	r3, [r3, #24]
 80011fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001206:	bf00      	nop
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	40012c00 	.word	0x40012c00
 8001218:	40021000 	.word	0x40021000

0800121c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
 8001232:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a12      	ldr	r2, [pc, #72]	@ (8001284 <HAL_TIM_MspPostInit+0x68>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d11d      	bne.n	800127a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123e:	4b12      	ldr	r3, [pc, #72]	@ (8001288 <HAL_TIM_MspPostInit+0x6c>)
 8001240:	695b      	ldr	r3, [r3, #20]
 8001242:	4a11      	ldr	r2, [pc, #68]	@ (8001288 <HAL_TIM_MspPostInit+0x6c>)
 8001244:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001248:	6153      	str	r3, [r2, #20]
 800124a:	4b0f      	ldr	r3, [pc, #60]	@ (8001288 <HAL_TIM_MspPostInit+0x6c>)
 800124c:	695b      	ldr	r3, [r3, #20]
 800124e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001252:	60bb      	str	r3, [r7, #8]
 8001254:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001256:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800125a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125c:	2302      	movs	r3, #2
 800125e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001268:	2306      	movs	r3, #6
 800126a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126c:	f107 030c 	add.w	r3, r7, #12
 8001270:	4619      	mov	r1, r3
 8001272:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001276:	f000 fef3 	bl	8002060 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800127a:	bf00      	nop
 800127c:	3720      	adds	r7, #32
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40012c00 	.word	0x40012c00
 8001288:	40021000 	.word	0x40021000

0800128c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08a      	sub	sp, #40	@ 0x28
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a42      	ldr	r2, [pc, #264]	@ (80013b4 <HAL_UART_MspInit+0x128>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d17d      	bne.n	80013aa <HAL_UART_MspInit+0x11e>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ae:	4b42      	ldr	r3, [pc, #264]	@ (80013b8 <HAL_UART_MspInit+0x12c>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	4a41      	ldr	r2, [pc, #260]	@ (80013b8 <HAL_UART_MspInit+0x12c>)
 80012b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012b8:	61d3      	str	r3, [r2, #28]
 80012ba:	4b3f      	ldr	r3, [pc, #252]	@ (80013b8 <HAL_UART_MspInit+0x12c>)
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c2:	613b      	str	r3, [r7, #16]
 80012c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c6:	4b3c      	ldr	r3, [pc, #240]	@ (80013b8 <HAL_UART_MspInit+0x12c>)
 80012c8:	695b      	ldr	r3, [r3, #20]
 80012ca:	4a3b      	ldr	r2, [pc, #236]	@ (80013b8 <HAL_UART_MspInit+0x12c>)
 80012cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012d0:	6153      	str	r3, [r2, #20]
 80012d2:	4b39      	ldr	r3, [pc, #228]	@ (80013b8 <HAL_UART_MspInit+0x12c>)
 80012d4:	695b      	ldr	r3, [r3, #20]
 80012d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012da:	60fb      	str	r3, [r7, #12]
 80012dc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80012de:	f248 0304 	movw	r3, #32772	@ 0x8004
 80012e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e4:	2302      	movs	r3, #2
 80012e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ec:	2303      	movs	r3, #3
 80012ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012f0:	2307      	movs	r3, #7
 80012f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f4:	f107 0314 	add.w	r3, r7, #20
 80012f8:	4619      	mov	r1, r3
 80012fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012fe:	f000 feaf 	bl	8002060 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8001302:	4b2e      	ldr	r3, [pc, #184]	@ (80013bc <HAL_UART_MspInit+0x130>)
 8001304:	4a2e      	ldr	r2, [pc, #184]	@ (80013c0 <HAL_UART_MspInit+0x134>)
 8001306:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001308:	4b2c      	ldr	r3, [pc, #176]	@ (80013bc <HAL_UART_MspInit+0x130>)
 800130a:	2200      	movs	r2, #0
 800130c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800130e:	4b2b      	ldr	r3, [pc, #172]	@ (80013bc <HAL_UART_MspInit+0x130>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001314:	4b29      	ldr	r3, [pc, #164]	@ (80013bc <HAL_UART_MspInit+0x130>)
 8001316:	2280      	movs	r2, #128	@ 0x80
 8001318:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800131a:	4b28      	ldr	r3, [pc, #160]	@ (80013bc <HAL_UART_MspInit+0x130>)
 800131c:	2200      	movs	r2, #0
 800131e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001320:	4b26      	ldr	r3, [pc, #152]	@ (80013bc <HAL_UART_MspInit+0x130>)
 8001322:	2200      	movs	r2, #0
 8001324:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001326:	4b25      	ldr	r3, [pc, #148]	@ (80013bc <HAL_UART_MspInit+0x130>)
 8001328:	2220      	movs	r2, #32
 800132a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800132c:	4b23      	ldr	r3, [pc, #140]	@ (80013bc <HAL_UART_MspInit+0x130>)
 800132e:	2200      	movs	r2, #0
 8001330:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001332:	4822      	ldr	r0, [pc, #136]	@ (80013bc <HAL_UART_MspInit+0x130>)
 8001334:	f000 fc81 	bl	8001c3a <HAL_DMA_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 800133e:	f7ff fedf 	bl	8001100 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	4a1d      	ldr	r2, [pc, #116]	@ (80013bc <HAL_UART_MspInit+0x130>)
 8001346:	675a      	str	r2, [r3, #116]	@ 0x74
 8001348:	4a1c      	ldr	r2, [pc, #112]	@ (80013bc <HAL_UART_MspInit+0x130>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800134e:	4b1d      	ldr	r3, [pc, #116]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 8001350:	4a1d      	ldr	r2, [pc, #116]	@ (80013c8 <HAL_UART_MspInit+0x13c>)
 8001352:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001354:	4b1b      	ldr	r3, [pc, #108]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 8001356:	2210      	movs	r2, #16
 8001358:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800135a:	4b1a      	ldr	r3, [pc, #104]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001360:	4b18      	ldr	r3, [pc, #96]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 8001362:	2280      	movs	r2, #128	@ 0x80
 8001364:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001366:	4b17      	ldr	r3, [pc, #92]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800136c:	4b15      	ldr	r3, [pc, #84]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 800136e:	2200      	movs	r2, #0
 8001370:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001372:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 8001374:	2200      	movs	r2, #0
 8001376:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001378:	4b12      	ldr	r3, [pc, #72]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 800137a:	2200      	movs	r2, #0
 800137c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800137e:	4811      	ldr	r0, [pc, #68]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 8001380:	f000 fc5b 	bl	8001c3a <HAL_DMA_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_UART_MspInit+0x102>
    {
      Error_Handler();
 800138a:	f7ff feb9 	bl	8001100 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a0c      	ldr	r2, [pc, #48]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 8001392:	671a      	str	r2, [r3, #112]	@ 0x70
 8001394:	4a0b      	ldr	r2, [pc, #44]	@ (80013c4 <HAL_UART_MspInit+0x138>)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800139a:	2200      	movs	r2, #0
 800139c:	2105      	movs	r1, #5
 800139e:	2026      	movs	r0, #38	@ 0x26
 80013a0:	f000 fc15 	bl	8001bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013a4:	2026      	movs	r0, #38	@ 0x26
 80013a6:	f000 fc2e 	bl	8001c06 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80013aa:	bf00      	nop
 80013ac:	3728      	adds	r7, #40	@ 0x28
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40004400 	.word	0x40004400
 80013b8:	40021000 	.word	0x40021000
 80013bc:	20000158 	.word	0x20000158
 80013c0:	4002006c 	.word	0x4002006c
 80013c4:	2000019c 	.word	0x2000019c
 80013c8:	40020080 	.word	0x40020080

080013cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <NMI_Handler+0x4>

080013d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013d8:	bf00      	nop
 80013da:	e7fd      	b.n	80013d8 <HardFault_Handler+0x4>

080013dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e0:	bf00      	nop
 80013e2:	e7fd      	b.n	80013e0 <MemManage_Handler+0x4>

080013e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013e4:	b480      	push	{r7}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013e8:	bf00      	nop
 80013ea:	e7fd      	b.n	80013e8 <BusFault_Handler+0x4>

080013ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <UsageFault_Handler+0x4>

080013f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001402:	b480      	push	{r7}
 8001404:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr

08001410 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001414:	bf00      	nop
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001422:	f000 fab5 	bl	8001990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001430:	4802      	ldr	r0, [pc, #8]	@ (800143c <DMA1_Channel6_IRQHandler+0x10>)
 8001432:	f000 fd24 	bl	8001e7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001436:	bf00      	nop
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	20000158 	.word	0x20000158

08001440 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001444:	4802      	ldr	r0, [pc, #8]	@ (8001450 <DMA1_Channel7_IRQHandler+0x10>)
 8001446:	f000 fd1a 	bl	8001e7e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	2000019c 	.word	0x2000019c

08001454 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001458:	4b06      	ldr	r3, [pc, #24]	@ (8001474 <SystemInit+0x20>)
 800145a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800145e:	4a05      	ldr	r2, [pc, #20]	@ (8001474 <SystemInit+0x20>)
 8001460:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001464:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	e000ed00 	.word	0xe000ed00

08001478 <crc16_ccitt_false>:
static CmdVel s_latest = {0};

/* ================= CRC ================= */

uint16_t crc16_ccitt_false(const uint8_t *data, uint16_t len)
{
 8001478:	b480      	push	{r7}
 800147a:	b085      	sub	sp, #20
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8001484:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001488:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 800148a:	2300      	movs	r3, #0
 800148c:	81bb      	strh	r3, [r7, #12]
 800148e:	e02a      	b.n	80014e6 <crc16_ccitt_false+0x6e>
        crc ^= (uint16_t)data[i] << 8;
 8001490:	89bb      	ldrh	r3, [r7, #12]
 8001492:	687a      	ldr	r2, [r7, #4]
 8001494:	4413      	add	r3, r2
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	b21b      	sxth	r3, r3
 800149a:	021b      	lsls	r3, r3, #8
 800149c:	b21a      	sxth	r2, r3
 800149e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014a2:	4053      	eors	r3, r2
 80014a4:	b21b      	sxth	r3, r3
 80014a6:	81fb      	strh	r3, [r7, #14]
        for (uint8_t b = 0; b < 8; b++) {
 80014a8:	2300      	movs	r3, #0
 80014aa:	72fb      	strb	r3, [r7, #11]
 80014ac:	e015      	b.n	80014da <crc16_ccitt_false+0x62>
            crc = (crc & 0x8000) ? (crc << 1) ^ 0x1021 : (crc << 1);
 80014ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	da0a      	bge.n	80014cc <crc16_ccitt_false+0x54>
 80014b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014ba:	005b      	lsls	r3, r3, #1
 80014bc:	b21b      	sxth	r3, r3
 80014be:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80014c2:	f083 0301 	eor.w	r3, r3, #1
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	e002      	b.n	80014d2 <crc16_ccitt_false+0x5a>
 80014cc:	89fb      	ldrh	r3, [r7, #14]
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	b29b      	uxth	r3, r3
 80014d2:	81fb      	strh	r3, [r7, #14]
        for (uint8_t b = 0; b < 8; b++) {
 80014d4:	7afb      	ldrb	r3, [r7, #11]
 80014d6:	3301      	adds	r3, #1
 80014d8:	72fb      	strb	r3, [r7, #11]
 80014da:	7afb      	ldrb	r3, [r7, #11]
 80014dc:	2b07      	cmp	r3, #7
 80014de:	d9e6      	bls.n	80014ae <crc16_ccitt_false+0x36>
    for (uint16_t i = 0; i < len; i++) {
 80014e0:	89bb      	ldrh	r3, [r7, #12]
 80014e2:	3301      	adds	r3, #1
 80014e4:	81bb      	strh	r3, [r7, #12]
 80014e6:	89ba      	ldrh	r2, [r7, #12]
 80014e8:	887b      	ldrh	r3, [r7, #2]
 80014ea:	429a      	cmp	r2, r3
 80014ec:	d3d0      	bcc.n	8001490 <crc16_ccitt_false+0x18>
        }
    }
    return crc;
 80014ee:	89fb      	ldrh	r3, [r7, #14]
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <uart_start>:

/* ================= UART INIT ================= */

void uart_start(UART_HandleTypeDef *huart)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART2) return;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a1a      	ldr	r2, [pc, #104]	@ (8001574 <uart_start+0x78>)
 800150a:	4293      	cmp	r3, r2
 800150c:	d12e      	bne.n	800156c <uart_start+0x70>

    s_huart = huart;
 800150e:	4a1a      	ldr	r2, [pc, #104]	@ (8001578 <uart_start+0x7c>)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6013      	str	r3, [r2, #0]

    rxBufferPos = 0;
 8001514:	4b19      	ldr	r3, [pc, #100]	@ (800157c <uart_start+0x80>)
 8001516:	2200      	movs	r2, #0
 8001518:	801a      	strh	r2, [r3, #0]
    rxBufferPosNew = 0;
 800151a:	4b19      	ldr	r3, [pc, #100]	@ (8001580 <uart_start+0x84>)
 800151c:	2200      	movs	r2, #0
 800151e:	801a      	strh	r2, [r3, #0]

    __HAL_UART_CLEAR_OREFLAG(s_huart);
 8001520:	4b15      	ldr	r3, [pc, #84]	@ (8001578 <uart_start+0x7c>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	2208      	movs	r2, #8
 8001528:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(s_huart);
 800152a:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <uart_start+0x7c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2202      	movs	r2, #2
 8001532:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(s_huart);
 8001534:	4b10      	ldr	r3, [pc, #64]	@ (8001578 <uart_start+0x7c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2204      	movs	r2, #4
 800153c:	621a      	str	r2, [r3, #32]


    __HAL_UART_CLEAR_IDLEFLAG(s_huart);
 800153e:	4b0e      	ldr	r3, [pc, #56]	@ (8001578 <uart_start+0x7c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2210      	movs	r2, #16
 8001546:	621a      	str	r2, [r3, #32]
    __HAL_UART_ENABLE_IT(s_huart, UART_IT_IDLE);
 8001548:	4b0b      	ldr	r3, [pc, #44]	@ (8001578 <uart_start+0x7c>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <uart_start+0x7c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f042 0210 	orr.w	r2, r2, #16
 800155a:	601a      	str	r2, [r3, #0]


    HAL_UART_Receive_DMA(s_huart, rxBuffer, RX_BUFFER_SIZE);
 800155c:	4b06      	ldr	r3, [pc, #24]	@ (8001578 <uart_start+0x7c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2240      	movs	r2, #64	@ 0x40
 8001562:	4908      	ldr	r1, [pc, #32]	@ (8001584 <uart_start+0x88>)
 8001564:	4618      	mov	r0, r3
 8001566:	f004 f996 	bl	8005896 <HAL_UART_Receive_DMA>
 800156a:	e000      	b.n	800156e <uart_start+0x72>
    if (huart->Instance != USART2) return;
 800156c:	bf00      	nop

}
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	40004400 	.word	0x40004400
 8001578:	20000254 	.word	0x20000254
 800157c:	20000298 	.word	0x20000298
 8001580:	2000029a 	.word	0x2000029a
 8001584:	20000258 	.word	0x20000258

08001588 <circ_available>:

/* ================= CIRCULAR BUFFER ================= */

static uint16_t circ_available(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
    if (rxBufferPosNew >= rxBufferPos)
 800158c:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <circ_available+0x44>)
 800158e:	881b      	ldrh	r3, [r3, #0]
 8001590:	b29a      	uxth	r2, r3
 8001592:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <circ_available+0x48>)
 8001594:	881b      	ldrh	r3, [r3, #0]
 8001596:	b29b      	uxth	r3, r3
 8001598:	429a      	cmp	r2, r3
 800159a:	d308      	bcc.n	80015ae <circ_available+0x26>
        return rxBufferPosNew - rxBufferPos;
 800159c:	4b0b      	ldr	r3, [pc, #44]	@ (80015cc <circ_available+0x44>)
 800159e:	881b      	ldrh	r3, [r3, #0]
 80015a0:	b29a      	uxth	r2, r3
 80015a2:	4b0b      	ldr	r3, [pc, #44]	@ (80015d0 <circ_available+0x48>)
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	e009      	b.n	80015c2 <circ_available+0x3a>
    else
        return RX_BUFFER_SIZE - rxBufferPos + rxBufferPosNew;
 80015ae:	4b07      	ldr	r3, [pc, #28]	@ (80015cc <circ_available+0x44>)
 80015b0:	881b      	ldrh	r3, [r3, #0]
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <circ_available+0x48>)
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	b29b      	uxth	r3, r3
 80015be:	3340      	adds	r3, #64	@ 0x40
 80015c0:	b29b      	uxth	r3, r3
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	2000029a 	.word	0x2000029a
 80015d0:	20000298 	.word	0x20000298

080015d4 <circ_peek>:

static bool circ_peek(uint8_t *dst, uint16_t len)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	807b      	strh	r3, [r7, #2]
    if (circ_available() < len) return false;
 80015e0:	f7ff ffd2 	bl	8001588 <circ_available>
 80015e4:	4603      	mov	r3, r0
 80015e6:	461a      	mov	r2, r3
 80015e8:	887b      	ldrh	r3, [r7, #2]
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d901      	bls.n	80015f2 <circ_peek+0x1e>
 80015ee:	2300      	movs	r3, #0
 80015f0:	e018      	b.n	8001624 <circ_peek+0x50>

    for (uint16_t i = 0; i < len; i++) {
 80015f2:	2300      	movs	r3, #0
 80015f4:	81fb      	strh	r3, [r7, #14]
 80015f6:	e010      	b.n	800161a <circ_peek+0x46>
        dst[i] = rxBuffer[(rxBufferPos + i) % RX_BUFFER_SIZE];
 80015f8:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <circ_peek+0x58>)
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	b29a      	uxth	r2, r3
 80015fe:	89fb      	ldrh	r3, [r7, #14]
 8001600:	4413      	add	r3, r2
 8001602:	b29b      	uxth	r3, r3
 8001604:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001608:	89fb      	ldrh	r3, [r7, #14]
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	440b      	add	r3, r1
 800160e:	4908      	ldr	r1, [pc, #32]	@ (8001630 <circ_peek+0x5c>)
 8001610:	5c8a      	ldrb	r2, [r1, r2]
 8001612:	701a      	strb	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 8001614:	89fb      	ldrh	r3, [r7, #14]
 8001616:	3301      	adds	r3, #1
 8001618:	81fb      	strh	r3, [r7, #14]
 800161a:	89fa      	ldrh	r2, [r7, #14]
 800161c:	887b      	ldrh	r3, [r7, #2]
 800161e:	429a      	cmp	r2, r3
 8001620:	d3ea      	bcc.n	80015f8 <circ_peek+0x24>
    }
    return true;
 8001622:	2301      	movs	r3, #1
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	20000298 	.word	0x20000298
 8001630:	20000258 	.word	0x20000258

08001634 <circ_drop>:

static void circ_drop(uint16_t len)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	80fb      	strh	r3, [r7, #6]
    rxBufferPos = (rxBufferPos + len) % RX_BUFFER_SIZE;
 800163e:	4b08      	ldr	r3, [pc, #32]	@ (8001660 <circ_drop+0x2c>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	b29a      	uxth	r2, r3
 8001644:	88fb      	ldrh	r3, [r7, #6]
 8001646:	4413      	add	r3, r2
 8001648:	b29b      	uxth	r3, r3
 800164a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800164e:	b29a      	uxth	r2, r3
 8001650:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <circ_drop+0x2c>)
 8001652:	801a      	strh	r2, [r3, #0]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	20000298 	.word	0x20000298

08001664 <process_frame>:

/* ================= FRAME PROCESS ================= */

static void process_frame(const uint8_t *buf)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
    if (buf[0] != SOF1 || buf[1] != SOF2) return;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2ba5      	cmp	r3, #165	@ 0xa5
 8001672:	d135      	bne.n	80016e0 <process_frame+0x7c>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	3301      	adds	r3, #1
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b5a      	cmp	r3, #90	@ 0x5a
 800167c:	d130      	bne.n	80016e0 <process_frame+0x7c>
    if (buf[2] != PAYLOAD_LEN) return;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	3302      	adds	r3, #2
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b08      	cmp	r3, #8
 8001686:	d12d      	bne.n	80016e4 <process_frame+0x80>

    uint16_t rx_crc =
        (uint16_t)buf[11] |
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	330b      	adds	r3, #11
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	b21a      	sxth	r2, r3
        ((uint16_t)buf[12] << 8);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	330c      	adds	r3, #12
 8001694:	781b      	ldrb	r3, [r3, #0]
        (uint16_t)buf[11] |
 8001696:	b21b      	sxth	r3, r3
 8001698:	021b      	lsls	r3, r3, #8
 800169a:	b21b      	sxth	r3, r3
 800169c:	4313      	orrs	r3, r2
 800169e:	b21b      	sxth	r3, r3
    uint16_t rx_crc =
 80016a0:	81fb      	strh	r3, [r7, #14]

    uint16_t calc =
        crc16_ccitt_false(buf, 3 + PAYLOAD_LEN);
 80016a2:	210b      	movs	r1, #11
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff fee7 	bl	8001478 <crc16_ccitt_false>
 80016aa:	4603      	mov	r3, r0
 80016ac:	81bb      	strh	r3, [r7, #12]

    if (rx_crc != calc) return;
 80016ae:	89fa      	ldrh	r2, [r7, #14]
 80016b0:	89bb      	ldrh	r3, [r7, #12]
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d118      	bne.n	80016e8 <process_frame+0x84>

    memcpy(&s_latest.v_linear,  &buf[3], 4);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3303      	adds	r3, #3
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	4b0c      	ldr	r3, [pc, #48]	@ (80016f0 <process_frame+0x8c>)
 80016c0:	601a      	str	r2, [r3, #0]
    memcpy(&s_latest.v_angular, &buf[7], 4);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	3307      	adds	r3, #7
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	461a      	mov	r2, r3
 80016ca:	4b09      	ldr	r3, [pc, #36]	@ (80016f0 <process_frame+0x8c>)
 80016cc:	605a      	str	r2, [r3, #4]

    s_latest.last_ms = HAL_GetTick();
 80016ce:	f000 f973 	bl	80019b8 <HAL_GetTick>
 80016d2:	4603      	mov	r3, r0
 80016d4:	4a06      	ldr	r2, [pc, #24]	@ (80016f0 <process_frame+0x8c>)
 80016d6:	6093      	str	r3, [r2, #8]
    s_latest.valid   = true;
 80016d8:	4b05      	ldr	r3, [pc, #20]	@ (80016f0 <process_frame+0x8c>)
 80016da:	2201      	movs	r2, #1
 80016dc:	731a      	strb	r2, [r3, #12]
 80016de:	e004      	b.n	80016ea <process_frame+0x86>
    if (buf[0] != SOF1 || buf[1] != SOF2) return;
 80016e0:	bf00      	nop
 80016e2:	e002      	b.n	80016ea <process_frame+0x86>
    if (buf[2] != PAYLOAD_LEN) return;
 80016e4:	bf00      	nop
 80016e6:	e000      	b.n	80016ea <process_frame+0x86>
    if (rx_crc != calc) return;
 80016e8:	bf00      	nop
}
 80016ea:	3710      	adds	r7, #16
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	2000029c 	.word	0x2000029c

080016f4 <USART2_IRQHandler>:

/* ================= IRQ HANDLER ================= */

void USART2_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(s_huart);
 80016fa:	4b2b      	ldr	r3, [pc, #172]	@ (80017a8 <USART2_IRQHandler+0xb4>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4618      	mov	r0, r3
 8001700:	f004 f90e 	bl	8005920 <HAL_UART_IRQHandler>

    if (!__HAL_UART_GET_FLAG(s_huart, UART_FLAG_IDLE))
 8001704:	4b28      	ldr	r3, [pc, #160]	@ (80017a8 <USART2_IRQHandler+0xb4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	69db      	ldr	r3, [r3, #28]
 800170c:	f003 0310 	and.w	r3, r3, #16
 8001710:	2b10      	cmp	r3, #16
 8001712:	d141      	bne.n	8001798 <USART2_IRQHandler+0xa4>
        return;

    __HAL_UART_CLEAR_IDLEFLAG(s_huart);
 8001714:	4b24      	ldr	r3, [pc, #144]	@ (80017a8 <USART2_IRQHandler+0xb4>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2210      	movs	r2, #16
 800171c:	621a      	str	r2, [r3, #32]

    rxBufferPosNew =
        RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(s_huart->hdmarx);
 800171e:	4b22      	ldr	r3, [pc, #136]	@ (80017a8 <USART2_IRQHandler+0xb4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	b29b      	uxth	r3, r3
 800172a:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 800172e:	b29a      	uxth	r2, r3
    rxBufferPosNew =
 8001730:	4b1e      	ldr	r3, [pc, #120]	@ (80017ac <USART2_IRQHandler+0xb8>)
 8001732:	801a      	strh	r2, [r3, #0]

    uint8_t frame[FRAME_LEN];

    /* Parse ALL available frames */
    while (circ_available() >= FRAME_LEN) {
 8001734:	e02a      	b.n	800178c <USART2_IRQHandler+0x98>

        /* Look for SOF1 */
        if (!circ_peek(frame, 1))
 8001736:	463b      	mov	r3, r7
 8001738:	2101      	movs	r1, #1
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ff4a 	bl	80015d4 <circ_peek>
 8001740:	4603      	mov	r3, r0
 8001742:	f083 0301 	eor.w	r3, r3, #1
 8001746:	b2db      	uxtb	r3, r3
 8001748:	2b00      	cmp	r3, #0
 800174a:	d127      	bne.n	800179c <USART2_IRQHandler+0xa8>
            break;

        if (frame[0] != SOF1) {
 800174c:	783b      	ldrb	r3, [r7, #0]
 800174e:	2ba5      	cmp	r3, #165	@ 0xa5
 8001750:	d003      	beq.n	800175a <USART2_IRQHandler+0x66>
            circ_drop(1);
 8001752:	2001      	movs	r0, #1
 8001754:	f7ff ff6e 	bl	8001634 <circ_drop>
            continue;
 8001758:	e018      	b.n	800178c <USART2_IRQHandler+0x98>
        }

        /* Full frame available? */
        if (!circ_peek(frame, FRAME_LEN))
 800175a:	463b      	mov	r3, r7
 800175c:	210d      	movs	r1, #13
 800175e:	4618      	mov	r0, r3
 8001760:	f7ff ff38 	bl	80015d4 <circ_peek>
 8001764:	4603      	mov	r3, r0
 8001766:	f083 0301 	eor.w	r3, r3, #1
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b00      	cmp	r3, #0
 800176e:	d117      	bne.n	80017a0 <USART2_IRQHandler+0xac>
            break;

        /* Validate SOF2 early */
        if (frame[1] != SOF2) {
 8001770:	787b      	ldrb	r3, [r7, #1]
 8001772:	2b5a      	cmp	r3, #90	@ 0x5a
 8001774:	d003      	beq.n	800177e <USART2_IRQHandler+0x8a>
            circ_drop(1);
 8001776:	2001      	movs	r0, #1
 8001778:	f7ff ff5c 	bl	8001634 <circ_drop>
            continue;
 800177c:	e006      	b.n	800178c <USART2_IRQHandler+0x98>
        }

        circ_drop(FRAME_LEN);
 800177e:	200d      	movs	r0, #13
 8001780:	f7ff ff58 	bl	8001634 <circ_drop>
        process_frame(frame);
 8001784:	463b      	mov	r3, r7
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff ff6c 	bl	8001664 <process_frame>
    while (circ_available() >= FRAME_LEN) {
 800178c:	f7ff fefc 	bl	8001588 <circ_available>
 8001790:	4603      	mov	r3, r0
 8001792:	2b0c      	cmp	r3, #12
 8001794:	d8cf      	bhi.n	8001736 <USART2_IRQHandler+0x42>
 8001796:	e004      	b.n	80017a2 <USART2_IRQHandler+0xae>
        return;
 8001798:	bf00      	nop
 800179a:	e002      	b.n	80017a2 <USART2_IRQHandler+0xae>
            break;
 800179c:	bf00      	nop
 800179e:	e000      	b.n	80017a2 <USART2_IRQHandler+0xae>
            break;
 80017a0:	bf00      	nop
    }
}
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	20000254 	.word	0x20000254
 80017ac:	2000029a 	.word	0x2000029a

080017b0 <uart_check>:

/* ================= TIMEOUT CHECK ================= */

void uart_check(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
    if (!s_latest.valid) return;
 80017b4:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <uart_check+0x40>)
 80017b6:	7b1b      	ldrb	r3, [r3, #12]
 80017b8:	f083 0301 	eor.w	r3, r3, #1
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d114      	bne.n	80017ec <uart_check+0x3c>

    if ((HAL_GetTick() - s_latest.last_ms) > 500U) {
 80017c2:	f000 f8f9 	bl	80019b8 <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <uart_check+0x40>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017d2:	d90c      	bls.n	80017ee <uart_check+0x3e>
        s_latest.valid = false;
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <uart_check+0x40>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	731a      	strb	r2, [r3, #12]
        s_latest.v_linear  = 0.0f;
 80017da:	4b05      	ldr	r3, [pc, #20]	@ (80017f0 <uart_check+0x40>)
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]
        s_latest.v_angular = 0.0f;
 80017e2:	4b03      	ldr	r3, [pc, #12]	@ (80017f0 <uart_check+0x40>)
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	e000      	b.n	80017ee <uart_check+0x3e>
    if (!s_latest.valid) return;
 80017ec:	bf00      	nop
    }
}
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	2000029c 	.word	0x2000029c

080017f4 <uart_write_float_output>:

/* ================= TX FLOAT FRAME ================= */

void uart_write_float_output(float value)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	ed87 0a01 	vstr	s0, [r7, #4]

    if (s_huart->gState != HAL_UART_STATE_READY)
 80017fe:	4b15      	ldr	r3, [pc, #84]	@ (8001854 <uart_write_float_output+0x60>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001804:	2b20      	cmp	r3, #32
 8001806:	d121      	bne.n	800184c <uart_write_float_output+0x58>
        return;

    uint8_t frame[F32_FRAME_LEN];

    frame[0] = SOF1_F32;
 8001808:	23a1      	movs	r3, #161	@ 0xa1
 800180a:	733b      	strb	r3, [r7, #12]
    frame[1] = SOF2_F32;
 800180c:	231a      	movs	r3, #26
 800180e:	737b      	strb	r3, [r7, #13]
    frame[2] = F32_PAYLOAD_LEN;
 8001810:	2304      	movs	r3, #4
 8001812:	73bb      	strb	r3, [r7, #14]

    memcpy(&frame[3], &value, 4);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f8c7 300f 	str.w	r3, [r7, #15]

    uint16_t crc =
        crc16_ccitt_false(frame, 3 + F32_PAYLOAD_LEN);
 800181a:	f107 030c 	add.w	r3, r7, #12
 800181e:	2107      	movs	r1, #7
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fe29 	bl	8001478 <crc16_ccitt_false>
 8001826:	4603      	mov	r3, r0
 8001828:	82fb      	strh	r3, [r7, #22]

    frame[7] = (uint8_t)(crc & 0xFF);
 800182a:	8afb      	ldrh	r3, [r7, #22]
 800182c:	b2db      	uxtb	r3, r3
 800182e:	74fb      	strb	r3, [r7, #19]
    frame[8] = (uint8_t)(crc >> 8);
 8001830:	8afb      	ldrh	r3, [r7, #22]
 8001832:	0a1b      	lsrs	r3, r3, #8
 8001834:	b29b      	uxth	r3, r3
 8001836:	b2db      	uxtb	r3, r3
 8001838:	753b      	strb	r3, [r7, #20]

    HAL_UART_Transmit(s_huart, frame, F32_FRAME_LEN, 100);
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <uart_write_float_output+0x60>)
 800183c:	6818      	ldr	r0, [r3, #0]
 800183e:	f107 010c 	add.w	r1, r7, #12
 8001842:	2364      	movs	r3, #100	@ 0x64
 8001844:	2209      	movs	r2, #9
 8001846:	f003 ff9d 	bl	8005784 <HAL_UART_Transmit>
 800184a:	e000      	b.n	800184e <uart_write_float_output+0x5a>
        return;
 800184c:	bf00      	nop
}
 800184e:	3718      	adds	r7, #24
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20000254 	.word	0x20000254

08001858 <uart_read_linear_input>:

/* ================= READ API ================= */

float uart_read_linear_input(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
    return s_latest.valid ? s_latest.v_linear : 0.0f;
 800185c:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <uart_read_linear_input+0x28>)
 800185e:	7b1b      	ldrb	r3, [r3, #12]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d002      	beq.n	800186a <uart_read_linear_input+0x12>
 8001864:	4b06      	ldr	r3, [pc, #24]	@ (8001880 <uart_read_linear_input+0x28>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	e001      	b.n	800186e <uart_read_linear_input+0x16>
 800186a:	f04f 0300 	mov.w	r3, #0
 800186e:	ee07 3a90 	vmov	s15, r3
}
 8001872:	eeb0 0a67 	vmov.f32	s0, s15
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	2000029c 	.word	0x2000029c

08001884 <uart_read_angular_input>:

float uart_read_angular_input(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
    return s_latest.valid ? s_latest.v_angular : 0.0f;
 8001888:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <uart_read_angular_input+0x28>)
 800188a:	7b1b      	ldrb	r3, [r3, #12]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d002      	beq.n	8001896 <uart_read_angular_input+0x12>
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <uart_read_angular_input+0x28>)
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	e001      	b.n	800189a <uart_read_angular_input+0x16>
 8001896:	f04f 0300 	mov.w	r3, #0
 800189a:	ee07 3a90 	vmov	s15, r3
}
 800189e:	eeb0 0a67 	vmov.f32	s0, s15
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	2000029c 	.word	0x2000029c

080018b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018e8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80018b4:	f7ff fdce 	bl	8001454 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018b8:	480c      	ldr	r0, [pc, #48]	@ (80018ec <LoopForever+0x6>)
  ldr r1, =_edata
 80018ba:	490d      	ldr	r1, [pc, #52]	@ (80018f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018bc:	4a0d      	ldr	r2, [pc, #52]	@ (80018f4 <LoopForever+0xe>)
  movs r3, #0
 80018be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c0:	e002      	b.n	80018c8 <LoopCopyDataInit>

080018c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018c6:	3304      	adds	r3, #4

080018c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018cc:	d3f9      	bcc.n	80018c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ce:	4a0a      	ldr	r2, [pc, #40]	@ (80018f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018d0:	4c0a      	ldr	r4, [pc, #40]	@ (80018fc <LoopForever+0x16>)
  movs r3, #0
 80018d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018d4:	e001      	b.n	80018da <LoopFillZerobss>

080018d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018d8:	3204      	adds	r2, #4

080018da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018dc:	d3fb      	bcc.n	80018d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018de:	f005 fa71 	bl	8006dc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018e2:	f7ff f963 	bl	8000bac <main>

080018e6 <LoopForever>:

LoopForever:
    b LoopForever
 80018e6:	e7fe      	b.n	80018e6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018e8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80018ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80018f4:	08006e64 	.word	0x08006e64
  ldr r2, =_sbss
 80018f8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80018fc:	200002bc 	.word	0x200002bc

08001900 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001900:	e7fe      	b.n	8001900 <ADC1_2_IRQHandler>
	...

08001904 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001908:	4b08      	ldr	r3, [pc, #32]	@ (800192c <HAL_Init+0x28>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a07      	ldr	r2, [pc, #28]	@ (800192c <HAL_Init+0x28>)
 800190e:	f043 0310 	orr.w	r3, r3, #16
 8001912:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001914:	2003      	movs	r0, #3
 8001916:	f000 f94f 	bl	8001bb8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800191a:	200f      	movs	r0, #15
 800191c:	f000 f808 	bl	8001930 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001920:	f7ff fbf4 	bl	800110c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001924:	2300      	movs	r3, #0
}
 8001926:	4618      	mov	r0, r3
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40022000 	.word	0x40022000

08001930 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001938:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <HAL_InitTick+0x54>)
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <HAL_InitTick+0x58>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	4619      	mov	r1, r3
 8001942:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001946:	fbb3 f3f1 	udiv	r3, r3, r1
 800194a:	fbb2 f3f3 	udiv	r3, r2, r3
 800194e:	4618      	mov	r0, r3
 8001950:	f000 f967 	bl	8001c22 <HAL_SYSTICK_Config>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e00e      	b.n	800197c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2b0f      	cmp	r3, #15
 8001962:	d80a      	bhi.n	800197a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001964:	2200      	movs	r2, #0
 8001966:	6879      	ldr	r1, [r7, #4]
 8001968:	f04f 30ff 	mov.w	r0, #4294967295
 800196c:	f000 f92f 	bl	8001bce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001970:	4a06      	ldr	r2, [pc, #24]	@ (800198c <HAL_InitTick+0x5c>)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001976:	2300      	movs	r3, #0
 8001978:	e000      	b.n	800197c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
}
 800197c:	4618      	mov	r0, r3
 800197e:	3708      	adds	r7, #8
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20000004 	.word	0x20000004
 8001988:	2000000c 	.word	0x2000000c
 800198c:	20000008 	.word	0x20000008

08001990 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001994:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <HAL_IncTick+0x20>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	461a      	mov	r2, r3
 800199a:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <HAL_IncTick+0x24>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4413      	add	r3, r2
 80019a0:	4a04      	ldr	r2, [pc, #16]	@ (80019b4 <HAL_IncTick+0x24>)
 80019a2:	6013      	str	r3, [r2, #0]
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	2000000c 	.word	0x2000000c
 80019b4:	200002ac 	.word	0x200002ac

080019b8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return uwTick;  
 80019bc:	4b03      	ldr	r3, [pc, #12]	@ (80019cc <HAL_GetTick+0x14>)
 80019be:	681b      	ldr	r3, [r3, #0]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	200002ac 	.word	0x200002ac

080019d0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019d8:	f7ff ffee 	bl	80019b8 <HAL_GetTick>
 80019dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019e8:	d005      	beq.n	80019f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001a14 <HAL_Delay+0x44>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	461a      	mov	r2, r3
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	4413      	add	r3, r2
 80019f4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80019f6:	bf00      	nop
 80019f8:	f7ff ffde 	bl	80019b8 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	68fa      	ldr	r2, [r7, #12]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d8f7      	bhi.n	80019f8 <HAL_Delay+0x28>
  {
  }
}
 8001a08:	bf00      	nop
 8001a0a:	bf00      	nop
 8001a0c:	3710      	adds	r7, #16
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	2000000c 	.word	0x2000000c

08001a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a28:	4b0c      	ldr	r3, [pc, #48]	@ (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a34:	4013      	ands	r3, r2
 8001a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a4a:	4a04      	ldr	r2, [pc, #16]	@ (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	60d3      	str	r3, [r2, #12]
}
 8001a50:	bf00      	nop
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a64:	4b04      	ldr	r3, [pc, #16]	@ (8001a78 <__NVIC_GetPriorityGrouping+0x18>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	0a1b      	lsrs	r3, r3, #8
 8001a6a:	f003 0307 	and.w	r3, r3, #7
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	db0b      	blt.n	8001aa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	f003 021f 	and.w	r2, r3, #31
 8001a94:	4907      	ldr	r1, [pc, #28]	@ (8001ab4 <__NVIC_EnableIRQ+0x38>)
 8001a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9a:	095b      	lsrs	r3, r3, #5
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000e100 	.word	0xe000e100

08001ab8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	6039      	str	r1, [r7, #0]
 8001ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	db0a      	blt.n	8001ae2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	b2da      	uxtb	r2, r3
 8001ad0:	490c      	ldr	r1, [pc, #48]	@ (8001b04 <__NVIC_SetPriority+0x4c>)
 8001ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad6:	0112      	lsls	r2, r2, #4
 8001ad8:	b2d2      	uxtb	r2, r2
 8001ada:	440b      	add	r3, r1
 8001adc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ae0:	e00a      	b.n	8001af8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	4908      	ldr	r1, [pc, #32]	@ (8001b08 <__NVIC_SetPriority+0x50>)
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	f003 030f 	and.w	r3, r3, #15
 8001aee:	3b04      	subs	r3, #4
 8001af0:	0112      	lsls	r2, r2, #4
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	440b      	add	r3, r1
 8001af6:	761a      	strb	r2, [r3, #24]
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000e100 	.word	0xe000e100
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b089      	sub	sp, #36	@ 0x24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	f1c3 0307 	rsb	r3, r3, #7
 8001b26:	2b04      	cmp	r3, #4
 8001b28:	bf28      	it	cs
 8001b2a:	2304      	movcs	r3, #4
 8001b2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3304      	adds	r3, #4
 8001b32:	2b06      	cmp	r3, #6
 8001b34:	d902      	bls.n	8001b3c <NVIC_EncodePriority+0x30>
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	3b03      	subs	r3, #3
 8001b3a:	e000      	b.n	8001b3e <NVIC_EncodePriority+0x32>
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b40:	f04f 32ff 	mov.w	r2, #4294967295
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	43da      	mvns	r2, r3
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	401a      	ands	r2, r3
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b54:	f04f 31ff 	mov.w	r1, #4294967295
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5e:	43d9      	mvns	r1, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b64:	4313      	orrs	r3, r2
         );
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3724      	adds	r7, #36	@ 0x24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
	...

08001b74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b84:	d301      	bcc.n	8001b8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b86:	2301      	movs	r3, #1
 8001b88:	e00f      	b.n	8001baa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb4 <SysTick_Config+0x40>)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b92:	210f      	movs	r1, #15
 8001b94:	f04f 30ff 	mov.w	r0, #4294967295
 8001b98:	f7ff ff8e 	bl	8001ab8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b9c:	4b05      	ldr	r3, [pc, #20]	@ (8001bb4 <SysTick_Config+0x40>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ba2:	4b04      	ldr	r3, [pc, #16]	@ (8001bb4 <SysTick_Config+0x40>)
 8001ba4:	2207      	movs	r2, #7
 8001ba6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	e000e010 	.word	0xe000e010

08001bb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f7ff ff29 	bl	8001a18 <__NVIC_SetPriorityGrouping>
}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b086      	sub	sp, #24
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	60b9      	str	r1, [r7, #8]
 8001bd8:	607a      	str	r2, [r7, #4]
 8001bda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001be0:	f7ff ff3e 	bl	8001a60 <__NVIC_GetPriorityGrouping>
 8001be4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	68b9      	ldr	r1, [r7, #8]
 8001bea:	6978      	ldr	r0, [r7, #20]
 8001bec:	f7ff ff8e 	bl	8001b0c <NVIC_EncodePriority>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bf6:	4611      	mov	r1, r2
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff ff5d 	bl	8001ab8 <__NVIC_SetPriority>
}
 8001bfe:	bf00      	nop
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b082      	sub	sp, #8
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff ff31 	bl	8001a7c <__NVIC_EnableIRQ>
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f7ff ffa2 	bl	8001b74 <SysTick_Config>
 8001c30:	4603      	mov	r3, r0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b084      	sub	sp, #16
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e037      	b.n	8001cc0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2202      	movs	r2, #2
 8001c54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c66:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001c6a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	695b      	ldr	r3, [r3, #20]
 8001c86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f9bc 	bl	8002020 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
 8001cd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d101      	bne.n	8001ce8 <HAL_DMA_Start_IT+0x20>
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	e04a      	b.n	8001d7e <HAL_DMA_Start_IT+0xb6>
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d13a      	bne.n	8001d70 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2200      	movs	r2, #0
 8001d06:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 0201 	bic.w	r2, r2, #1
 8001d16:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	68b9      	ldr	r1, [r7, #8]
 8001d1e:	68f8      	ldr	r0, [r7, #12]
 8001d20:	f000 f950 	bl	8001fc4 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d008      	beq.n	8001d3e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f042 020e 	orr.w	r2, r2, #14
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	e00f      	b.n	8001d5e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f042 020a 	orr.w	r2, r2, #10
 8001d4c:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f022 0204 	bic.w	r2, r2, #4
 8001d5c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f042 0201 	orr.w	r2, r2, #1
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	e005      	b.n	8001d7c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	2200      	movs	r2, #0
 8001d74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001d7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e02e      	b.n	8001df6 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d008      	beq.n	8001db4 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2204      	movs	r2, #4
 8001da6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001db0:	2301      	movs	r3, #1
 8001db2:	e020      	b.n	8001df6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f022 020e 	bic.w	r2, r2, #14
 8001dc2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f022 0201 	bic.w	r2, r2, #1
 8001dd2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ddc:	2101      	movs	r1, #1
 8001dde:	fa01 f202 	lsl.w	r2, r1, r2
 8001de2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2201      	movs	r2, #1
 8001de8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	370c      	adds	r7, #12
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr

08001e02 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b084      	sub	sp, #16
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d005      	beq.n	8001e24 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2204      	movs	r2, #4
 8001e1c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	73fb      	strb	r3, [r7, #15]
 8001e22:	e027      	b.n	8001e74 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f022 020e 	bic.w	r2, r2, #14
 8001e32:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 0201 	bic.w	r2, r2, #1
 8001e42:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e52:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	4798      	blx	r3
    }
  }
  return status;
 8001e74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b084      	sub	sp, #16
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9a:	2204      	movs	r2, #4
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d024      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0x72>
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d01f      	beq.n	8001ef0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0320 	and.w	r3, r3, #32
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d107      	bne.n	8001ece <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f022 0204 	bic.w	r2, r2, #4
 8001ecc:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed6:	2104      	movs	r1, #4
 8001ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8001edc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d06a      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001eee:	e065      	b.n	8001fbc <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	409a      	lsls	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4013      	ands	r3, r2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d02c      	beq.n	8001f5a <HAL_DMA_IRQHandler+0xdc>
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d027      	beq.n	8001f5a <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0320 	and.w	r3, r3, #32
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d10b      	bne.n	8001f30 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 020a 	bic.w	r2, r2, #10
 8001f26:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f38:	2102      	movs	r1, #2
 8001f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d035      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f58:	e030      	b.n	8001fbc <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	2208      	movs	r2, #8
 8001f60:	409a      	lsls	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	4013      	ands	r3, r2
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d028      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x13e>
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	f003 0308 	and.w	r3, r3, #8
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d023      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 020e 	bic.w	r2, r2, #14
 8001f82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f92:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d004      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	4798      	blx	r3
    }
  }
}
 8001fba:	e7ff      	b.n	8001fbc <HAL_DMA_IRQHandler+0x13e>
 8001fbc:	bf00      	nop
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	607a      	str	r2, [r7, #4]
 8001fd0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fda:	2101      	movs	r1, #1
 8001fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	683a      	ldr	r2, [r7, #0]
 8001fe8:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	2b10      	cmp	r3, #16
 8001ff0:	d108      	bne.n	8002004 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	68ba      	ldr	r2, [r7, #8]
 8002000:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002002:	e007      	b.n	8002014 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68ba      	ldr	r2, [r7, #8]
 800200a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	60da      	str	r2, [r3, #12]
}
 8002014:	bf00      	nop
 8002016:	3714      	adds	r7, #20
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	461a      	mov	r2, r3
 800202e:	4b09      	ldr	r3, [pc, #36]	@ (8002054 <DMA_CalcBaseAndBitshift+0x34>)
 8002030:	4413      	add	r3, r2
 8002032:	4a09      	ldr	r2, [pc, #36]	@ (8002058 <DMA_CalcBaseAndBitshift+0x38>)
 8002034:	fba2 2303 	umull	r2, r3, r2, r3
 8002038:	091b      	lsrs	r3, r3, #4
 800203a:	009a      	lsls	r2, r3, #2
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a06      	ldr	r2, [pc, #24]	@ (800205c <DMA_CalcBaseAndBitshift+0x3c>)
 8002044:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	bffdfff8 	.word	0xbffdfff8
 8002058:	cccccccd 	.word	0xcccccccd
 800205c:	40020000 	.word	0x40020000

08002060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002060:	b480      	push	{r7}
 8002062:	b087      	sub	sp, #28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800206a:	2300      	movs	r3, #0
 800206c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800206e:	e14e      	b.n	800230e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	2101      	movs	r1, #1
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	fa01 f303 	lsl.w	r3, r1, r3
 800207c:	4013      	ands	r3, r2
 800207e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2b00      	cmp	r3, #0
 8002084:	f000 8140 	beq.w	8002308 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f003 0303 	and.w	r3, r3, #3
 8002090:	2b01      	cmp	r3, #1
 8002092:	d005      	beq.n	80020a0 <HAL_GPIO_Init+0x40>
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f003 0303 	and.w	r3, r3, #3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d130      	bne.n	8002102 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	2203      	movs	r2, #3
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43db      	mvns	r3, r3
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	68da      	ldr	r2, [r3, #12]
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020d6:	2201      	movs	r2, #1
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43db      	mvns	r3, r3
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	4013      	ands	r3, r2
 80020e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	091b      	lsrs	r3, r3, #4
 80020ec:	f003 0201 	and.w	r2, r3, #1
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4313      	orrs	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f003 0303 	and.w	r3, r3, #3
 800210a:	2b03      	cmp	r3, #3
 800210c:	d017      	beq.n	800213e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	2203      	movs	r2, #3
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	43db      	mvns	r3, r3
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	4013      	ands	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	689a      	ldr	r2, [r3, #8]
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	4313      	orrs	r3, r2
 8002136:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f003 0303 	and.w	r3, r3, #3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d123      	bne.n	8002192 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	08da      	lsrs	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3208      	adds	r2, #8
 8002152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002156:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	f003 0307 	and.w	r3, r3, #7
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	220f      	movs	r2, #15
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43db      	mvns	r3, r3
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	4013      	ands	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	691a      	ldr	r2, [r3, #16]
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	f003 0307 	and.w	r3, r3, #7
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	4313      	orrs	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	08da      	lsrs	r2, r3, #3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3208      	adds	r2, #8
 800218c:	6939      	ldr	r1, [r7, #16]
 800218e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	2203      	movs	r2, #3
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	43db      	mvns	r3, r3
 80021a4:	693a      	ldr	r2, [r7, #16]
 80021a6:	4013      	ands	r3, r2
 80021a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f003 0203 	and.w	r2, r3, #3
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	693a      	ldr	r2, [r7, #16]
 80021bc:	4313      	orrs	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f000 809a 	beq.w	8002308 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021d4:	4b55      	ldr	r3, [pc, #340]	@ (800232c <HAL_GPIO_Init+0x2cc>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	4a54      	ldr	r2, [pc, #336]	@ (800232c <HAL_GPIO_Init+0x2cc>)
 80021da:	f043 0301 	orr.w	r3, r3, #1
 80021de:	6193      	str	r3, [r2, #24]
 80021e0:	4b52      	ldr	r3, [pc, #328]	@ (800232c <HAL_GPIO_Init+0x2cc>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	f003 0301 	and.w	r3, r3, #1
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021ec:	4a50      	ldr	r2, [pc, #320]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	089b      	lsrs	r3, r3, #2
 80021f2:	3302      	adds	r3, #2
 80021f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	f003 0303 	and.w	r3, r3, #3
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	220f      	movs	r2, #15
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	693a      	ldr	r2, [r7, #16]
 800220c:	4013      	ands	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002216:	d013      	beq.n	8002240 <HAL_GPIO_Init+0x1e0>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4a46      	ldr	r2, [pc, #280]	@ (8002334 <HAL_GPIO_Init+0x2d4>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d00d      	beq.n	800223c <HAL_GPIO_Init+0x1dc>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a45      	ldr	r2, [pc, #276]	@ (8002338 <HAL_GPIO_Init+0x2d8>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d007      	beq.n	8002238 <HAL_GPIO_Init+0x1d8>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a44      	ldr	r2, [pc, #272]	@ (800233c <HAL_GPIO_Init+0x2dc>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d101      	bne.n	8002234 <HAL_GPIO_Init+0x1d4>
 8002230:	2303      	movs	r3, #3
 8002232:	e006      	b.n	8002242 <HAL_GPIO_Init+0x1e2>
 8002234:	2305      	movs	r3, #5
 8002236:	e004      	b.n	8002242 <HAL_GPIO_Init+0x1e2>
 8002238:	2302      	movs	r3, #2
 800223a:	e002      	b.n	8002242 <HAL_GPIO_Init+0x1e2>
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <HAL_GPIO_Init+0x1e2>
 8002240:	2300      	movs	r3, #0
 8002242:	697a      	ldr	r2, [r7, #20]
 8002244:	f002 0203 	and.w	r2, r2, #3
 8002248:	0092      	lsls	r2, r2, #2
 800224a:	4093      	lsls	r3, r2
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	4313      	orrs	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002252:	4937      	ldr	r1, [pc, #220]	@ (8002330 <HAL_GPIO_Init+0x2d0>)
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	089b      	lsrs	r3, r3, #2
 8002258:	3302      	adds	r3, #2
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002260:	4b37      	ldr	r3, [pc, #220]	@ (8002340 <HAL_GPIO_Init+0x2e0>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	43db      	mvns	r3, r3
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4013      	ands	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d003      	beq.n	8002284 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4313      	orrs	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002284:	4a2e      	ldr	r2, [pc, #184]	@ (8002340 <HAL_GPIO_Init+0x2e0>)
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800228a:	4b2d      	ldr	r3, [pc, #180]	@ (8002340 <HAL_GPIO_Init+0x2e0>)
 800228c:	68db      	ldr	r3, [r3, #12]
 800228e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	43db      	mvns	r3, r3
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	4013      	ands	r3, r2
 8002298:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80022ae:	4a24      	ldr	r2, [pc, #144]	@ (8002340 <HAL_GPIO_Init+0x2e0>)
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022b4:	4b22      	ldr	r3, [pc, #136]	@ (8002340 <HAL_GPIO_Init+0x2e0>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	43db      	mvns	r3, r3
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	4013      	ands	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80022d0:	693a      	ldr	r2, [r7, #16]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022d8:	4a19      	ldr	r2, [pc, #100]	@ (8002340 <HAL_GPIO_Init+0x2e0>)
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022de:	4b18      	ldr	r3, [pc, #96]	@ (8002340 <HAL_GPIO_Init+0x2e0>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	43db      	mvns	r3, r3
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4013      	ands	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	4313      	orrs	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002302:	4a0f      	ldr	r2, [pc, #60]	@ (8002340 <HAL_GPIO_Init+0x2e0>)
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	3301      	adds	r3, #1
 800230c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	fa22 f303 	lsr.w	r3, r2, r3
 8002318:	2b00      	cmp	r3, #0
 800231a:	f47f aea9 	bne.w	8002070 <HAL_GPIO_Init+0x10>
  }
}
 800231e:	bf00      	nop
 8002320:	bf00      	nop
 8002322:	371c      	adds	r7, #28
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	40021000 	.word	0x40021000
 8002330:	40010000 	.word	0x40010000
 8002334:	48000400 	.word	0x48000400
 8002338:	48000800 	.word	0x48000800
 800233c:	48000c00 	.word	0x48000c00
 8002340:	40010400 	.word	0x40010400

08002344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	460b      	mov	r3, r1
 800234e:	807b      	strh	r3, [r7, #2]
 8002350:	4613      	mov	r3, r2
 8002352:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002354:	787b      	ldrb	r3, [r7, #1]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800235a:	887a      	ldrh	r2, [r7, #2]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002360:	e002      	b.n	8002368 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002362:	887a      	ldrh	r2, [r7, #2]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d101      	bne.n	8002386 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e08d      	b.n	80024a2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d106      	bne.n	80023a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7fe feda 	bl	8001154 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2224      	movs	r2, #36	@ 0x24
 80023a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f022 0201 	bic.w	r2, r2, #1
 80023b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685a      	ldr	r2, [r3, #4]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80023c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689a      	ldr	r2, [r3, #8]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d107      	bne.n	80023ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	e006      	b.n	80023fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689a      	ldr	r2, [r3, #8]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80023fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	2b02      	cmp	r3, #2
 8002402:	d108      	bne.n	8002416 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002412:	605a      	str	r2, [r3, #4]
 8002414:	e007      	b.n	8002426 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002424:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	6812      	ldr	r2, [r2, #0]
 8002430:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002434:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002438:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002448:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	691a      	ldr	r2, [r3, #16]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	430a      	orrs	r2, r1
 8002462:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	69d9      	ldr	r1, [r3, #28]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a1a      	ldr	r2, [r3, #32]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	430a      	orrs	r2, r1
 8002472:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f042 0201 	orr.w	r2, r2, #1
 8002482:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2220      	movs	r2, #32
 800248e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
	...

080024ac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af02      	add	r7, sp, #8
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	4608      	mov	r0, r1
 80024b6:	4611      	mov	r1, r2
 80024b8:	461a      	mov	r2, r3
 80024ba:	4603      	mov	r3, r0
 80024bc:	817b      	strh	r3, [r7, #10]
 80024be:	460b      	mov	r3, r1
 80024c0:	813b      	strh	r3, [r7, #8]
 80024c2:	4613      	mov	r3, r2
 80024c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b20      	cmp	r3, #32
 80024d0:	f040 80f9 	bne.w	80026c6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80024d4:	6a3b      	ldr	r3, [r7, #32]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d002      	beq.n	80024e0 <HAL_I2C_Mem_Write+0x34>
 80024da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d105      	bne.n	80024ec <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024e6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e0ed      	b.n	80026c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d101      	bne.n	80024fa <HAL_I2C_Mem_Write+0x4e>
 80024f6:	2302      	movs	r3, #2
 80024f8:	e0e6      	b.n	80026c8 <HAL_I2C_Mem_Write+0x21c>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2201      	movs	r2, #1
 80024fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002502:	f7ff fa59 	bl	80019b8 <HAL_GetTick>
 8002506:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	2319      	movs	r3, #25
 800250e:	2201      	movs	r2, #1
 8002510:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f000 fac3 	bl	8002aa0 <I2C_WaitOnFlagUntilTimeout>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e0d1      	b.n	80026c8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2221      	movs	r2, #33	@ 0x21
 8002528:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2240      	movs	r2, #64	@ 0x40
 8002530:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6a3a      	ldr	r2, [r7, #32]
 800253e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002544:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2200      	movs	r2, #0
 800254a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800254c:	88f8      	ldrh	r0, [r7, #6]
 800254e:	893a      	ldrh	r2, [r7, #8]
 8002550:	8979      	ldrh	r1, [r7, #10]
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	9301      	str	r3, [sp, #4]
 8002556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	4603      	mov	r3, r0
 800255c:	68f8      	ldr	r0, [r7, #12]
 800255e:	f000 f9d3 	bl	8002908 <I2C_RequestMemoryWrite>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d005      	beq.n	8002574 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e0a9      	b.n	80026c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002578:	b29b      	uxth	r3, r3
 800257a:	2bff      	cmp	r3, #255	@ 0xff
 800257c:	d90e      	bls.n	800259c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	22ff      	movs	r2, #255	@ 0xff
 8002582:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002588:	b2da      	uxtb	r2, r3
 800258a:	8979      	ldrh	r1, [r7, #10]
 800258c:	2300      	movs	r3, #0
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	f000 fc47 	bl	8002e28 <I2C_TransferConfig>
 800259a:	e00f      	b.n	80025bc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	8979      	ldrh	r1, [r7, #10]
 80025ae:	2300      	movs	r3, #0
 80025b0:	9300      	str	r3, [sp, #0]
 80025b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 fc36 	bl	8002e28 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025bc:	697a      	ldr	r2, [r7, #20]
 80025be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f000 fac6 	bl	8002b52 <I2C_WaitOnTXISFlagUntilTimeout>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e07b      	b.n	80026c8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d4:	781a      	ldrb	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025e0:	1c5a      	adds	r2, r3, #1
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	3b01      	subs	r3, #1
 80025ee:	b29a      	uxth	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025f8:	3b01      	subs	r3, #1
 80025fa:	b29a      	uxth	r2, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002604:	b29b      	uxth	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d034      	beq.n	8002674 <HAL_I2C_Mem_Write+0x1c8>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800260e:	2b00      	cmp	r3, #0
 8002610:	d130      	bne.n	8002674 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002618:	2200      	movs	r2, #0
 800261a:	2180      	movs	r1, #128	@ 0x80
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f000 fa3f 	bl	8002aa0 <I2C_WaitOnFlagUntilTimeout>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d001      	beq.n	800262c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e04d      	b.n	80026c8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002630:	b29b      	uxth	r3, r3
 8002632:	2bff      	cmp	r3, #255	@ 0xff
 8002634:	d90e      	bls.n	8002654 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	22ff      	movs	r2, #255	@ 0xff
 800263a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002640:	b2da      	uxtb	r2, r3
 8002642:	8979      	ldrh	r1, [r7, #10]
 8002644:	2300      	movs	r3, #0
 8002646:	9300      	str	r3, [sp, #0]
 8002648:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800264c:	68f8      	ldr	r0, [r7, #12]
 800264e:	f000 fbeb 	bl	8002e28 <I2C_TransferConfig>
 8002652:	e00f      	b.n	8002674 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002658:	b29a      	uxth	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002662:	b2da      	uxtb	r2, r3
 8002664:	8979      	ldrh	r1, [r7, #10]
 8002666:	2300      	movs	r3, #0
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	f000 fbda 	bl	8002e28 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002678:	b29b      	uxth	r3, r3
 800267a:	2b00      	cmp	r3, #0
 800267c:	d19e      	bne.n	80025bc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800267e:	697a      	ldr	r2, [r7, #20]
 8002680:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f000 faac 	bl	8002be0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e01a      	b.n	80026c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2220      	movs	r2, #32
 8002698:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6859      	ldr	r1, [r3, #4]
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681a      	ldr	r2, [r3, #0]
 80026a4:	4b0a      	ldr	r3, [pc, #40]	@ (80026d0 <HAL_I2C_Mem_Write+0x224>)
 80026a6:	400b      	ands	r3, r1
 80026a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2220      	movs	r2, #32
 80026ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2200      	movs	r2, #0
 80026b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80026c2:	2300      	movs	r3, #0
 80026c4:	e000      	b.n	80026c8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80026c6:	2302      	movs	r3, #2
  }
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	fe00e800 	.word	0xfe00e800

080026d4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b088      	sub	sp, #32
 80026d8:	af02      	add	r7, sp, #8
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	4608      	mov	r0, r1
 80026de:	4611      	mov	r1, r2
 80026e0:	461a      	mov	r2, r3
 80026e2:	4603      	mov	r3, r0
 80026e4:	817b      	strh	r3, [r7, #10]
 80026e6:	460b      	mov	r3, r1
 80026e8:	813b      	strh	r3, [r7, #8]
 80026ea:	4613      	mov	r3, r2
 80026ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b20      	cmp	r3, #32
 80026f8:	f040 80fd 	bne.w	80028f6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80026fc:	6a3b      	ldr	r3, [r7, #32]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d002      	beq.n	8002708 <HAL_I2C_Mem_Read+0x34>
 8002702:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002704:	2b00      	cmp	r3, #0
 8002706:	d105      	bne.n	8002714 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800270e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e0f1      	b.n	80028f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800271a:	2b01      	cmp	r3, #1
 800271c:	d101      	bne.n	8002722 <HAL_I2C_Mem_Read+0x4e>
 800271e:	2302      	movs	r3, #2
 8002720:	e0ea      	b.n	80028f8 <HAL_I2C_Mem_Read+0x224>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800272a:	f7ff f945 	bl	80019b8 <HAL_GetTick>
 800272e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	2319      	movs	r3, #25
 8002736:	2201      	movs	r2, #1
 8002738:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f000 f9af 	bl	8002aa0 <I2C_WaitOnFlagUntilTimeout>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e0d5      	b.n	80028f8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2222      	movs	r2, #34	@ 0x22
 8002750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2240      	movs	r2, #64	@ 0x40
 8002758:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6a3a      	ldr	r2, [r7, #32]
 8002766:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800276c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2200      	movs	r2, #0
 8002772:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002774:	88f8      	ldrh	r0, [r7, #6]
 8002776:	893a      	ldrh	r2, [r7, #8]
 8002778:	8979      	ldrh	r1, [r7, #10]
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	9301      	str	r3, [sp, #4]
 800277e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002780:	9300      	str	r3, [sp, #0]
 8002782:	4603      	mov	r3, r0
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f000 f913 	bl	80029b0 <I2C_RequestMemoryRead>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d005      	beq.n	800279c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e0ad      	b.n	80028f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	2bff      	cmp	r3, #255	@ 0xff
 80027a4:	d90e      	bls.n	80027c4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2201      	movs	r2, #1
 80027aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027b0:	b2da      	uxtb	r2, r3
 80027b2:	8979      	ldrh	r1, [r7, #10]
 80027b4:	4b52      	ldr	r3, [pc, #328]	@ (8002900 <HAL_I2C_Mem_Read+0x22c>)
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027bc:	68f8      	ldr	r0, [r7, #12]
 80027be:	f000 fb33 	bl	8002e28 <I2C_TransferConfig>
 80027c2:	e00f      	b.n	80027e4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027d2:	b2da      	uxtb	r2, r3
 80027d4:	8979      	ldrh	r1, [r7, #10]
 80027d6:	4b4a      	ldr	r3, [pc, #296]	@ (8002900 <HAL_I2C_Mem_Read+0x22c>)
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 fb22 	bl	8002e28 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	9300      	str	r3, [sp, #0]
 80027e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027ea:	2200      	movs	r2, #0
 80027ec:	2104      	movs	r1, #4
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f000 f956 	bl	8002aa0 <I2C_WaitOnFlagUntilTimeout>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e07c      	b.n	80028f8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002808:	b2d2      	uxtb	r2, r2
 800280a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002810:	1c5a      	adds	r2, r3, #1
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800281a:	3b01      	subs	r3, #1
 800281c:	b29a      	uxth	r2, r3
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002826:	b29b      	uxth	r3, r3
 8002828:	3b01      	subs	r3, #1
 800282a:	b29a      	uxth	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002834:	b29b      	uxth	r3, r3
 8002836:	2b00      	cmp	r3, #0
 8002838:	d034      	beq.n	80028a4 <HAL_I2C_Mem_Read+0x1d0>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800283e:	2b00      	cmp	r3, #0
 8002840:	d130      	bne.n	80028a4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	9300      	str	r3, [sp, #0]
 8002846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002848:	2200      	movs	r2, #0
 800284a:	2180      	movs	r1, #128	@ 0x80
 800284c:	68f8      	ldr	r0, [r7, #12]
 800284e:	f000 f927 	bl	8002aa0 <I2C_WaitOnFlagUntilTimeout>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e04d      	b.n	80028f8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002860:	b29b      	uxth	r3, r3
 8002862:	2bff      	cmp	r3, #255	@ 0xff
 8002864:	d90e      	bls.n	8002884 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2201      	movs	r2, #1
 800286a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002870:	b2da      	uxtb	r2, r3
 8002872:	8979      	ldrh	r1, [r7, #10]
 8002874:	2300      	movs	r3, #0
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800287c:	68f8      	ldr	r0, [r7, #12]
 800287e:	f000 fad3 	bl	8002e28 <I2C_TransferConfig>
 8002882:	e00f      	b.n	80028a4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002888:	b29a      	uxth	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002892:	b2da      	uxtb	r2, r3
 8002894:	8979      	ldrh	r1, [r7, #10]
 8002896:	2300      	movs	r3, #0
 8002898:	9300      	str	r3, [sp, #0]
 800289a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800289e:	68f8      	ldr	r0, [r7, #12]
 80028a0:	f000 fac2 	bl	8002e28 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d19a      	bne.n	80027e4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 f994 	bl	8002be0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e01a      	b.n	80028f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2220      	movs	r2, #32
 80028c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	6859      	ldr	r1, [r3, #4]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002904 <HAL_I2C_Mem_Read+0x230>)
 80028d6:	400b      	ands	r3, r1
 80028d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2220      	movs	r2, #32
 80028de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028f2:	2300      	movs	r3, #0
 80028f4:	e000      	b.n	80028f8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80028f6:	2302      	movs	r3, #2
  }
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3718      	adds	r7, #24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	80002400 	.word	0x80002400
 8002904:	fe00e800 	.word	0xfe00e800

08002908 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af02      	add	r7, sp, #8
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	4608      	mov	r0, r1
 8002912:	4611      	mov	r1, r2
 8002914:	461a      	mov	r2, r3
 8002916:	4603      	mov	r3, r0
 8002918:	817b      	strh	r3, [r7, #10]
 800291a:	460b      	mov	r3, r1
 800291c:	813b      	strh	r3, [r7, #8]
 800291e:	4613      	mov	r3, r2
 8002920:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002922:	88fb      	ldrh	r3, [r7, #6]
 8002924:	b2da      	uxtb	r2, r3
 8002926:	8979      	ldrh	r1, [r7, #10]
 8002928:	4b20      	ldr	r3, [pc, #128]	@ (80029ac <I2C_RequestMemoryWrite+0xa4>)
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002930:	68f8      	ldr	r0, [r7, #12]
 8002932:	f000 fa79 	bl	8002e28 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002936:	69fa      	ldr	r2, [r7, #28]
 8002938:	69b9      	ldr	r1, [r7, #24]
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f000 f909 	bl	8002b52 <I2C_WaitOnTXISFlagUntilTimeout>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e02c      	b.n	80029a4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800294a:	88fb      	ldrh	r3, [r7, #6]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d105      	bne.n	800295c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002950:	893b      	ldrh	r3, [r7, #8]
 8002952:	b2da      	uxtb	r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	629a      	str	r2, [r3, #40]	@ 0x28
 800295a:	e015      	b.n	8002988 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800295c:	893b      	ldrh	r3, [r7, #8]
 800295e:	0a1b      	lsrs	r3, r3, #8
 8002960:	b29b      	uxth	r3, r3
 8002962:	b2da      	uxtb	r2, r3
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800296a:	69fa      	ldr	r2, [r7, #28]
 800296c:	69b9      	ldr	r1, [r7, #24]
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 f8ef 	bl	8002b52 <I2C_WaitOnTXISFlagUntilTimeout>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e012      	b.n	80029a4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800297e:	893b      	ldrh	r3, [r7, #8]
 8002980:	b2da      	uxtb	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	9300      	str	r3, [sp, #0]
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	2200      	movs	r2, #0
 8002990:	2180      	movs	r1, #128	@ 0x80
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	f000 f884 	bl	8002aa0 <I2C_WaitOnFlagUntilTimeout>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e000      	b.n	80029a4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3710      	adds	r7, #16
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	80002000 	.word	0x80002000

080029b0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af02      	add	r7, sp, #8
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	4608      	mov	r0, r1
 80029ba:	4611      	mov	r1, r2
 80029bc:	461a      	mov	r2, r3
 80029be:	4603      	mov	r3, r0
 80029c0:	817b      	strh	r3, [r7, #10]
 80029c2:	460b      	mov	r3, r1
 80029c4:	813b      	strh	r3, [r7, #8]
 80029c6:	4613      	mov	r3, r2
 80029c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80029ca:	88fb      	ldrh	r3, [r7, #6]
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	8979      	ldrh	r1, [r7, #10]
 80029d0:	4b20      	ldr	r3, [pc, #128]	@ (8002a54 <I2C_RequestMemoryRead+0xa4>)
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	2300      	movs	r3, #0
 80029d6:	68f8      	ldr	r0, [r7, #12]
 80029d8:	f000 fa26 	bl	8002e28 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029dc:	69fa      	ldr	r2, [r7, #28]
 80029de:	69b9      	ldr	r1, [r7, #24]
 80029e0:	68f8      	ldr	r0, [r7, #12]
 80029e2:	f000 f8b6 	bl	8002b52 <I2C_WaitOnTXISFlagUntilTimeout>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e02c      	b.n	8002a4a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80029f0:	88fb      	ldrh	r3, [r7, #6]
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d105      	bne.n	8002a02 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029f6:	893b      	ldrh	r3, [r7, #8]
 80029f8:	b2da      	uxtb	r2, r3
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	629a      	str	r2, [r3, #40]	@ 0x28
 8002a00:	e015      	b.n	8002a2e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002a02:	893b      	ldrh	r3, [r7, #8]
 8002a04:	0a1b      	lsrs	r3, r3, #8
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a10:	69fa      	ldr	r2, [r7, #28]
 8002a12:	69b9      	ldr	r1, [r7, #24]
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f000 f89c 	bl	8002b52 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e012      	b.n	8002a4a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002a24:	893b      	ldrh	r3, [r7, #8]
 8002a26:	b2da      	uxtb	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	9300      	str	r3, [sp, #0]
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	2200      	movs	r2, #0
 8002a36:	2140      	movs	r1, #64	@ 0x40
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 f831 	bl	8002aa0 <I2C_WaitOnFlagUntilTimeout>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e000      	b.n	8002a4a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	80002000 	.word	0x80002000

08002a58 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d103      	bne.n	8002a76 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2200      	movs	r2, #0
 8002a74:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	f003 0301 	and.w	r3, r3, #1
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d007      	beq.n	8002a94 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	699a      	ldr	r2, [r3, #24]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f042 0201 	orr.w	r2, r2, #1
 8002a92:	619a      	str	r2, [r3, #24]
  }
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	603b      	str	r3, [r7, #0]
 8002aac:	4613      	mov	r3, r2
 8002aae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ab0:	e03b      	b.n	8002b2a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	6839      	ldr	r1, [r7, #0]
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f000 f8d6 	bl	8002c68 <I2C_IsErrorOccurred>
 8002abc:	4603      	mov	r3, r0
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d001      	beq.n	8002ac6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	e041      	b.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002acc:	d02d      	beq.n	8002b2a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ace:	f7fe ff73 	bl	80019b8 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d302      	bcc.n	8002ae4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d122      	bne.n	8002b2a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	699a      	ldr	r2, [r3, #24]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	4013      	ands	r3, r2
 8002aee:	68ba      	ldr	r2, [r7, #8]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	bf0c      	ite	eq
 8002af4:	2301      	moveq	r3, #1
 8002af6:	2300      	movne	r3, #0
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	461a      	mov	r2, r3
 8002afc:	79fb      	ldrb	r3, [r7, #7]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d113      	bne.n	8002b2a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b06:	f043 0220 	orr.w	r2, r3, #32
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2220      	movs	r2, #32
 8002b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e00f      	b.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	699a      	ldr	r2, [r3, #24]
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	4013      	ands	r3, r2
 8002b34:	68ba      	ldr	r2, [r7, #8]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	bf0c      	ite	eq
 8002b3a:	2301      	moveq	r3, #1
 8002b3c:	2300      	movne	r3, #0
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	461a      	mov	r2, r3
 8002b42:	79fb      	ldrb	r3, [r7, #7]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d0b4      	beq.n	8002ab2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b084      	sub	sp, #16
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	60f8      	str	r0, [r7, #12]
 8002b5a:	60b9      	str	r1, [r7, #8]
 8002b5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b5e:	e033      	b.n	8002bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	68b9      	ldr	r1, [r7, #8]
 8002b64:	68f8      	ldr	r0, [r7, #12]
 8002b66:	f000 f87f 	bl	8002c68 <I2C_IsErrorOccurred>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e031      	b.n	8002bd8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b7a:	d025      	beq.n	8002bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b7c:	f7fe ff1c 	bl	80019b8 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d302      	bcc.n	8002b92 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d11a      	bne.n	8002bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	f003 0302 	and.w	r3, r3, #2
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d013      	beq.n	8002bc8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ba4:	f043 0220 	orr.w	r2, r3, #32
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2220      	movs	r2, #32
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e007      	b.n	8002bd8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d1c4      	bne.n	8002b60 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bec:	e02f      	b.n	8002c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	68b9      	ldr	r1, [r7, #8]
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 f838 	bl	8002c68 <I2C_IsErrorOccurred>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e02d      	b.n	8002c5e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c02:	f7fe fed9 	bl	80019b8 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	68ba      	ldr	r2, [r7, #8]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d302      	bcc.n	8002c18 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d11a      	bne.n	8002c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	f003 0320 	and.w	r3, r3, #32
 8002c22:	2b20      	cmp	r3, #32
 8002c24:	d013      	beq.n	8002c4e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2a:	f043 0220 	orr.w	r2, r3, #32
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e007      	b.n	8002c5e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	f003 0320 	and.w	r3, r3, #32
 8002c58:	2b20      	cmp	r3, #32
 8002c5a:	d1c8      	bne.n	8002bee <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
	...

08002c68 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	@ 0x28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c74:	2300      	movs	r3, #0
 8002c76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c82:	2300      	movs	r3, #0
 8002c84:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	f003 0310 	and.w	r3, r3, #16
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d068      	beq.n	8002d66 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2210      	movs	r2, #16
 8002c9a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c9c:	e049      	b.n	8002d32 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ca4:	d045      	beq.n	8002d32 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002ca6:	f7fe fe87 	bl	80019b8 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	68ba      	ldr	r2, [r7, #8]
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d302      	bcc.n	8002cbc <I2C_IsErrorOccurred+0x54>
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d13a      	bne.n	8002d32 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cc6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002cce:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cda:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cde:	d121      	bne.n	8002d24 <I2C_IsErrorOccurred+0xbc>
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002ce6:	d01d      	beq.n	8002d24 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002ce8:	7cfb      	ldrb	r3, [r7, #19]
 8002cea:	2b20      	cmp	r3, #32
 8002cec:	d01a      	beq.n	8002d24 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cfc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002cfe:	f7fe fe5b 	bl	80019b8 <HAL_GetTick>
 8002d02:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d04:	e00e      	b.n	8002d24 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002d06:	f7fe fe57 	bl	80019b8 <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b19      	cmp	r3, #25
 8002d12:	d907      	bls.n	8002d24 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	f043 0320 	orr.w	r3, r3, #32
 8002d1a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002d22:	e006      	b.n	8002d32 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	f003 0320 	and.w	r3, r3, #32
 8002d2e:	2b20      	cmp	r3, #32
 8002d30:	d1e9      	bne.n	8002d06 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	699b      	ldr	r3, [r3, #24]
 8002d38:	f003 0320 	and.w	r3, r3, #32
 8002d3c:	2b20      	cmp	r3, #32
 8002d3e:	d003      	beq.n	8002d48 <I2C_IsErrorOccurred+0xe0>
 8002d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0aa      	beq.n	8002c9e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d103      	bne.n	8002d58 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2220      	movs	r2, #32
 8002d56:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d58:	6a3b      	ldr	r3, [r7, #32]
 8002d5a:	f043 0304 	orr.w	r3, r3, #4
 8002d5e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00b      	beq.n	8002d90 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	f043 0301 	orr.w	r3, r3, #1
 8002d7e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d88:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d00b      	beq.n	8002db2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d9a:	6a3b      	ldr	r3, [r7, #32]
 8002d9c:	f043 0308 	orr.w	r3, r3, #8
 8002da0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002daa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d00b      	beq.n	8002dd4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002dbc:	6a3b      	ldr	r3, [r7, #32]
 8002dbe:	f043 0302 	orr.w	r3, r3, #2
 8002dc2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dcc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002dd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d01c      	beq.n	8002e16 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002ddc:	68f8      	ldr	r0, [r7, #12]
 8002dde:	f7ff fe3b 	bl	8002a58 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6859      	ldr	r1, [r3, #4]
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	4b0d      	ldr	r3, [pc, #52]	@ (8002e24 <I2C_IsErrorOccurred+0x1bc>)
 8002dee:	400b      	ands	r3, r1
 8002df0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002df6:	6a3b      	ldr	r3, [r7, #32]
 8002df8:	431a      	orrs	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2220      	movs	r2, #32
 8002e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2200      	movs	r2, #0
 8002e12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002e16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3728      	adds	r7, #40	@ 0x28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	fe00e800 	.word	0xfe00e800

08002e28 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b087      	sub	sp, #28
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	607b      	str	r3, [r7, #4]
 8002e32:	460b      	mov	r3, r1
 8002e34:	817b      	strh	r3, [r7, #10]
 8002e36:	4613      	mov	r3, r2
 8002e38:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e3a:	897b      	ldrh	r3, [r7, #10]
 8002e3c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e40:	7a7b      	ldrb	r3, [r7, #9]
 8002e42:	041b      	lsls	r3, r3, #16
 8002e44:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e48:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e4e:	6a3b      	ldr	r3, [r7, #32]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e56:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	6a3b      	ldr	r3, [r7, #32]
 8002e60:	0d5b      	lsrs	r3, r3, #21
 8002e62:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002e66:	4b08      	ldr	r3, [pc, #32]	@ (8002e88 <I2C_TransferConfig+0x60>)
 8002e68:	430b      	orrs	r3, r1
 8002e6a:	43db      	mvns	r3, r3
 8002e6c:	ea02 0103 	and.w	r1, r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	697a      	ldr	r2, [r7, #20]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e7a:	bf00      	nop
 8002e7c:	371c      	adds	r7, #28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	03ff63ff 	.word	0x03ff63ff

08002e8c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b20      	cmp	r3, #32
 8002ea0:	d138      	bne.n	8002f14 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d101      	bne.n	8002eb0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002eac:	2302      	movs	r3, #2
 8002eae:	e032      	b.n	8002f16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2224      	movs	r2, #36	@ 0x24
 8002ebc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0201 	bic.w	r2, r2, #1
 8002ece:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002ede:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6819      	ldr	r1, [r3, #0]
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	430a      	orrs	r2, r1
 8002eee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f042 0201 	orr.w	r2, r2, #1
 8002efe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2220      	movs	r2, #32
 8002f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	e000      	b.n	8002f16 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002f14:	2302      	movs	r3, #2
  }
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b085      	sub	sp, #20
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
 8002f2a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b20      	cmp	r3, #32
 8002f36:	d139      	bne.n	8002fac <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d101      	bne.n	8002f46 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f42:	2302      	movs	r3, #2
 8002f44:	e033      	b.n	8002fae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2224      	movs	r2, #36	@ 0x24
 8002f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0201 	bic.w	r2, r2, #1
 8002f64:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f74:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	021b      	lsls	r3, r3, #8
 8002f7a:	68fa      	ldr	r2, [r7, #12]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f042 0201 	orr.w	r2, r2, #1
 8002f96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	e000      	b.n	8002fae <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002fac:	2302      	movs	r3, #2
  }
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3714      	adds	r7, #20
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr
	...

08002fbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fc8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fcc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fd2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d102      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	f000 bff4 	b.w	8003fca <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fe2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0301 	and.w	r3, r3, #1
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f000 816d 	beq.w	80032d2 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002ff8:	4bb4      	ldr	r3, [pc, #720]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 030c 	and.w	r3, r3, #12
 8003000:	2b04      	cmp	r3, #4
 8003002:	d00c      	beq.n	800301e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003004:	4bb1      	ldr	r3, [pc, #708]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f003 030c 	and.w	r3, r3, #12
 800300c:	2b08      	cmp	r3, #8
 800300e:	d157      	bne.n	80030c0 <HAL_RCC_OscConfig+0x104>
 8003010:	4bae      	ldr	r3, [pc, #696]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800301c:	d150      	bne.n	80030c0 <HAL_RCC_OscConfig+0x104>
 800301e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003022:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800302a:	fa93 f3a3 	rbit	r3, r3
 800302e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003032:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003036:	fab3 f383 	clz	r3, r3
 800303a:	b2db      	uxtb	r3, r3
 800303c:	2b3f      	cmp	r3, #63	@ 0x3f
 800303e:	d802      	bhi.n	8003046 <HAL_RCC_OscConfig+0x8a>
 8003040:	4ba2      	ldr	r3, [pc, #648]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	e015      	b.n	8003072 <HAL_RCC_OscConfig+0xb6>
 8003046:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800304a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8003052:	fa93 f3a3 	rbit	r3, r3
 8003056:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 800305a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800305e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003062:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8003066:	fa93 f3a3 	rbit	r3, r3
 800306a:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 800306e:	4b97      	ldr	r3, [pc, #604]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003072:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003076:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 800307a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800307e:	fa92 f2a2 	rbit	r2, r2
 8003082:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8003086:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 800308a:	fab2 f282 	clz	r2, r2
 800308e:	b2d2      	uxtb	r2, r2
 8003090:	f042 0220 	orr.w	r2, r2, #32
 8003094:	b2d2      	uxtb	r2, r2
 8003096:	f002 021f 	and.w	r2, r2, #31
 800309a:	2101      	movs	r1, #1
 800309c:	fa01 f202 	lsl.w	r2, r1, r2
 80030a0:	4013      	ands	r3, r2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f000 8114 	beq.w	80032d0 <HAL_RCC_OscConfig+0x314>
 80030a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ac:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f040 810b 	bne.w	80032d0 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	f000 bf85 	b.w	8003fca <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030d0:	d106      	bne.n	80030e0 <HAL_RCC_OscConfig+0x124>
 80030d2:	4b7e      	ldr	r3, [pc, #504]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a7d      	ldr	r2, [pc, #500]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 80030d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030dc:	6013      	str	r3, [r2, #0]
 80030de:	e036      	b.n	800314e <HAL_RCC_OscConfig+0x192>
 80030e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10c      	bne.n	800310a <HAL_RCC_OscConfig+0x14e>
 80030f0:	4b76      	ldr	r3, [pc, #472]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a75      	ldr	r2, [pc, #468]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 80030f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030fa:	6013      	str	r3, [r2, #0]
 80030fc:	4b73      	ldr	r3, [pc, #460]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a72      	ldr	r2, [pc, #456]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003106:	6013      	str	r3, [r2, #0]
 8003108:	e021      	b.n	800314e <HAL_RCC_OscConfig+0x192>
 800310a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800310e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800311a:	d10c      	bne.n	8003136 <HAL_RCC_OscConfig+0x17a>
 800311c:	4b6b      	ldr	r3, [pc, #428]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a6a      	ldr	r2, [pc, #424]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003122:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003126:	6013      	str	r3, [r2, #0]
 8003128:	4b68      	ldr	r3, [pc, #416]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a67      	ldr	r2, [pc, #412]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 800312e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003132:	6013      	str	r3, [r2, #0]
 8003134:	e00b      	b.n	800314e <HAL_RCC_OscConfig+0x192>
 8003136:	4b65      	ldr	r3, [pc, #404]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a64      	ldr	r2, [pc, #400]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 800313c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003140:	6013      	str	r3, [r2, #0]
 8003142:	4b62      	ldr	r3, [pc, #392]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a61      	ldr	r2, [pc, #388]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003148:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800314c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800314e:	4b5f      	ldr	r3, [pc, #380]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003152:	f023 020f 	bic.w	r2, r3, #15
 8003156:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800315a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	495a      	ldr	r1, [pc, #360]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003164:	4313      	orrs	r3, r2
 8003166:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003168:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800316c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d054      	beq.n	8003222 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003178:	f7fe fc1e 	bl	80019b8 <HAL_GetTick>
 800317c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003180:	e00a      	b.n	8003198 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003182:	f7fe fc19 	bl	80019b8 <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b64      	cmp	r3, #100	@ 0x64
 8003190:	d902      	bls.n	8003198 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	f000 bf19 	b.w	8003fca <HAL_RCC_OscConfig+0x100e>
 8003198:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800319c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80031a4:	fa93 f3a3 	rbit	r3, r3
 80031a8:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80031ac:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b0:	fab3 f383 	clz	r3, r3
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80031b8:	d802      	bhi.n	80031c0 <HAL_RCC_OscConfig+0x204>
 80031ba:	4b44      	ldr	r3, [pc, #272]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	e015      	b.n	80031ec <HAL_RCC_OscConfig+0x230>
 80031c0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80031c4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80031cc:	fa93 f3a3 	rbit	r3, r3
 80031d0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80031d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80031d8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80031dc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80031e0:	fa93 f3a3 	rbit	r3, r3
 80031e4:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80031e8:	4b38      	ldr	r3, [pc, #224]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 80031ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ec:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80031f0:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 80031f4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80031f8:	fa92 f2a2 	rbit	r2, r2
 80031fc:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003200:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003204:	fab2 f282 	clz	r2, r2
 8003208:	b2d2      	uxtb	r2, r2
 800320a:	f042 0220 	orr.w	r2, r2, #32
 800320e:	b2d2      	uxtb	r2, r2
 8003210:	f002 021f 	and.w	r2, r2, #31
 8003214:	2101      	movs	r1, #1
 8003216:	fa01 f202 	lsl.w	r2, r1, r2
 800321a:	4013      	ands	r3, r2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d0b0      	beq.n	8003182 <HAL_RCC_OscConfig+0x1c6>
 8003220:	e057      	b.n	80032d2 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003222:	f7fe fbc9 	bl	80019b8 <HAL_GetTick>
 8003226:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800322a:	e00a      	b.n	8003242 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800322c:	f7fe fbc4 	bl	80019b8 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b64      	cmp	r3, #100	@ 0x64
 800323a:	d902      	bls.n	8003242 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	f000 bec4 	b.w	8003fca <HAL_RCC_OscConfig+0x100e>
 8003242:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003246:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 800324e:	fa93 f3a3 	rbit	r3, r3
 8003252:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003256:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800325a:	fab3 f383 	clz	r3, r3
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b3f      	cmp	r3, #63	@ 0x3f
 8003262:	d802      	bhi.n	800326a <HAL_RCC_OscConfig+0x2ae>
 8003264:	4b19      	ldr	r3, [pc, #100]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	e015      	b.n	8003296 <HAL_RCC_OscConfig+0x2da>
 800326a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800326e:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003272:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003276:	fa93 f3a3 	rbit	r3, r3
 800327a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800327e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003282:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003286:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800328a:	fa93 f3a3 	rbit	r3, r3
 800328e:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003292:	4b0e      	ldr	r3, [pc, #56]	@ (80032cc <HAL_RCC_OscConfig+0x310>)
 8003294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003296:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800329a:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800329e:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80032a2:	fa92 f2a2 	rbit	r2, r2
 80032a6:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80032aa:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80032ae:	fab2 f282 	clz	r2, r2
 80032b2:	b2d2      	uxtb	r2, r2
 80032b4:	f042 0220 	orr.w	r2, r2, #32
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	f002 021f 	and.w	r2, r2, #31
 80032be:	2101      	movs	r1, #1
 80032c0:	fa01 f202 	lsl.w	r2, r1, r2
 80032c4:	4013      	ands	r3, r2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1b0      	bne.n	800322c <HAL_RCC_OscConfig+0x270>
 80032ca:	e002      	b.n	80032d2 <HAL_RCC_OscConfig+0x316>
 80032cc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	f000 816c 	beq.w	80035c0 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80032e8:	4bcc      	ldr	r3, [pc, #816]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f003 030c 	and.w	r3, r3, #12
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00b      	beq.n	800330c <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80032f4:	4bc9      	ldr	r3, [pc, #804]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f003 030c 	and.w	r3, r3, #12
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	d16d      	bne.n	80033dc <HAL_RCC_OscConfig+0x420>
 8003300:	4bc6      	ldr	r3, [pc, #792]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003308:	2b00      	cmp	r3, #0
 800330a:	d167      	bne.n	80033dc <HAL_RCC_OscConfig+0x420>
 800330c:	2302      	movs	r3, #2
 800330e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003312:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003316:	fa93 f3a3 	rbit	r3, r3
 800331a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800331e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003322:	fab3 f383 	clz	r3, r3
 8003326:	b2db      	uxtb	r3, r3
 8003328:	2b3f      	cmp	r3, #63	@ 0x3f
 800332a:	d802      	bhi.n	8003332 <HAL_RCC_OscConfig+0x376>
 800332c:	4bbb      	ldr	r3, [pc, #748]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	e013      	b.n	800335a <HAL_RCC_OscConfig+0x39e>
 8003332:	2302      	movs	r3, #2
 8003334:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003338:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800333c:	fa93 f3a3 	rbit	r3, r3
 8003340:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003344:	2302      	movs	r3, #2
 8003346:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800334a:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 800334e:	fa93 f3a3 	rbit	r3, r3
 8003352:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003356:	4bb1      	ldr	r3, [pc, #708]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	2202      	movs	r2, #2
 800335c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003360:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003364:	fa92 f2a2 	rbit	r2, r2
 8003368:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800336c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003370:	fab2 f282 	clz	r2, r2
 8003374:	b2d2      	uxtb	r2, r2
 8003376:	f042 0220 	orr.w	r2, r2, #32
 800337a:	b2d2      	uxtb	r2, r2
 800337c:	f002 021f 	and.w	r2, r2, #31
 8003380:	2101      	movs	r1, #1
 8003382:	fa01 f202 	lsl.w	r2, r1, r2
 8003386:	4013      	ands	r3, r2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d00a      	beq.n	80033a2 <HAL_RCC_OscConfig+0x3e6>
 800338c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003390:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d002      	beq.n	80033a2 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	f000 be14 	b.w	8003fca <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a2:	4b9e      	ldr	r3, [pc, #632]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033ae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	695b      	ldr	r3, [r3, #20]
 80033b6:	21f8      	movs	r1, #248	@ 0xf8
 80033b8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033bc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80033c0:	fa91 f1a1 	rbit	r1, r1
 80033c4:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80033c8:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80033cc:	fab1 f181 	clz	r1, r1
 80033d0:	b2c9      	uxtb	r1, r1
 80033d2:	408b      	lsls	r3, r1
 80033d4:	4991      	ldr	r1, [pc, #580]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033da:	e0f1      	b.n	80035c0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	691b      	ldr	r3, [r3, #16]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 8083 	beq.w	80034f4 <HAL_RCC_OscConfig+0x538>
 80033ee:	2301      	movs	r3, #1
 80033f0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80033f8:	fa93 f3a3 	rbit	r3, r3
 80033fc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003400:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003404:	fab3 f383 	clz	r3, r3
 8003408:	b2db      	uxtb	r3, r3
 800340a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800340e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	461a      	mov	r2, r3
 8003416:	2301      	movs	r3, #1
 8003418:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341a:	f7fe facd 	bl	80019b8 <HAL_GetTick>
 800341e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003422:	e00a      	b.n	800343a <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003424:	f7fe fac8 	bl	80019b8 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800342e:	1ad3      	subs	r3, r2, r3
 8003430:	2b02      	cmp	r3, #2
 8003432:	d902      	bls.n	800343a <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	f000 bdc8 	b.w	8003fca <HAL_RCC_OscConfig+0x100e>
 800343a:	2302      	movs	r3, #2
 800343c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003440:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003444:	fa93 f3a3 	rbit	r3, r3
 8003448:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800344c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003450:	fab3 f383 	clz	r3, r3
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b3f      	cmp	r3, #63	@ 0x3f
 8003458:	d802      	bhi.n	8003460 <HAL_RCC_OscConfig+0x4a4>
 800345a:	4b70      	ldr	r3, [pc, #448]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	e013      	b.n	8003488 <HAL_RCC_OscConfig+0x4cc>
 8003460:	2302      	movs	r3, #2
 8003462:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003466:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800346a:	fa93 f3a3 	rbit	r3, r3
 800346e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003472:	2302      	movs	r3, #2
 8003474:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003478:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800347c:	fa93 f3a3 	rbit	r3, r3
 8003480:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003484:	4b65      	ldr	r3, [pc, #404]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 8003486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003488:	2202      	movs	r2, #2
 800348a:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800348e:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003492:	fa92 f2a2 	rbit	r2, r2
 8003496:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800349a:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800349e:	fab2 f282 	clz	r2, r2
 80034a2:	b2d2      	uxtb	r2, r2
 80034a4:	f042 0220 	orr.w	r2, r2, #32
 80034a8:	b2d2      	uxtb	r2, r2
 80034aa:	f002 021f 	and.w	r2, r2, #31
 80034ae:	2101      	movs	r1, #1
 80034b0:	fa01 f202 	lsl.w	r2, r1, r2
 80034b4:	4013      	ands	r3, r2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0b4      	beq.n	8003424 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ba:	4b58      	ldr	r3, [pc, #352]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	21f8      	movs	r1, #248	@ 0xf8
 80034d0:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d4:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80034d8:	fa91 f1a1 	rbit	r1, r1
 80034dc:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80034e0:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80034e4:	fab1 f181 	clz	r1, r1
 80034e8:	b2c9      	uxtb	r1, r1
 80034ea:	408b      	lsls	r3, r1
 80034ec:	494b      	ldr	r1, [pc, #300]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	600b      	str	r3, [r1, #0]
 80034f2:	e065      	b.n	80035c0 <HAL_RCC_OscConfig+0x604>
 80034f4:	2301      	movs	r3, #1
 80034f6:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fa:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80034fe:	fa93 f3a3 	rbit	r3, r3
 8003502:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003506:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800350a:	fab3 f383 	clz	r3, r3
 800350e:	b2db      	uxtb	r3, r3
 8003510:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003514:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003518:	009b      	lsls	r3, r3, #2
 800351a:	461a      	mov	r2, r3
 800351c:	2300      	movs	r3, #0
 800351e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003520:	f7fe fa4a 	bl	80019b8 <HAL_GetTick>
 8003524:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003528:	e00a      	b.n	8003540 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800352a:	f7fe fa45 	bl	80019b8 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b02      	cmp	r3, #2
 8003538:	d902      	bls.n	8003540 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	f000 bd45 	b.w	8003fca <HAL_RCC_OscConfig+0x100e>
 8003540:	2302      	movs	r3, #2
 8003542:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003546:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800354a:	fa93 f3a3 	rbit	r3, r3
 800354e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003552:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003556:	fab3 f383 	clz	r3, r3
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b3f      	cmp	r3, #63	@ 0x3f
 800355e:	d802      	bhi.n	8003566 <HAL_RCC_OscConfig+0x5aa>
 8003560:	4b2e      	ldr	r3, [pc, #184]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	e013      	b.n	800358e <HAL_RCC_OscConfig+0x5d2>
 8003566:	2302      	movs	r3, #2
 8003568:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800356c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003570:	fa93 f3a3 	rbit	r3, r3
 8003574:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003578:	2302      	movs	r3, #2
 800357a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800357e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003582:	fa93 f3a3 	rbit	r3, r3
 8003586:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800358a:	4b24      	ldr	r3, [pc, #144]	@ (800361c <HAL_RCC_OscConfig+0x660>)
 800358c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358e:	2202      	movs	r2, #2
 8003590:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003594:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003598:	fa92 f2a2 	rbit	r2, r2
 800359c:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80035a0:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80035a4:	fab2 f282 	clz	r2, r2
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	f042 0220 	orr.w	r2, r2, #32
 80035ae:	b2d2      	uxtb	r2, r2
 80035b0:	f002 021f 	and.w	r2, r2, #31
 80035b4:	2101      	movs	r1, #1
 80035b6:	fa01 f202 	lsl.w	r2, r1, r2
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1b4      	bne.n	800352a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0308 	and.w	r3, r3, #8
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	f000 8115 	beq.w	8003800 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d07e      	beq.n	80036e4 <HAL_RCC_OscConfig+0x728>
 80035e6:	2301      	movs	r3, #1
 80035e8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ec:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80035f0:	fa93 f3a3 	rbit	r3, r3
 80035f4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80035f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035fc:	fab3 f383 	clz	r3, r3
 8003600:	b2db      	uxtb	r3, r3
 8003602:	461a      	mov	r2, r3
 8003604:	4b06      	ldr	r3, [pc, #24]	@ (8003620 <HAL_RCC_OscConfig+0x664>)
 8003606:	4413      	add	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	461a      	mov	r2, r3
 800360c:	2301      	movs	r3, #1
 800360e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003610:	f7fe f9d2 	bl	80019b8 <HAL_GetTick>
 8003614:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003618:	e00f      	b.n	800363a <HAL_RCC_OscConfig+0x67e>
 800361a:	bf00      	nop
 800361c:	40021000 	.word	0x40021000
 8003620:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003624:	f7fe f9c8 	bl	80019b8 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d902      	bls.n	800363a <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	f000 bcc8 	b.w	8003fca <HAL_RCC_OscConfig+0x100e>
 800363a:	2302      	movs	r3, #2
 800363c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003640:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003644:	fa93 f3a3 	rbit	r3, r3
 8003648:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800364c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003650:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003654:	2202      	movs	r2, #2
 8003656:	601a      	str	r2, [r3, #0]
 8003658:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800365c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	fa93 f2a3 	rbit	r2, r3
 8003666:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800366a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003674:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003678:	2202      	movs	r2, #2
 800367a:	601a      	str	r2, [r3, #0]
 800367c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003680:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	fa93 f2a3 	rbit	r2, r3
 800368a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800368e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003692:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003694:	4bb0      	ldr	r3, [pc, #704]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 8003696:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003698:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800369c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80036a0:	2102      	movs	r1, #2
 80036a2:	6019      	str	r1, [r3, #0]
 80036a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	fa93 f1a3 	rbit	r1, r3
 80036b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036b6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80036ba:	6019      	str	r1, [r3, #0]
  return result;
 80036bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036c0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	fab3 f383 	clz	r3, r3
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	f003 031f 	and.w	r3, r3, #31
 80036d6:	2101      	movs	r1, #1
 80036d8:	fa01 f303 	lsl.w	r3, r1, r3
 80036dc:	4013      	ands	r3, r2
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d0a0      	beq.n	8003624 <HAL_RCC_OscConfig+0x668>
 80036e2:	e08d      	b.n	8003800 <HAL_RCC_OscConfig+0x844>
 80036e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80036ec:	2201      	movs	r2, #1
 80036ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036f4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	fa93 f2a3 	rbit	r2, r3
 80036fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003702:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003706:	601a      	str	r2, [r3, #0]
  return result;
 8003708:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800370c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003710:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003712:	fab3 f383 	clz	r3, r3
 8003716:	b2db      	uxtb	r3, r3
 8003718:	461a      	mov	r2, r3
 800371a:	4b90      	ldr	r3, [pc, #576]	@ (800395c <HAL_RCC_OscConfig+0x9a0>)
 800371c:	4413      	add	r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	461a      	mov	r2, r3
 8003722:	2300      	movs	r3, #0
 8003724:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003726:	f7fe f947 	bl	80019b8 <HAL_GetTick>
 800372a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800372e:	e00a      	b.n	8003746 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003730:	f7fe f942 	bl	80019b8 <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d902      	bls.n	8003746 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	f000 bc42 	b.w	8003fca <HAL_RCC_OscConfig+0x100e>
 8003746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800374e:	2202      	movs	r2, #2
 8003750:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003756:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	fa93 f2a3 	rbit	r2, r3
 8003760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003764:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800376e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003772:	2202      	movs	r2, #2
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800377a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	fa93 f2a3 	rbit	r2, r3
 8003784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003788:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003792:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003796:	2202      	movs	r2, #2
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800379e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	fa93 f2a3 	rbit	r2, r3
 80037a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80037b0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037b2:	4b69      	ldr	r3, [pc, #420]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80037b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ba:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80037be:	2102      	movs	r1, #2
 80037c0:	6019      	str	r1, [r3, #0]
 80037c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037c6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	fa93 f1a3 	rbit	r1, r3
 80037d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037d4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80037d8:	6019      	str	r1, [r3, #0]
  return result;
 80037da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037de:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	fab3 f383 	clz	r3, r3
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	f003 031f 	and.w	r3, r3, #31
 80037f4:	2101      	movs	r1, #1
 80037f6:	fa01 f303 	lsl.w	r3, r1, r3
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d197      	bne.n	8003730 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003800:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003804:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	2b00      	cmp	r3, #0
 8003812:	f000 819e 	beq.w	8003b52 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003816:	2300      	movs	r3, #0
 8003818:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800381c:	4b4e      	ldr	r3, [pc, #312]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d116      	bne.n	8003856 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003828:	4b4b      	ldr	r3, [pc, #300]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 800382a:	69db      	ldr	r3, [r3, #28]
 800382c:	4a4a      	ldr	r2, [pc, #296]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 800382e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003832:	61d3      	str	r3, [r2, #28]
 8003834:	4b48      	ldr	r3, [pc, #288]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800383c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003840:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003844:	601a      	str	r2, [r3, #0]
 8003846:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800384a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800384e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003850:	2301      	movs	r3, #1
 8003852:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003856:	4b42      	ldr	r3, [pc, #264]	@ (8003960 <HAL_RCC_OscConfig+0x9a4>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800385e:	2b00      	cmp	r3, #0
 8003860:	d11a      	bne.n	8003898 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003862:	4b3f      	ldr	r3, [pc, #252]	@ (8003960 <HAL_RCC_OscConfig+0x9a4>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a3e      	ldr	r2, [pc, #248]	@ (8003960 <HAL_RCC_OscConfig+0x9a4>)
 8003868:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800386c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800386e:	f7fe f8a3 	bl	80019b8 <HAL_GetTick>
 8003872:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003876:	e009      	b.n	800388c <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003878:	f7fe f89e 	bl	80019b8 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003882:	1ad3      	subs	r3, r2, r3
 8003884:	2b64      	cmp	r3, #100	@ 0x64
 8003886:	d901      	bls.n	800388c <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8003888:	2303      	movs	r3, #3
 800388a:	e39e      	b.n	8003fca <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800388c:	4b34      	ldr	r3, [pc, #208]	@ (8003960 <HAL_RCC_OscConfig+0x9a4>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003894:	2b00      	cmp	r3, #0
 8003896:	d0ef      	beq.n	8003878 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003898:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800389c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d106      	bne.n	80038b6 <HAL_RCC_OscConfig+0x8fa>
 80038a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	4a2a      	ldr	r2, [pc, #168]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80038ae:	f043 0301 	orr.w	r3, r3, #1
 80038b2:	6213      	str	r3, [r2, #32]
 80038b4:	e035      	b.n	8003922 <HAL_RCC_OscConfig+0x966>
 80038b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d10c      	bne.n	80038e0 <HAL_RCC_OscConfig+0x924>
 80038c6:	4b24      	ldr	r3, [pc, #144]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	4a23      	ldr	r2, [pc, #140]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80038cc:	f023 0301 	bic.w	r3, r3, #1
 80038d0:	6213      	str	r3, [r2, #32]
 80038d2:	4b21      	ldr	r3, [pc, #132]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80038d4:	6a1b      	ldr	r3, [r3, #32]
 80038d6:	4a20      	ldr	r2, [pc, #128]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80038d8:	f023 0304 	bic.w	r3, r3, #4
 80038dc:	6213      	str	r3, [r2, #32]
 80038de:	e020      	b.n	8003922 <HAL_RCC_OscConfig+0x966>
 80038e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	2b05      	cmp	r3, #5
 80038ee:	d10c      	bne.n	800390a <HAL_RCC_OscConfig+0x94e>
 80038f0:	4b19      	ldr	r3, [pc, #100]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80038f2:	6a1b      	ldr	r3, [r3, #32]
 80038f4:	4a18      	ldr	r2, [pc, #96]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80038f6:	f043 0304 	orr.w	r3, r3, #4
 80038fa:	6213      	str	r3, [r2, #32]
 80038fc:	4b16      	ldr	r3, [pc, #88]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 80038fe:	6a1b      	ldr	r3, [r3, #32]
 8003900:	4a15      	ldr	r2, [pc, #84]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 8003902:	f043 0301 	orr.w	r3, r3, #1
 8003906:	6213      	str	r3, [r2, #32]
 8003908:	e00b      	b.n	8003922 <HAL_RCC_OscConfig+0x966>
 800390a:	4b13      	ldr	r3, [pc, #76]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 800390c:	6a1b      	ldr	r3, [r3, #32]
 800390e:	4a12      	ldr	r2, [pc, #72]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 8003910:	f023 0301 	bic.w	r3, r3, #1
 8003914:	6213      	str	r3, [r2, #32]
 8003916:	4b10      	ldr	r3, [pc, #64]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	4a0f      	ldr	r2, [pc, #60]	@ (8003958 <HAL_RCC_OscConfig+0x99c>)
 800391c:	f023 0304 	bic.w	r3, r3, #4
 8003920:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003922:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003926:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	2b00      	cmp	r3, #0
 8003930:	f000 8087 	beq.w	8003a42 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003934:	f7fe f840 	bl	80019b8 <HAL_GetTick>
 8003938:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800393c:	e012      	b.n	8003964 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800393e:	f7fe f83b 	bl	80019b8 <HAL_GetTick>
 8003942:	4602      	mov	r2, r0
 8003944:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800394e:	4293      	cmp	r3, r2
 8003950:	d908      	bls.n	8003964 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e339      	b.n	8003fca <HAL_RCC_OscConfig+0x100e>
 8003956:	bf00      	nop
 8003958:	40021000 	.word	0x40021000
 800395c:	10908120 	.word	0x10908120
 8003960:	40007000 	.word	0x40007000
 8003964:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003968:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800396c:	2202      	movs	r2, #2
 800396e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003970:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003974:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	fa93 f2a3 	rbit	r2, r3
 800397e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003982:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003986:	601a      	str	r2, [r3, #0]
 8003988:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800398c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003990:	2202      	movs	r2, #2
 8003992:	601a      	str	r2, [r3, #0]
 8003994:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003998:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	fa93 f2a3 	rbit	r2, r3
 80039a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80039aa:	601a      	str	r2, [r3, #0]
  return result;
 80039ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039b0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80039b4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039b6:	fab3 f383 	clz	r3, r3
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d102      	bne.n	80039cc <HAL_RCC_OscConfig+0xa10>
 80039c6:	4b98      	ldr	r3, [pc, #608]	@ (8003c28 <HAL_RCC_OscConfig+0xc6c>)
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	e013      	b.n	80039f4 <HAL_RCC_OscConfig+0xa38>
 80039cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039d0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80039d4:	2202      	movs	r2, #2
 80039d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039dc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	fa93 f2a3 	rbit	r2, r3
 80039e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039ea:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80039ee:	601a      	str	r2, [r3, #0]
 80039f0:	4b8d      	ldr	r3, [pc, #564]	@ (8003c28 <HAL_RCC_OscConfig+0xc6c>)
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039f8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80039fc:	2102      	movs	r1, #2
 80039fe:	6011      	str	r1, [r2, #0]
 8003a00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a04:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003a08:	6812      	ldr	r2, [r2, #0]
 8003a0a:	fa92 f1a2 	rbit	r1, r2
 8003a0e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a12:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003a16:	6011      	str	r1, [r2, #0]
  return result;
 8003a18:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a1c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003a20:	6812      	ldr	r2, [r2, #0]
 8003a22:	fab2 f282 	clz	r2, r2
 8003a26:	b2d2      	uxtb	r2, r2
 8003a28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a2c:	b2d2      	uxtb	r2, r2
 8003a2e:	f002 021f 	and.w	r2, r2, #31
 8003a32:	2101      	movs	r1, #1
 8003a34:	fa01 f202 	lsl.w	r2, r1, r2
 8003a38:	4013      	ands	r3, r2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f43f af7f 	beq.w	800393e <HAL_RCC_OscConfig+0x982>
 8003a40:	e07d      	b.n	8003b3e <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a42:	f7fd ffb9 	bl	80019b8 <HAL_GetTick>
 8003a46:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a4a:	e00b      	b.n	8003a64 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a4c:	f7fd ffb4 	bl	80019b8 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e2b2      	b.n	8003fca <HAL_RCC_OscConfig+0x100e>
 8003a64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a68:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a74:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	fa93 f2a3 	rbit	r2, r3
 8003a7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a82:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003a86:	601a      	str	r2, [r3, #0]
 8003a88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a8c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003a90:	2202      	movs	r2, #2
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a98:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	fa93 f2a3 	rbit	r2, r3
 8003aa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aa6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003aaa:	601a      	str	r2, [r3, #0]
  return result;
 8003aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ab0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003ab4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ab6:	fab3 f383 	clz	r3, r3
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d102      	bne.n	8003acc <HAL_RCC_OscConfig+0xb10>
 8003ac6:	4b58      	ldr	r3, [pc, #352]	@ (8003c28 <HAL_RCC_OscConfig+0xc6c>)
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	e013      	b.n	8003af4 <HAL_RCC_OscConfig+0xb38>
 8003acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ad0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003ad4:	2202      	movs	r2, #2
 8003ad6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003adc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	fa93 f2a3 	rbit	r2, r3
 8003ae6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aea:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003aee:	601a      	str	r2, [r3, #0]
 8003af0:	4b4d      	ldr	r3, [pc, #308]	@ (8003c28 <HAL_RCC_OscConfig+0xc6c>)
 8003af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003af8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003afc:	2102      	movs	r1, #2
 8003afe:	6011      	str	r1, [r2, #0]
 8003b00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b04:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003b08:	6812      	ldr	r2, [r2, #0]
 8003b0a:	fa92 f1a2 	rbit	r1, r2
 8003b0e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b12:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003b16:	6011      	str	r1, [r2, #0]
  return result;
 8003b18:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003b1c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003b20:	6812      	ldr	r2, [r2, #0]
 8003b22:	fab2 f282 	clz	r2, r2
 8003b26:	b2d2      	uxtb	r2, r2
 8003b28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b2c:	b2d2      	uxtb	r2, r2
 8003b2e:	f002 021f 	and.w	r2, r2, #31
 8003b32:	2101      	movs	r1, #1
 8003b34:	fa01 f202 	lsl.w	r2, r1, r2
 8003b38:	4013      	ands	r3, r2
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d186      	bne.n	8003a4c <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b3e:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d105      	bne.n	8003b52 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b46:	4b38      	ldr	r3, [pc, #224]	@ (8003c28 <HAL_RCC_OscConfig+0xc6c>)
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	4a37      	ldr	r2, [pc, #220]	@ (8003c28 <HAL_RCC_OscConfig+0xc6c>)
 8003b4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b50:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b56:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	69db      	ldr	r3, [r3, #28]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 8232 	beq.w	8003fc8 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b64:	4b30      	ldr	r3, [pc, #192]	@ (8003c28 <HAL_RCC_OscConfig+0xc6c>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f003 030c 	and.w	r3, r3, #12
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	f000 8201 	beq.w	8003f74 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	69db      	ldr	r3, [r3, #28]
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	f040 8157 	bne.w	8003e32 <HAL_RCC_OscConfig+0xe76>
 8003b84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b88:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003b8c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003b90:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b96:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	fa93 f2a3 	rbit	r2, r3
 8003ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ba4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003ba8:	601a      	str	r2, [r3, #0]
  return result;
 8003baa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bae:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003bb2:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bb4:	fab3 f383 	clz	r3, r3
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003bbe:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bca:	f7fd fef5 	bl	80019b8 <HAL_GetTick>
 8003bce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003bd2:	e009      	b.n	8003be8 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bd4:	f7fd fef0 	bl	80019b8 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e1f0      	b.n	8003fca <HAL_RCC_OscConfig+0x100e>
 8003be8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bec:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003bf0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003bf4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bfa:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	fa93 f2a3 	rbit	r2, r3
 8003c04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c08:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003c0c:	601a      	str	r2, [r3, #0]
  return result;
 8003c0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c12:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003c16:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c18:	fab3 f383 	clz	r3, r3
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c20:	d804      	bhi.n	8003c2c <HAL_RCC_OscConfig+0xc70>
 8003c22:	4b01      	ldr	r3, [pc, #4]	@ (8003c28 <HAL_RCC_OscConfig+0xc6c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	e029      	b.n	8003c7c <HAL_RCC_OscConfig+0xcc0>
 8003c28:	40021000 	.word	0x40021000
 8003c2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c30:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003c34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c3e:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	fa93 f2a3 	rbit	r2, r3
 8003c48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c4c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c56:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003c5a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c5e:	601a      	str	r2, [r3, #0]
 8003c60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c64:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	fa93 f2a3 	rbit	r2, r3
 8003c6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c72:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003c76:	601a      	str	r2, [r3, #0]
 8003c78:	4bc3      	ldr	r3, [pc, #780]	@ (8003f88 <HAL_RCC_OscConfig+0xfcc>)
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c80:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003c84:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003c88:	6011      	str	r1, [r2, #0]
 8003c8a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c8e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003c92:	6812      	ldr	r2, [r2, #0]
 8003c94:	fa92 f1a2 	rbit	r1, r2
 8003c98:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c9c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003ca0:	6011      	str	r1, [r2, #0]
  return result;
 8003ca2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003ca6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003caa:	6812      	ldr	r2, [r2, #0]
 8003cac:	fab2 f282 	clz	r2, r2
 8003cb0:	b2d2      	uxtb	r2, r2
 8003cb2:	f042 0220 	orr.w	r2, r2, #32
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	f002 021f 	and.w	r2, r2, #31
 8003cbc:	2101      	movs	r1, #1
 8003cbe:	fa01 f202 	lsl.w	r2, r1, r2
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d185      	bne.n	8003bd4 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cc8:	4baf      	ldr	r3, [pc, #700]	@ (8003f88 <HAL_RCC_OscConfig+0xfcc>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003cdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ce0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	6a1b      	ldr	r3, [r3, #32]
 8003ce8:	430b      	orrs	r3, r1
 8003cea:	49a7      	ldr	r1, [pc, #668]	@ (8003f88 <HAL_RCC_OscConfig+0xfcc>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	604b      	str	r3, [r1, #4]
 8003cf0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cf4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003cf8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003cfc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d02:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	fa93 f2a3 	rbit	r2, r3
 8003d0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d10:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003d14:	601a      	str	r2, [r3, #0]
  return result;
 8003d16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d1a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003d1e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d20:	fab3 f383 	clz	r3, r3
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003d2a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	461a      	mov	r2, r3
 8003d32:	2301      	movs	r3, #1
 8003d34:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d36:	f7fd fe3f 	bl	80019b8 <HAL_GetTick>
 8003d3a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d3e:	e009      	b.n	8003d54 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d40:	f7fd fe3a 	bl	80019b8 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d4a:	1ad3      	subs	r3, r2, r3
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d901      	bls.n	8003d54 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003d50:	2303      	movs	r3, #3
 8003d52:	e13a      	b.n	8003fca <HAL_RCC_OscConfig+0x100e>
 8003d54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d58:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003d5c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d66:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	fa93 f2a3 	rbit	r2, r3
 8003d70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d74:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003d78:	601a      	str	r2, [r3, #0]
  return result;
 8003d7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d7e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003d82:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d84:	fab3 f383 	clz	r3, r3
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d8c:	d802      	bhi.n	8003d94 <HAL_RCC_OscConfig+0xdd8>
 8003d8e:	4b7e      	ldr	r3, [pc, #504]	@ (8003f88 <HAL_RCC_OscConfig+0xfcc>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	e027      	b.n	8003de4 <HAL_RCC_OscConfig+0xe28>
 8003d94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d98:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003d9c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003da0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	fa93 f2a3 	rbit	r2, r3
 8003db0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003db4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003db8:	601a      	str	r2, [r3, #0]
 8003dba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dbe:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003dc2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003dc6:	601a      	str	r2, [r3, #0]
 8003dc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dcc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	fa93 f2a3 	rbit	r2, r3
 8003dd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dda:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003dde:	601a      	str	r2, [r3, #0]
 8003de0:	4b69      	ldr	r3, [pc, #420]	@ (8003f88 <HAL_RCC_OscConfig+0xfcc>)
 8003de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003de8:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003dec:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003df0:	6011      	str	r1, [r2, #0]
 8003df2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003df6:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003dfa:	6812      	ldr	r2, [r2, #0]
 8003dfc:	fa92 f1a2 	rbit	r1, r2
 8003e00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e04:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003e08:	6011      	str	r1, [r2, #0]
  return result;
 8003e0a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003e0e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003e12:	6812      	ldr	r2, [r2, #0]
 8003e14:	fab2 f282 	clz	r2, r2
 8003e18:	b2d2      	uxtb	r2, r2
 8003e1a:	f042 0220 	orr.w	r2, r2, #32
 8003e1e:	b2d2      	uxtb	r2, r2
 8003e20:	f002 021f 	and.w	r2, r2, #31
 8003e24:	2101      	movs	r1, #1
 8003e26:	fa01 f202 	lsl.w	r2, r1, r2
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d087      	beq.n	8003d40 <HAL_RCC_OscConfig+0xd84>
 8003e30:	e0ca      	b.n	8003fc8 <HAL_RCC_OscConfig+0x100c>
 8003e32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e36:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003e3a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e44:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	fa93 f2a3 	rbit	r2, r3
 8003e4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e52:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003e56:	601a      	str	r2, [r3, #0]
  return result;
 8003e58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e5c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003e60:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e62:	fab3 f383 	clz	r3, r3
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003e6c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	461a      	mov	r2, r3
 8003e74:	2300      	movs	r3, #0
 8003e76:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e78:	f7fd fd9e 	bl	80019b8 <HAL_GetTick>
 8003e7c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e80:	e009      	b.n	8003e96 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e82:	f7fd fd99 	bl	80019b8 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e099      	b.n	8003fca <HAL_RCC_OscConfig+0x100e>
 8003e96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e9a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003e9e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ea2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	fa93 f2a3 	rbit	r2, r3
 8003eb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eb6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003eba:	601a      	str	r2, [r3, #0]
  return result;
 8003ebc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ec0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003ec4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ec6:	fab3 f383 	clz	r3, r3
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ece:	d802      	bhi.n	8003ed6 <HAL_RCC_OscConfig+0xf1a>
 8003ed0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f88 <HAL_RCC_OscConfig+0xfcc>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	e027      	b.n	8003f26 <HAL_RCC_OscConfig+0xf6a>
 8003ed6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eda:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003ede:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ee2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ee8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	fa93 f2a3 	rbit	r2, r3
 8003ef2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ef6:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f00:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003f04:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f08:	601a      	str	r2, [r3, #0]
 8003f0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f0e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	fa93 f2a3 	rbit	r2, r3
 8003f18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f1c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003f20:	601a      	str	r2, [r3, #0]
 8003f22:	4b19      	ldr	r3, [pc, #100]	@ (8003f88 <HAL_RCC_OscConfig+0xfcc>)
 8003f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f26:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f2a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003f2e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003f32:	6011      	str	r1, [r2, #0]
 8003f34:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f38:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003f3c:	6812      	ldr	r2, [r2, #0]
 8003f3e:	fa92 f1a2 	rbit	r1, r2
 8003f42:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f46:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003f4a:	6011      	str	r1, [r2, #0]
  return result;
 8003f4c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003f50:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003f54:	6812      	ldr	r2, [r2, #0]
 8003f56:	fab2 f282 	clz	r2, r2
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	f042 0220 	orr.w	r2, r2, #32
 8003f60:	b2d2      	uxtb	r2, r2
 8003f62:	f002 021f 	and.w	r2, r2, #31
 8003f66:	2101      	movs	r1, #1
 8003f68:	fa01 f202 	lsl.w	r2, r1, r2
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d187      	bne.n	8003e82 <HAL_RCC_OscConfig+0xec6>
 8003f72:	e029      	b.n	8003fc8 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f78:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d103      	bne.n	8003f8c <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e020      	b.n	8003fca <HAL_RCC_OscConfig+0x100e>
 8003f88:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f8c:	4b11      	ldr	r3, [pc, #68]	@ (8003fd4 <HAL_RCC_OscConfig+0x1018>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003f94:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003f98:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003f9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fa0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	6a1b      	ldr	r3, [r3, #32]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d10b      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003fac:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003fb0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003fb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d001      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e000      	b.n	8003fca <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	40021000 	.word	0x40021000

08003fd8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b09e      	sub	sp, #120	@ 0x78
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e154      	b.n	800429a <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ff0:	4b89      	ldr	r3, [pc, #548]	@ (8004218 <HAL_RCC_ClockConfig+0x240>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0307 	and.w	r3, r3, #7
 8003ff8:	683a      	ldr	r2, [r7, #0]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d910      	bls.n	8004020 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ffe:	4b86      	ldr	r3, [pc, #536]	@ (8004218 <HAL_RCC_ClockConfig+0x240>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f023 0207 	bic.w	r2, r3, #7
 8004006:	4984      	ldr	r1, [pc, #528]	@ (8004218 <HAL_RCC_ClockConfig+0x240>)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	4313      	orrs	r3, r2
 800400c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800400e:	4b82      	ldr	r3, [pc, #520]	@ (8004218 <HAL_RCC_ClockConfig+0x240>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0307 	and.w	r3, r3, #7
 8004016:	683a      	ldr	r2, [r7, #0]
 8004018:	429a      	cmp	r2, r3
 800401a:	d001      	beq.n	8004020 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	e13c      	b.n	800429a <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0302 	and.w	r3, r3, #2
 8004028:	2b00      	cmp	r3, #0
 800402a:	d008      	beq.n	800403e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800402c:	4b7b      	ldr	r3, [pc, #492]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	4978      	ldr	r1, [pc, #480]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 800403a:	4313      	orrs	r3, r2
 800403c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 80cd 	beq.w	80041e6 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b01      	cmp	r3, #1
 8004052:	d137      	bne.n	80040c4 <HAL_RCC_ClockConfig+0xec>
 8004054:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004058:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800405a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800405c:	fa93 f3a3 	rbit	r3, r3
 8004060:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004062:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004064:	fab3 f383 	clz	r3, r3
 8004068:	b2db      	uxtb	r3, r3
 800406a:	2b3f      	cmp	r3, #63	@ 0x3f
 800406c:	d802      	bhi.n	8004074 <HAL_RCC_ClockConfig+0x9c>
 800406e:	4b6b      	ldr	r3, [pc, #428]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	e00f      	b.n	8004094 <HAL_RCC_ClockConfig+0xbc>
 8004074:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004078:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800407a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800407c:	fa93 f3a3 	rbit	r3, r3
 8004080:	667b      	str	r3, [r7, #100]	@ 0x64
 8004082:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004086:	663b      	str	r3, [r7, #96]	@ 0x60
 8004088:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800408a:	fa93 f3a3 	rbit	r3, r3
 800408e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004090:	4b62      	ldr	r3, [pc, #392]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004098:	65ba      	str	r2, [r7, #88]	@ 0x58
 800409a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800409c:	fa92 f2a2 	rbit	r2, r2
 80040a0:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80040a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80040a4:	fab2 f282 	clz	r2, r2
 80040a8:	b2d2      	uxtb	r2, r2
 80040aa:	f042 0220 	orr.w	r2, r2, #32
 80040ae:	b2d2      	uxtb	r2, r2
 80040b0:	f002 021f 	and.w	r2, r2, #31
 80040b4:	2101      	movs	r1, #1
 80040b6:	fa01 f202 	lsl.w	r2, r1, r2
 80040ba:	4013      	ands	r3, r2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d171      	bne.n	80041a4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e0ea      	b.n	800429a <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b02      	cmp	r3, #2
 80040ca:	d137      	bne.n	800413c <HAL_RCC_ClockConfig+0x164>
 80040cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040d0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040d4:	fa93 f3a3 	rbit	r3, r3
 80040d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80040da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040dc:	fab3 f383 	clz	r3, r3
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80040e4:	d802      	bhi.n	80040ec <HAL_RCC_ClockConfig+0x114>
 80040e6:	4b4d      	ldr	r3, [pc, #308]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	e00f      	b.n	800410c <HAL_RCC_ClockConfig+0x134>
 80040ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040f4:	fa93 f3a3 	rbit	r3, r3
 80040f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80040fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80040fe:	643b      	str	r3, [r7, #64]	@ 0x40
 8004100:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004102:	fa93 f3a3 	rbit	r3, r3
 8004106:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004108:	4b44      	ldr	r3, [pc, #272]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 800410a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004110:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004112:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004114:	fa92 f2a2 	rbit	r2, r2
 8004118:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800411a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800411c:	fab2 f282 	clz	r2, r2
 8004120:	b2d2      	uxtb	r2, r2
 8004122:	f042 0220 	orr.w	r2, r2, #32
 8004126:	b2d2      	uxtb	r2, r2
 8004128:	f002 021f 	and.w	r2, r2, #31
 800412c:	2101      	movs	r1, #1
 800412e:	fa01 f202 	lsl.w	r2, r1, r2
 8004132:	4013      	ands	r3, r2
 8004134:	2b00      	cmp	r3, #0
 8004136:	d135      	bne.n	80041a4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e0ae      	b.n	800429a <HAL_RCC_ClockConfig+0x2c2>
 800413c:	2302      	movs	r3, #2
 800413e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004142:	fa93 f3a3 	rbit	r3, r3
 8004146:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800414a:	fab3 f383 	clz	r3, r3
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b3f      	cmp	r3, #63	@ 0x3f
 8004152:	d802      	bhi.n	800415a <HAL_RCC_ClockConfig+0x182>
 8004154:	4b31      	ldr	r3, [pc, #196]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	e00d      	b.n	8004176 <HAL_RCC_ClockConfig+0x19e>
 800415a:	2302      	movs	r3, #2
 800415c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004160:	fa93 f3a3 	rbit	r3, r3
 8004164:	627b      	str	r3, [r7, #36]	@ 0x24
 8004166:	2302      	movs	r3, #2
 8004168:	623b      	str	r3, [r7, #32]
 800416a:	6a3b      	ldr	r3, [r7, #32]
 800416c:	fa93 f3a3 	rbit	r3, r3
 8004170:	61fb      	str	r3, [r7, #28]
 8004172:	4b2a      	ldr	r3, [pc, #168]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 8004174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004176:	2202      	movs	r2, #2
 8004178:	61ba      	str	r2, [r7, #24]
 800417a:	69ba      	ldr	r2, [r7, #24]
 800417c:	fa92 f2a2 	rbit	r2, r2
 8004180:	617a      	str	r2, [r7, #20]
  return result;
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	fab2 f282 	clz	r2, r2
 8004188:	b2d2      	uxtb	r2, r2
 800418a:	f042 0220 	orr.w	r2, r2, #32
 800418e:	b2d2      	uxtb	r2, r2
 8004190:	f002 021f 	and.w	r2, r2, #31
 8004194:	2101      	movs	r1, #1
 8004196:	fa01 f202 	lsl.w	r2, r1, r2
 800419a:	4013      	ands	r3, r2
 800419c:	2b00      	cmp	r3, #0
 800419e:	d101      	bne.n	80041a4 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e07a      	b.n	800429a <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041a4:	4b1d      	ldr	r3, [pc, #116]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f023 0203 	bic.w	r2, r3, #3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	491a      	ldr	r1, [pc, #104]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041b6:	f7fd fbff 	bl	80019b8 <HAL_GetTick>
 80041ba:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041bc:	e00a      	b.n	80041d4 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041be:	f7fd fbfb 	bl	80019b8 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e062      	b.n	800429a <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041d4:	4b11      	ldr	r3, [pc, #68]	@ (800421c <HAL_RCC_ClockConfig+0x244>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f003 020c 	and.w	r2, r3, #12
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d1eb      	bne.n	80041be <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004218 <HAL_RCC_ClockConfig+0x240>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0307 	and.w	r3, r3, #7
 80041ee:	683a      	ldr	r2, [r7, #0]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d215      	bcs.n	8004220 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041f4:	4b08      	ldr	r3, [pc, #32]	@ (8004218 <HAL_RCC_ClockConfig+0x240>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f023 0207 	bic.w	r2, r3, #7
 80041fc:	4906      	ldr	r1, [pc, #24]	@ (8004218 <HAL_RCC_ClockConfig+0x240>)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	4313      	orrs	r3, r2
 8004202:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004204:	4b04      	ldr	r3, [pc, #16]	@ (8004218 <HAL_RCC_ClockConfig+0x240>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0307 	and.w	r3, r3, #7
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	429a      	cmp	r2, r3
 8004210:	d006      	beq.n	8004220 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e041      	b.n	800429a <HAL_RCC_ClockConfig+0x2c2>
 8004216:	bf00      	nop
 8004218:	40022000 	.word	0x40022000
 800421c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 0304 	and.w	r3, r3, #4
 8004228:	2b00      	cmp	r3, #0
 800422a:	d008      	beq.n	800423e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800422c:	4b1d      	ldr	r3, [pc, #116]	@ (80042a4 <HAL_RCC_ClockConfig+0x2cc>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	491a      	ldr	r1, [pc, #104]	@ (80042a4 <HAL_RCC_ClockConfig+0x2cc>)
 800423a:	4313      	orrs	r3, r2
 800423c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0308 	and.w	r3, r3, #8
 8004246:	2b00      	cmp	r3, #0
 8004248:	d009      	beq.n	800425e <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800424a:	4b16      	ldr	r3, [pc, #88]	@ (80042a4 <HAL_RCC_ClockConfig+0x2cc>)
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	4912      	ldr	r1, [pc, #72]	@ (80042a4 <HAL_RCC_ClockConfig+0x2cc>)
 800425a:	4313      	orrs	r3, r2
 800425c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800425e:	f000 f829 	bl	80042b4 <HAL_RCC_GetSysClockFreq>
 8004262:	4601      	mov	r1, r0
 8004264:	4b0f      	ldr	r3, [pc, #60]	@ (80042a4 <HAL_RCC_ClockConfig+0x2cc>)
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800426c:	22f0      	movs	r2, #240	@ 0xf0
 800426e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004270:	693a      	ldr	r2, [r7, #16]
 8004272:	fa92 f2a2 	rbit	r2, r2
 8004276:	60fa      	str	r2, [r7, #12]
  return result;
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	fab2 f282 	clz	r2, r2
 800427e:	b2d2      	uxtb	r2, r2
 8004280:	40d3      	lsrs	r3, r2
 8004282:	4a09      	ldr	r2, [pc, #36]	@ (80042a8 <HAL_RCC_ClockConfig+0x2d0>)
 8004284:	5cd3      	ldrb	r3, [r2, r3]
 8004286:	fa21 f303 	lsr.w	r3, r1, r3
 800428a:	4a08      	ldr	r2, [pc, #32]	@ (80042ac <HAL_RCC_ClockConfig+0x2d4>)
 800428c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800428e:	4b08      	ldr	r3, [pc, #32]	@ (80042b0 <HAL_RCC_ClockConfig+0x2d8>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4618      	mov	r0, r3
 8004294:	f7fd fb4c 	bl	8001930 <HAL_InitTick>
  
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	3778      	adds	r7, #120	@ 0x78
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	40021000 	.word	0x40021000
 80042a8:	08006e24 	.word	0x08006e24
 80042ac:	20000004 	.word	0x20000004
 80042b0:	20000008 	.word	0x20000008

080042b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b087      	sub	sp, #28
 80042b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	2300      	movs	r3, #0
 80042c0:	60bb      	str	r3, [r7, #8]
 80042c2:	2300      	movs	r3, #0
 80042c4:	617b      	str	r3, [r7, #20]
 80042c6:	2300      	movs	r3, #0
 80042c8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80042ca:	2300      	movs	r3, #0
 80042cc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80042ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x94>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f003 030c 	and.w	r3, r3, #12
 80042da:	2b04      	cmp	r3, #4
 80042dc:	d002      	beq.n	80042e4 <HAL_RCC_GetSysClockFreq+0x30>
 80042de:	2b08      	cmp	r3, #8
 80042e0:	d003      	beq.n	80042ea <HAL_RCC_GetSysClockFreq+0x36>
 80042e2:	e026      	b.n	8004332 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042e4:	4b19      	ldr	r3, [pc, #100]	@ (800434c <HAL_RCC_GetSysClockFreq+0x98>)
 80042e6:	613b      	str	r3, [r7, #16]
      break;
 80042e8:	e026      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	0c9b      	lsrs	r3, r3, #18
 80042ee:	f003 030f 	and.w	r3, r3, #15
 80042f2:	4a17      	ldr	r2, [pc, #92]	@ (8004350 <HAL_RCC_GetSysClockFreq+0x9c>)
 80042f4:	5cd3      	ldrb	r3, [r2, r3]
 80042f6:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80042f8:	4b13      	ldr	r3, [pc, #76]	@ (8004348 <HAL_RCC_GetSysClockFreq+0x94>)
 80042fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042fc:	f003 030f 	and.w	r3, r3, #15
 8004300:	4a14      	ldr	r2, [pc, #80]	@ (8004354 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004302:	5cd3      	ldrb	r3, [r2, r3]
 8004304:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d008      	beq.n	8004322 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004310:	4a0e      	ldr	r2, [pc, #56]	@ (800434c <HAL_RCC_GetSysClockFreq+0x98>)
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	fbb2 f2f3 	udiv	r2, r2, r3
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	fb02 f303 	mul.w	r3, r2, r3
 800431e:	617b      	str	r3, [r7, #20]
 8004320:	e004      	b.n	800432c <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a0c      	ldr	r2, [pc, #48]	@ (8004358 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004326:	fb02 f303 	mul.w	r3, r2, r3
 800432a:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	613b      	str	r3, [r7, #16]
      break;
 8004330:	e002      	b.n	8004338 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004332:	4b06      	ldr	r3, [pc, #24]	@ (800434c <HAL_RCC_GetSysClockFreq+0x98>)
 8004334:	613b      	str	r3, [r7, #16]
      break;
 8004336:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004338:	693b      	ldr	r3, [r7, #16]
}
 800433a:	4618      	mov	r0, r3
 800433c:	371c      	adds	r7, #28
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	40021000 	.word	0x40021000
 800434c:	007a1200 	.word	0x007a1200
 8004350:	08006e3c 	.word	0x08006e3c
 8004354:	08006e4c 	.word	0x08006e4c
 8004358:	003d0900 	.word	0x003d0900

0800435c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800435c:	b480      	push	{r7}
 800435e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004360:	4b03      	ldr	r3, [pc, #12]	@ (8004370 <HAL_RCC_GetHCLKFreq+0x14>)
 8004362:	681b      	ldr	r3, [r3, #0]
}
 8004364:	4618      	mov	r0, r3
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr
 800436e:	bf00      	nop
 8004370:	20000004 	.word	0x20000004

08004374 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800437a:	f7ff ffef 	bl	800435c <HAL_RCC_GetHCLKFreq>
 800437e:	4601      	mov	r1, r0
 8004380:	4b0b      	ldr	r3, [pc, #44]	@ (80043b0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004388:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800438c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	fa92 f2a2 	rbit	r2, r2
 8004394:	603a      	str	r2, [r7, #0]
  return result;
 8004396:	683a      	ldr	r2, [r7, #0]
 8004398:	fab2 f282 	clz	r2, r2
 800439c:	b2d2      	uxtb	r2, r2
 800439e:	40d3      	lsrs	r3, r2
 80043a0:	4a04      	ldr	r2, [pc, #16]	@ (80043b4 <HAL_RCC_GetPCLK1Freq+0x40>)
 80043a2:	5cd3      	ldrb	r3, [r2, r3]
 80043a4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80043a8:	4618      	mov	r0, r3
 80043aa:	3708      	adds	r7, #8
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	40021000 	.word	0x40021000
 80043b4:	08006e34 	.word	0x08006e34

080043b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80043be:	f7ff ffcd 	bl	800435c <HAL_RCC_GetHCLKFreq>
 80043c2:	4601      	mov	r1, r0
 80043c4:	4b0b      	ldr	r3, [pc, #44]	@ (80043f4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80043cc:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80043d0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	fa92 f2a2 	rbit	r2, r2
 80043d8:	603a      	str	r2, [r7, #0]
  return result;
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	fab2 f282 	clz	r2, r2
 80043e0:	b2d2      	uxtb	r2, r2
 80043e2:	40d3      	lsrs	r3, r2
 80043e4:	4a04      	ldr	r2, [pc, #16]	@ (80043f8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80043e6:	5cd3      	ldrb	r3, [r2, r3]
 80043e8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80043ec:	4618      	mov	r0, r3
 80043ee:	3708      	adds	r7, #8
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40021000 	.word	0x40021000
 80043f8:	08006e34 	.word	0x08006e34

080043fc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b092      	sub	sp, #72	@ 0x48
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004404:	2300      	movs	r3, #0
 8004406:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004408:	2300      	movs	r3, #0
 800440a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800440c:	2300      	movs	r3, #0
 800440e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 80cb 	beq.w	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004420:	4b85      	ldr	r3, [pc, #532]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004422:	69db      	ldr	r3, [r3, #28]
 8004424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d10e      	bne.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800442c:	4b82      	ldr	r3, [pc, #520]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	4a81      	ldr	r2, [pc, #516]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004432:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004436:	61d3      	str	r3, [r2, #28]
 8004438:	4b7f      	ldr	r3, [pc, #508]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800443a:	69db      	ldr	r3, [r3, #28]
 800443c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004440:	60bb      	str	r3, [r7, #8]
 8004442:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004444:	2301      	movs	r3, #1
 8004446:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800444a:	4b7c      	ldr	r3, [pc, #496]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004452:	2b00      	cmp	r3, #0
 8004454:	d118      	bne.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004456:	4b79      	ldr	r3, [pc, #484]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a78      	ldr	r2, [pc, #480]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800445c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004460:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004462:	f7fd faa9 	bl	80019b8 <HAL_GetTick>
 8004466:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004468:	e008      	b.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800446a:	f7fd faa5 	bl	80019b8 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	2b64      	cmp	r3, #100	@ 0x64
 8004476:	d901      	bls.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004478:	2303      	movs	r3, #3
 800447a:	e0d9      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800447c:	4b6f      	ldr	r3, [pc, #444]	@ (800463c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004484:	2b00      	cmp	r3, #0
 8004486:	d0f0      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004488:	4b6b      	ldr	r3, [pc, #428]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800448a:	6a1b      	ldr	r3, [r3, #32]
 800448c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004490:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004492:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004494:	2b00      	cmp	r3, #0
 8004496:	d07b      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d074      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044a6:	4b64      	ldr	r3, [pc, #400]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80044b4:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b8:	fa93 f3a3 	rbit	r3, r3
 80044bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80044be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044c0:	fab3 f383 	clz	r3, r3
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	461a      	mov	r2, r3
 80044c8:	4b5d      	ldr	r3, [pc, #372]	@ (8004640 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80044ca:	4413      	add	r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	461a      	mov	r2, r3
 80044d0:	2301      	movs	r3, #1
 80044d2:	6013      	str	r3, [r2, #0]
 80044d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80044d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044dc:	fa93 f3a3 	rbit	r3, r3
 80044e0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80044e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044e4:	fab3 f383 	clz	r3, r3
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	461a      	mov	r2, r3
 80044ec:	4b54      	ldr	r3, [pc, #336]	@ (8004640 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80044ee:	4413      	add	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	461a      	mov	r2, r3
 80044f4:	2300      	movs	r3, #0
 80044f6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80044f8:	4a4f      	ldr	r2, [pc, #316]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80044fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044fc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80044fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	2b00      	cmp	r3, #0
 8004506:	d043      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004508:	f7fd fa56 	bl	80019b8 <HAL_GetTick>
 800450c:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800450e:	e00a      	b.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004510:	f7fd fa52 	bl	80019b8 <HAL_GetTick>
 8004514:	4602      	mov	r2, r0
 8004516:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800451e:	4293      	cmp	r3, r2
 8004520:	d901      	bls.n	8004526 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e084      	b.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004526:	2302      	movs	r3, #2
 8004528:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800452a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800452c:	fa93 f3a3 	rbit	r3, r3
 8004530:	627b      	str	r3, [r7, #36]	@ 0x24
 8004532:	2302      	movs	r3, #2
 8004534:	623b      	str	r3, [r7, #32]
 8004536:	6a3b      	ldr	r3, [r7, #32]
 8004538:	fa93 f3a3 	rbit	r3, r3
 800453c:	61fb      	str	r3, [r7, #28]
  return result;
 800453e:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004540:	fab3 f383 	clz	r3, r3
 8004544:	b2db      	uxtb	r3, r3
 8004546:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800454a:	b2db      	uxtb	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	d102      	bne.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004550:	4b39      	ldr	r3, [pc, #228]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004552:	6a1b      	ldr	r3, [r3, #32]
 8004554:	e007      	b.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8004556:	2302      	movs	r3, #2
 8004558:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800455a:	69bb      	ldr	r3, [r7, #24]
 800455c:	fa93 f3a3 	rbit	r3, r3
 8004560:	617b      	str	r3, [r7, #20]
 8004562:	4b35      	ldr	r3, [pc, #212]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004566:	2202      	movs	r2, #2
 8004568:	613a      	str	r2, [r7, #16]
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	fa92 f2a2 	rbit	r2, r2
 8004570:	60fa      	str	r2, [r7, #12]
  return result;
 8004572:	68fa      	ldr	r2, [r7, #12]
 8004574:	fab2 f282 	clz	r2, r2
 8004578:	b2d2      	uxtb	r2, r2
 800457a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800457e:	b2d2      	uxtb	r2, r2
 8004580:	f002 021f 	and.w	r2, r2, #31
 8004584:	2101      	movs	r1, #1
 8004586:	fa01 f202 	lsl.w	r2, r1, r2
 800458a:	4013      	ands	r3, r2
 800458c:	2b00      	cmp	r3, #0
 800458e:	d0bf      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004590:	4b29      	ldr	r3, [pc, #164]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004592:	6a1b      	ldr	r3, [r3, #32]
 8004594:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	4926      	ldr	r1, [pc, #152]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045a2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d105      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045aa:	4b23      	ldr	r3, [pc, #140]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	4a22      	ldr	r2, [pc, #136]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045b4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d008      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045c6:	f023 0203 	bic.w	r2, r3, #3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	491a      	ldr	r1, [pc, #104]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0320 	and.w	r3, r3, #32
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d008      	beq.n	80045f2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045e0:	4b15      	ldr	r3, [pc, #84]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045e4:	f023 0210 	bic.w	r2, r3, #16
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	4912      	ldr	r1, [pc, #72]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d008      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80045fe:	4b0e      	ldr	r3, [pc, #56]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004602:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	490b      	ldr	r1, [pc, #44]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800460c:	4313      	orrs	r3, r2
 800460e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d008      	beq.n	800462e <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800461c:	4b06      	ldr	r3, [pc, #24]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800461e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004620:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	4903      	ldr	r1, [pc, #12]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800462a:	4313      	orrs	r3, r2
 800462c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3748      	adds	r7, #72	@ 0x48
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	40021000 	.word	0x40021000
 800463c:	40007000 	.word	0x40007000
 8004640:	10908100 	.word	0x10908100

08004644 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d101      	bne.n	8004656 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e049      	b.n	80046ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800465c:	b2db      	uxtb	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d106      	bne.n	8004670 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f7fc fdb6 	bl	80011dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2202      	movs	r2, #2
 8004674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3304      	adds	r3, #4
 8004680:	4619      	mov	r1, r3
 8004682:	4610      	mov	r0, r2
 8004684:	f000 fb60 	bl	8004d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b082      	sub	sp, #8
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e049      	b.n	8004798 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	d106      	bne.n	800471e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 f841 	bl	80047a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2202      	movs	r2, #2
 8004722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	3304      	adds	r3, #4
 800472e:	4619      	mov	r1, r3
 8004730:	4610      	mov	r0, r2
 8004732:	f000 fb09 	bl	8004d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2201      	movs	r2, #1
 8004792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3708      	adds	r7, #8
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b084      	sub	sp, #16
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d109      	bne.n	80047d8 <HAL_TIM_PWM_Start+0x24>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	bf14      	ite	ne
 80047d0:	2301      	movne	r3, #1
 80047d2:	2300      	moveq	r3, #0
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	e03c      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	2b04      	cmp	r3, #4
 80047dc:	d109      	bne.n	80047f2 <HAL_TIM_PWM_Start+0x3e>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	bf14      	ite	ne
 80047ea:	2301      	movne	r3, #1
 80047ec:	2300      	moveq	r3, #0
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	e02f      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	d109      	bne.n	800480c <HAL_TIM_PWM_Start+0x58>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047fe:	b2db      	uxtb	r3, r3
 8004800:	2b01      	cmp	r3, #1
 8004802:	bf14      	ite	ne
 8004804:	2301      	movne	r3, #1
 8004806:	2300      	moveq	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	e022      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	2b0c      	cmp	r3, #12
 8004810:	d109      	bne.n	8004826 <HAL_TIM_PWM_Start+0x72>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b01      	cmp	r3, #1
 800481c:	bf14      	ite	ne
 800481e:	2301      	movne	r3, #1
 8004820:	2300      	moveq	r3, #0
 8004822:	b2db      	uxtb	r3, r3
 8004824:	e015      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b10      	cmp	r3, #16
 800482a:	d109      	bne.n	8004840 <HAL_TIM_PWM_Start+0x8c>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004832:	b2db      	uxtb	r3, r3
 8004834:	2b01      	cmp	r3, #1
 8004836:	bf14      	ite	ne
 8004838:	2301      	movne	r3, #1
 800483a:	2300      	moveq	r3, #0
 800483c:	b2db      	uxtb	r3, r3
 800483e:	e008      	b.n	8004852 <HAL_TIM_PWM_Start+0x9e>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b01      	cmp	r3, #1
 800484a:	bf14      	ite	ne
 800484c:	2301      	movne	r3, #1
 800484e:	2300      	moveq	r3, #0
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b00      	cmp	r3, #0
 8004854:	d001      	beq.n	800485a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e088      	b.n	800496c <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	d104      	bne.n	800486a <HAL_TIM_PWM_Start+0xb6>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004868:	e023      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b04      	cmp	r3, #4
 800486e:	d104      	bne.n	800487a <HAL_TIM_PWM_Start+0xc6>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2202      	movs	r2, #2
 8004874:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004878:	e01b      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2b08      	cmp	r3, #8
 800487e:	d104      	bne.n	800488a <HAL_TIM_PWM_Start+0xd6>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2202      	movs	r2, #2
 8004884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004888:	e013      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	2b0c      	cmp	r3, #12
 800488e:	d104      	bne.n	800489a <HAL_TIM_PWM_Start+0xe6>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2202      	movs	r2, #2
 8004894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004898:	e00b      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	2b10      	cmp	r3, #16
 800489e:	d104      	bne.n	80048aa <HAL_TIM_PWM_Start+0xf6>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2202      	movs	r2, #2
 80048a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048a8:	e003      	b.n	80048b2 <HAL_TIM_PWM_Start+0xfe>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2202      	movs	r2, #2
 80048ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2201      	movs	r2, #1
 80048b8:	6839      	ldr	r1, [r7, #0]
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 fe08 	bl	80054d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a2b      	ldr	r2, [pc, #172]	@ (8004974 <HAL_TIM_PWM_Start+0x1c0>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d00e      	beq.n	80048e8 <HAL_TIM_PWM_Start+0x134>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a2a      	ldr	r2, [pc, #168]	@ (8004978 <HAL_TIM_PWM_Start+0x1c4>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d009      	beq.n	80048e8 <HAL_TIM_PWM_Start+0x134>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a28      	ldr	r2, [pc, #160]	@ (800497c <HAL_TIM_PWM_Start+0x1c8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d004      	beq.n	80048e8 <HAL_TIM_PWM_Start+0x134>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a27      	ldr	r2, [pc, #156]	@ (8004980 <HAL_TIM_PWM_Start+0x1cc>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d101      	bne.n	80048ec <HAL_TIM_PWM_Start+0x138>
 80048e8:	2301      	movs	r3, #1
 80048ea:	e000      	b.n	80048ee <HAL_TIM_PWM_Start+0x13a>
 80048ec:	2300      	movs	r3, #0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d007      	beq.n	8004902 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004900:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a1b      	ldr	r2, [pc, #108]	@ (8004974 <HAL_TIM_PWM_Start+0x1c0>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d00e      	beq.n	800492a <HAL_TIM_PWM_Start+0x176>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004914:	d009      	beq.n	800492a <HAL_TIM_PWM_Start+0x176>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a1a      	ldr	r2, [pc, #104]	@ (8004984 <HAL_TIM_PWM_Start+0x1d0>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d004      	beq.n	800492a <HAL_TIM_PWM_Start+0x176>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a14      	ldr	r2, [pc, #80]	@ (8004978 <HAL_TIM_PWM_Start+0x1c4>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d115      	bne.n	8004956 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689a      	ldr	r2, [r3, #8]
 8004930:	4b15      	ldr	r3, [pc, #84]	@ (8004988 <HAL_TIM_PWM_Start+0x1d4>)
 8004932:	4013      	ands	r3, r2
 8004934:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2b06      	cmp	r3, #6
 800493a:	d015      	beq.n	8004968 <HAL_TIM_PWM_Start+0x1b4>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004942:	d011      	beq.n	8004968 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0201 	orr.w	r2, r2, #1
 8004952:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004954:	e008      	b.n	8004968 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 0201 	orr.w	r2, r2, #1
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	e000      	b.n	800496a <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004968:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800496a:	2300      	movs	r3, #0
}
 800496c:	4618      	mov	r0, r3
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	40012c00 	.word	0x40012c00
 8004978:	40014000 	.word	0x40014000
 800497c:	40014400 	.word	0x40014400
 8004980:	40014800 	.word	0x40014800
 8004984:	40000400 	.word	0x40000400
 8004988:	00010007 	.word	0x00010007

0800498c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004998:	2300      	movs	r3, #0
 800499a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d101      	bne.n	80049aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049a6:	2302      	movs	r3, #2
 80049a8:	e0ff      	b.n	8004baa <HAL_TIM_PWM_ConfigChannel+0x21e>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b14      	cmp	r3, #20
 80049b6:	f200 80f0 	bhi.w	8004b9a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80049ba:	a201      	add	r2, pc, #4	@ (adr r2, 80049c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c0:	08004a15 	.word	0x08004a15
 80049c4:	08004b9b 	.word	0x08004b9b
 80049c8:	08004b9b 	.word	0x08004b9b
 80049cc:	08004b9b 	.word	0x08004b9b
 80049d0:	08004a55 	.word	0x08004a55
 80049d4:	08004b9b 	.word	0x08004b9b
 80049d8:	08004b9b 	.word	0x08004b9b
 80049dc:	08004b9b 	.word	0x08004b9b
 80049e0:	08004a97 	.word	0x08004a97
 80049e4:	08004b9b 	.word	0x08004b9b
 80049e8:	08004b9b 	.word	0x08004b9b
 80049ec:	08004b9b 	.word	0x08004b9b
 80049f0:	08004ad7 	.word	0x08004ad7
 80049f4:	08004b9b 	.word	0x08004b9b
 80049f8:	08004b9b 	.word	0x08004b9b
 80049fc:	08004b9b 	.word	0x08004b9b
 8004a00:	08004b19 	.word	0x08004b19
 8004a04:	08004b9b 	.word	0x08004b9b
 8004a08:	08004b9b 	.word	0x08004b9b
 8004a0c:	08004b9b 	.word	0x08004b9b
 8004a10:	08004b59 	.word	0x08004b59
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	68b9      	ldr	r1, [r7, #8]
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 fa18 	bl	8004e50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	699a      	ldr	r2, [r3, #24]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f042 0208 	orr.w	r2, r2, #8
 8004a2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	699a      	ldr	r2, [r3, #24]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f022 0204 	bic.w	r2, r2, #4
 8004a3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	6999      	ldr	r1, [r3, #24]
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	691a      	ldr	r2, [r3, #16]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	430a      	orrs	r2, r1
 8004a50:	619a      	str	r2, [r3, #24]
      break;
 8004a52:	e0a5      	b.n	8004ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68b9      	ldr	r1, [r7, #8]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f000 fa7e 	bl	8004f5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	699a      	ldr	r2, [r3, #24]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	699a      	ldr	r2, [r3, #24]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6999      	ldr	r1, [r3, #24]
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	021a      	lsls	r2, r3, #8
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	430a      	orrs	r2, r1
 8004a92:	619a      	str	r2, [r3, #24]
      break;
 8004a94:	e084      	b.n	8004ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68b9      	ldr	r1, [r7, #8]
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f000 fadd 	bl	800505c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	69da      	ldr	r2, [r3, #28]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f042 0208 	orr.w	r2, r2, #8
 8004ab0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	69da      	ldr	r2, [r3, #28]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f022 0204 	bic.w	r2, r2, #4
 8004ac0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	69d9      	ldr	r1, [r3, #28]
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	691a      	ldr	r2, [r3, #16]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	61da      	str	r2, [r3, #28]
      break;
 8004ad4:	e064      	b.n	8004ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68b9      	ldr	r1, [r7, #8]
 8004adc:	4618      	mov	r0, r3
 8004ade:	f000 fb3b 	bl	8005158 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	69da      	ldr	r2, [r3, #28]
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004af0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	69da      	ldr	r2, [r3, #28]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	69d9      	ldr	r1, [r3, #28]
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	021a      	lsls	r2, r3, #8
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	430a      	orrs	r2, r1
 8004b14:	61da      	str	r2, [r3, #28]
      break;
 8004b16:	e043      	b.n	8004ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68b9      	ldr	r1, [r7, #8]
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 fb7e 	bl	8005220 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f042 0208 	orr.w	r2, r2, #8
 8004b32:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f022 0204 	bic.w	r2, r2, #4
 8004b42:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	691a      	ldr	r2, [r3, #16]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	430a      	orrs	r2, r1
 8004b54:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004b56:	e023      	b.n	8004ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68b9      	ldr	r1, [r7, #8]
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 fbbc 	bl	80052dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b72:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b82:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	021a      	lsls	r2, r3, #8
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	430a      	orrs	r2, r1
 8004b96:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004b98:	e002      	b.n	8004ba0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	75fb      	strb	r3, [r7, #23]
      break;
 8004b9e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ba8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3718      	adds	r7, #24
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop

08004bb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d101      	bne.n	8004bd0 <HAL_TIM_ConfigClockSource+0x1c>
 8004bcc:	2302      	movs	r3, #2
 8004bce:	e0b6      	b.n	8004d3e <HAL_TIM_ConfigClockSource+0x18a>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2201      	movs	r2, #1
 8004bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2202      	movs	r2, #2
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004bf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c0c:	d03e      	beq.n	8004c8c <HAL_TIM_ConfigClockSource+0xd8>
 8004c0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c12:	f200 8087 	bhi.w	8004d24 <HAL_TIM_ConfigClockSource+0x170>
 8004c16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c1a:	f000 8086 	beq.w	8004d2a <HAL_TIM_ConfigClockSource+0x176>
 8004c1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c22:	d87f      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x170>
 8004c24:	2b70      	cmp	r3, #112	@ 0x70
 8004c26:	d01a      	beq.n	8004c5e <HAL_TIM_ConfigClockSource+0xaa>
 8004c28:	2b70      	cmp	r3, #112	@ 0x70
 8004c2a:	d87b      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x170>
 8004c2c:	2b60      	cmp	r3, #96	@ 0x60
 8004c2e:	d050      	beq.n	8004cd2 <HAL_TIM_ConfigClockSource+0x11e>
 8004c30:	2b60      	cmp	r3, #96	@ 0x60
 8004c32:	d877      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x170>
 8004c34:	2b50      	cmp	r3, #80	@ 0x50
 8004c36:	d03c      	beq.n	8004cb2 <HAL_TIM_ConfigClockSource+0xfe>
 8004c38:	2b50      	cmp	r3, #80	@ 0x50
 8004c3a:	d873      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x170>
 8004c3c:	2b40      	cmp	r3, #64	@ 0x40
 8004c3e:	d058      	beq.n	8004cf2 <HAL_TIM_ConfigClockSource+0x13e>
 8004c40:	2b40      	cmp	r3, #64	@ 0x40
 8004c42:	d86f      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x170>
 8004c44:	2b30      	cmp	r3, #48	@ 0x30
 8004c46:	d064      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x15e>
 8004c48:	2b30      	cmp	r3, #48	@ 0x30
 8004c4a:	d86b      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x170>
 8004c4c:	2b20      	cmp	r3, #32
 8004c4e:	d060      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x15e>
 8004c50:	2b20      	cmp	r3, #32
 8004c52:	d867      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x170>
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d05c      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x15e>
 8004c58:	2b10      	cmp	r3, #16
 8004c5a:	d05a      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x15e>
 8004c5c:	e062      	b.n	8004d24 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c6e:	f000 fc0f 	bl	8005490 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004c80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	609a      	str	r2, [r3, #8]
      break;
 8004c8a:	e04f      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c9c:	f000 fbf8 	bl	8005490 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689a      	ldr	r2, [r3, #8]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004cae:	609a      	str	r2, [r3, #8]
      break;
 8004cb0:	e03c      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	f000 fb6c 	bl	800539c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2150      	movs	r1, #80	@ 0x50
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 fbc5 	bl	800545a <TIM_ITRx_SetConfig>
      break;
 8004cd0:	e02c      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cde:	461a      	mov	r2, r3
 8004ce0:	f000 fb8b 	bl	80053fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2160      	movs	r1, #96	@ 0x60
 8004cea:	4618      	mov	r0, r3
 8004cec:	f000 fbb5 	bl	800545a <TIM_ITRx_SetConfig>
      break;
 8004cf0:	e01c      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cfe:	461a      	mov	r2, r3
 8004d00:	f000 fb4c 	bl	800539c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2140      	movs	r1, #64	@ 0x40
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f000 fba5 	bl	800545a <TIM_ITRx_SetConfig>
      break;
 8004d10:	e00c      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	4610      	mov	r0, r2
 8004d1e:	f000 fb9c 	bl	800545a <TIM_ITRx_SetConfig>
      break;
 8004d22:	e003      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	73fb      	strb	r3, [r7, #15]
      break;
 8004d28:	e000      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004d2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a38      	ldr	r2, [pc, #224]	@ (8004e3c <TIM_Base_SetConfig+0xf4>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d007      	beq.n	8004d70 <TIM_Base_SetConfig+0x28>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d66:	d003      	beq.n	8004d70 <TIM_Base_SetConfig+0x28>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a35      	ldr	r2, [pc, #212]	@ (8004e40 <TIM_Base_SetConfig+0xf8>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d108      	bne.n	8004d82 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a2d      	ldr	r2, [pc, #180]	@ (8004e3c <TIM_Base_SetConfig+0xf4>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d013      	beq.n	8004db2 <TIM_Base_SetConfig+0x6a>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d90:	d00f      	beq.n	8004db2 <TIM_Base_SetConfig+0x6a>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a2a      	ldr	r2, [pc, #168]	@ (8004e40 <TIM_Base_SetConfig+0xf8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d00b      	beq.n	8004db2 <TIM_Base_SetConfig+0x6a>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a29      	ldr	r2, [pc, #164]	@ (8004e44 <TIM_Base_SetConfig+0xfc>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d007      	beq.n	8004db2 <TIM_Base_SetConfig+0x6a>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a28      	ldr	r2, [pc, #160]	@ (8004e48 <TIM_Base_SetConfig+0x100>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d003      	beq.n	8004db2 <TIM_Base_SetConfig+0x6a>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a27      	ldr	r2, [pc, #156]	@ (8004e4c <TIM_Base_SetConfig+0x104>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d108      	bne.n	8004dc4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a14      	ldr	r2, [pc, #80]	@ (8004e3c <TIM_Base_SetConfig+0xf4>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d00b      	beq.n	8004e08 <TIM_Base_SetConfig+0xc0>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a14      	ldr	r2, [pc, #80]	@ (8004e44 <TIM_Base_SetConfig+0xfc>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d007      	beq.n	8004e08 <TIM_Base_SetConfig+0xc0>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a13      	ldr	r2, [pc, #76]	@ (8004e48 <TIM_Base_SetConfig+0x100>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d003      	beq.n	8004e08 <TIM_Base_SetConfig+0xc0>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a12      	ldr	r2, [pc, #72]	@ (8004e4c <TIM_Base_SetConfig+0x104>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d103      	bne.n	8004e10 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	691a      	ldr	r2, [r3, #16]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d105      	bne.n	8004e2e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	f023 0201 	bic.w	r2, r3, #1
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	611a      	str	r2, [r3, #16]
  }
}
 8004e2e:	bf00      	nop
 8004e30:	3714      	adds	r7, #20
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	40012c00 	.word	0x40012c00
 8004e40:	40000400 	.word	0x40000400
 8004e44:	40014000 	.word	0x40014000
 8004e48:	40014400 	.word	0x40014400
 8004e4c:	40014800 	.word	0x40014800

08004e50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b087      	sub	sp, #28
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6a1b      	ldr	r3, [r3, #32]
 8004e5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	f023 0201 	bic.w	r2, r3, #1
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f023 0303 	bic.w	r3, r3, #3
 8004e8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f023 0302 	bic.w	r3, r3, #2
 8004e9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	697a      	ldr	r2, [r7, #20]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a28      	ldr	r2, [pc, #160]	@ (8004f4c <TIM_OC1_SetConfig+0xfc>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d00b      	beq.n	8004ec8 <TIM_OC1_SetConfig+0x78>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a27      	ldr	r2, [pc, #156]	@ (8004f50 <TIM_OC1_SetConfig+0x100>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d007      	beq.n	8004ec8 <TIM_OC1_SetConfig+0x78>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a26      	ldr	r2, [pc, #152]	@ (8004f54 <TIM_OC1_SetConfig+0x104>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d003      	beq.n	8004ec8 <TIM_OC1_SetConfig+0x78>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a25      	ldr	r2, [pc, #148]	@ (8004f58 <TIM_OC1_SetConfig+0x108>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d10c      	bne.n	8004ee2 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	f023 0308 	bic.w	r3, r3, #8
 8004ece:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	697a      	ldr	r2, [r7, #20]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	f023 0304 	bic.w	r3, r3, #4
 8004ee0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a19      	ldr	r2, [pc, #100]	@ (8004f4c <TIM_OC1_SetConfig+0xfc>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d00b      	beq.n	8004f02 <TIM_OC1_SetConfig+0xb2>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a18      	ldr	r2, [pc, #96]	@ (8004f50 <TIM_OC1_SetConfig+0x100>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d007      	beq.n	8004f02 <TIM_OC1_SetConfig+0xb2>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4a17      	ldr	r2, [pc, #92]	@ (8004f54 <TIM_OC1_SetConfig+0x104>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d003      	beq.n	8004f02 <TIM_OC1_SetConfig+0xb2>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	4a16      	ldr	r2, [pc, #88]	@ (8004f58 <TIM_OC1_SetConfig+0x108>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d111      	bne.n	8004f26 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	695b      	ldr	r3, [r3, #20]
 8004f16:	693a      	ldr	r2, [r7, #16]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	685a      	ldr	r2, [r3, #4]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	621a      	str	r2, [r3, #32]
}
 8004f40:	bf00      	nop
 8004f42:	371c      	adds	r7, #28
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr
 8004f4c:	40012c00 	.word	0x40012c00
 8004f50:	40014000 	.word	0x40014000
 8004f54:	40014400 	.word	0x40014400
 8004f58:	40014800 	.word	0x40014800

08004f5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b087      	sub	sp, #28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a1b      	ldr	r3, [r3, #32]
 8004f70:	f023 0210 	bic.w	r2, r3, #16
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	021b      	lsls	r3, r3, #8
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f023 0320 	bic.w	r3, r3, #32
 8004faa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	011b      	lsls	r3, r3, #4
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a24      	ldr	r2, [pc, #144]	@ (800504c <TIM_OC2_SetConfig+0xf0>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d10d      	bne.n	8004fdc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	011b      	lsls	r3, r3, #4
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fda:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a1b      	ldr	r2, [pc, #108]	@ (800504c <TIM_OC2_SetConfig+0xf0>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d00b      	beq.n	8004ffc <TIM_OC2_SetConfig+0xa0>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a1a      	ldr	r2, [pc, #104]	@ (8005050 <TIM_OC2_SetConfig+0xf4>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d007      	beq.n	8004ffc <TIM_OC2_SetConfig+0xa0>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a19      	ldr	r2, [pc, #100]	@ (8005054 <TIM_OC2_SetConfig+0xf8>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d003      	beq.n	8004ffc <TIM_OC2_SetConfig+0xa0>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a18      	ldr	r2, [pc, #96]	@ (8005058 <TIM_OC2_SetConfig+0xfc>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d113      	bne.n	8005024 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005002:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800500a:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	4313      	orrs	r3, r2
 8005016:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	4313      	orrs	r3, r2
 8005022:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	621a      	str	r2, [r3, #32]
}
 800503e:	bf00      	nop
 8005040:	371c      	adds	r7, #28
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	40012c00 	.word	0x40012c00
 8005050:	40014000 	.word	0x40014000
 8005054:	40014400 	.word	0x40014400
 8005058:	40014800 	.word	0x40014800

0800505c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800505c:	b480      	push	{r7}
 800505e:	b087      	sub	sp, #28
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800508a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800508e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f023 0303 	bic.w	r3, r3, #3
 8005096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68fa      	ldr	r2, [r7, #12]
 800509e:	4313      	orrs	r3, r2
 80050a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	021b      	lsls	r3, r3, #8
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a23      	ldr	r2, [pc, #140]	@ (8005148 <TIM_OC3_SetConfig+0xec>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d10d      	bne.n	80050da <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80050c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	021b      	lsls	r3, r3, #8
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80050d8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a1a      	ldr	r2, [pc, #104]	@ (8005148 <TIM_OC3_SetConfig+0xec>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d00b      	beq.n	80050fa <TIM_OC3_SetConfig+0x9e>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a19      	ldr	r2, [pc, #100]	@ (800514c <TIM_OC3_SetConfig+0xf0>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d007      	beq.n	80050fa <TIM_OC3_SetConfig+0x9e>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a18      	ldr	r2, [pc, #96]	@ (8005150 <TIM_OC3_SetConfig+0xf4>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d003      	beq.n	80050fa <TIM_OC3_SetConfig+0x9e>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a17      	ldr	r2, [pc, #92]	@ (8005154 <TIM_OC3_SetConfig+0xf8>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d113      	bne.n	8005122 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005100:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005108:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	011b      	lsls	r3, r3, #4
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	4313      	orrs	r3, r2
 8005114:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	011b      	lsls	r3, r3, #4
 800511c:	693a      	ldr	r2, [r7, #16]
 800511e:	4313      	orrs	r3, r2
 8005120:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	685a      	ldr	r2, [r3, #4]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	621a      	str	r2, [r3, #32]
}
 800513c:	bf00      	nop
 800513e:	371c      	adds	r7, #28
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr
 8005148:	40012c00 	.word	0x40012c00
 800514c:	40014000 	.word	0x40014000
 8005150:	40014400 	.word	0x40014400
 8005154:	40014800 	.word	0x40014800

08005158 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a1b      	ldr	r3, [r3, #32]
 8005166:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a1b      	ldr	r3, [r3, #32]
 800516c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	69db      	ldr	r3, [r3, #28]
 800517e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005186:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800518a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005192:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	021b      	lsls	r3, r3, #8
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	4313      	orrs	r3, r2
 800519e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80051a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	031b      	lsls	r3, r3, #12
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a16      	ldr	r2, [pc, #88]	@ (8005210 <TIM_OC4_SetConfig+0xb8>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d00b      	beq.n	80051d4 <TIM_OC4_SetConfig+0x7c>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	4a15      	ldr	r2, [pc, #84]	@ (8005214 <TIM_OC4_SetConfig+0xbc>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d007      	beq.n	80051d4 <TIM_OC4_SetConfig+0x7c>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a14      	ldr	r2, [pc, #80]	@ (8005218 <TIM_OC4_SetConfig+0xc0>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d003      	beq.n	80051d4 <TIM_OC4_SetConfig+0x7c>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a13      	ldr	r2, [pc, #76]	@ (800521c <TIM_OC4_SetConfig+0xc4>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d109      	bne.n	80051e8 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80051da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	695b      	ldr	r3, [r3, #20]
 80051e0:	019b      	lsls	r3, r3, #6
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	697a      	ldr	r2, [r7, #20]
 80051ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	68fa      	ldr	r2, [r7, #12]
 80051f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	685a      	ldr	r2, [r3, #4]
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	693a      	ldr	r2, [r7, #16]
 8005200:	621a      	str	r2, [r3, #32]
}
 8005202:	bf00      	nop
 8005204:	371c      	adds	r7, #28
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
 800520e:	bf00      	nop
 8005210:	40012c00 	.word	0x40012c00
 8005214:	40014000 	.word	0x40014000
 8005218:	40014400 	.word	0x40014400
 800521c:	40014800 	.word	0x40014800

08005220 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a1b      	ldr	r3, [r3, #32]
 800522e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a1b      	ldr	r3, [r3, #32]
 8005234:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800524e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005252:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68fa      	ldr	r2, [r7, #12]
 800525a:	4313      	orrs	r3, r2
 800525c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005264:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	041b      	lsls	r3, r3, #16
 800526c:	693a      	ldr	r2, [r7, #16]
 800526e:	4313      	orrs	r3, r2
 8005270:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a15      	ldr	r2, [pc, #84]	@ (80052cc <TIM_OC5_SetConfig+0xac>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d00b      	beq.n	8005292 <TIM_OC5_SetConfig+0x72>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a14      	ldr	r2, [pc, #80]	@ (80052d0 <TIM_OC5_SetConfig+0xb0>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d007      	beq.n	8005292 <TIM_OC5_SetConfig+0x72>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a13      	ldr	r2, [pc, #76]	@ (80052d4 <TIM_OC5_SetConfig+0xb4>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d003      	beq.n	8005292 <TIM_OC5_SetConfig+0x72>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a12      	ldr	r2, [pc, #72]	@ (80052d8 <TIM_OC5_SetConfig+0xb8>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d109      	bne.n	80052a6 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005298:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	695b      	ldr	r3, [r3, #20]
 800529e:	021b      	lsls	r3, r3, #8
 80052a0:	697a      	ldr	r2, [r7, #20]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	685a      	ldr	r2, [r3, #4]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	621a      	str	r2, [r3, #32]
}
 80052c0:	bf00      	nop
 80052c2:	371c      	adds	r7, #28
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr
 80052cc:	40012c00 	.word	0x40012c00
 80052d0:	40014000 	.word	0x40014000
 80052d4:	40014400 	.word	0x40014400
 80052d8:	40014800 	.word	0x40014800

080052dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80052dc:	b480      	push	{r7}
 80052de:	b087      	sub	sp, #28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a1b      	ldr	r3, [r3, #32]
 80052ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6a1b      	ldr	r3, [r3, #32]
 80052f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800530a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800530e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	021b      	lsls	r3, r3, #8
 8005316:	68fa      	ldr	r2, [r7, #12]
 8005318:	4313      	orrs	r3, r2
 800531a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005322:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	051b      	lsls	r3, r3, #20
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	4313      	orrs	r3, r2
 800532e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a16      	ldr	r2, [pc, #88]	@ (800538c <TIM_OC6_SetConfig+0xb0>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d00b      	beq.n	8005350 <TIM_OC6_SetConfig+0x74>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a15      	ldr	r2, [pc, #84]	@ (8005390 <TIM_OC6_SetConfig+0xb4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d007      	beq.n	8005350 <TIM_OC6_SetConfig+0x74>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a14      	ldr	r2, [pc, #80]	@ (8005394 <TIM_OC6_SetConfig+0xb8>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d003      	beq.n	8005350 <TIM_OC6_SetConfig+0x74>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a13      	ldr	r2, [pc, #76]	@ (8005398 <TIM_OC6_SetConfig+0xbc>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d109      	bne.n	8005364 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005356:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	695b      	ldr	r3, [r3, #20]
 800535c:	029b      	lsls	r3, r3, #10
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	4313      	orrs	r3, r2
 8005362:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	697a      	ldr	r2, [r7, #20]
 8005368:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	685a      	ldr	r2, [r3, #4]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	693a      	ldr	r2, [r7, #16]
 800537c:	621a      	str	r2, [r3, #32]
}
 800537e:	bf00      	nop
 8005380:	371c      	adds	r7, #28
 8005382:	46bd      	mov	sp, r7
 8005384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	40012c00 	.word	0x40012c00
 8005390:	40014000 	.word	0x40014000
 8005394:	40014400 	.word	0x40014400
 8005398:	40014800 	.word	0x40014800

0800539c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800539c:	b480      	push	{r7}
 800539e:	b087      	sub	sp, #28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6a1b      	ldr	r3, [r3, #32]
 80053ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6a1b      	ldr	r3, [r3, #32]
 80053b2:	f023 0201 	bic.w	r2, r3, #1
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	011b      	lsls	r3, r3, #4
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	f023 030a 	bic.w	r3, r3, #10
 80053d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80053da:	697a      	ldr	r2, [r7, #20]
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	4313      	orrs	r3, r2
 80053e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	621a      	str	r2, [r3, #32]
}
 80053ee:	bf00      	nop
 80053f0:	371c      	adds	r7, #28
 80053f2:	46bd      	mov	sp, r7
 80053f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f8:	4770      	bx	lr

080053fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053fa:	b480      	push	{r7}
 80053fc:	b087      	sub	sp, #28
 80053fe:	af00      	add	r7, sp, #0
 8005400:	60f8      	str	r0, [r7, #12]
 8005402:	60b9      	str	r1, [r7, #8]
 8005404:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6a1b      	ldr	r3, [r3, #32]
 800540a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	f023 0210 	bic.w	r2, r3, #16
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005424:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	031b      	lsls	r3, r3, #12
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	4313      	orrs	r3, r2
 800542e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005436:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	011b      	lsls	r3, r3, #4
 800543c:	697a      	ldr	r2, [r7, #20]
 800543e:	4313      	orrs	r3, r2
 8005440:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	621a      	str	r2, [r3, #32]
}
 800544e:	bf00      	nop
 8005450:	371c      	adds	r7, #28
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr

0800545a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800545a:	b480      	push	{r7}
 800545c:	b085      	sub	sp, #20
 800545e:	af00      	add	r7, sp, #0
 8005460:	6078      	str	r0, [r7, #4]
 8005462:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005470:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	4313      	orrs	r3, r2
 8005478:	f043 0307 	orr.w	r3, r3, #7
 800547c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	609a      	str	r2, [r3, #8]
}
 8005484:	bf00      	nop
 8005486:	3714      	adds	r7, #20
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005490:	b480      	push	{r7}
 8005492:	b087      	sub	sp, #28
 8005494:	af00      	add	r7, sp, #0
 8005496:	60f8      	str	r0, [r7, #12]
 8005498:	60b9      	str	r1, [r7, #8]
 800549a:	607a      	str	r2, [r7, #4]
 800549c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	021a      	lsls	r2, r3, #8
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	431a      	orrs	r2, r3
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	609a      	str	r2, [r3, #8]
}
 80054c4:	bf00      	nop
 80054c6:	371c      	adds	r7, #28
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b087      	sub	sp, #28
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	60b9      	str	r1, [r7, #8]
 80054da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	f003 031f 	and.w	r3, r3, #31
 80054e2:	2201      	movs	r2, #1
 80054e4:	fa02 f303 	lsl.w	r3, r2, r3
 80054e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a1a      	ldr	r2, [r3, #32]
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	43db      	mvns	r3, r3
 80054f2:	401a      	ands	r2, r3
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6a1a      	ldr	r2, [r3, #32]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	f003 031f 	and.w	r3, r3, #31
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	fa01 f303 	lsl.w	r3, r1, r3
 8005508:	431a      	orrs	r2, r3
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	621a      	str	r2, [r3, #32]
}
 800550e:	bf00      	nop
 8005510:	371c      	adds	r7, #28
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
	...

0800551c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800552c:	2b01      	cmp	r3, #1
 800552e:	d101      	bne.n	8005534 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005530:	2302      	movs	r3, #2
 8005532:	e054      	b.n	80055de <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2202      	movs	r2, #2
 8005540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	689b      	ldr	r3, [r3, #8]
 8005552:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a24      	ldr	r2, [pc, #144]	@ (80055ec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d108      	bne.n	8005570 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005564:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	4313      	orrs	r3, r2
 800556e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005576:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a17      	ldr	r2, [pc, #92]	@ (80055ec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d00e      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800559c:	d009      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a13      	ldr	r2, [pc, #76]	@ (80055f0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d004      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a11      	ldr	r2, [pc, #68]	@ (80055f4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d10c      	bne.n	80055cc <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3714      	adds	r7, #20
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	40012c00 	.word	0x40012c00
 80055f0:	40000400 	.word	0x40000400
 80055f4:	40014000 	.word	0x40014000

080055f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b085      	sub	sp, #20
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005602:	2300      	movs	r3, #0
 8005604:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800560c:	2b01      	cmp	r3, #1
 800560e:	d101      	bne.n	8005614 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005610:	2302      	movs	r3, #2
 8005612:	e060      	b.n	80056d6 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	4313      	orrs	r3, r2
 8005628:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	4313      	orrs	r3, r2
 8005636:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	4313      	orrs	r3, r2
 8005644:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4313      	orrs	r3, r2
 8005652:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	4313      	orrs	r3, r2
 8005660:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	4313      	orrs	r3, r2
 800566e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800567a:	4313      	orrs	r3, r2
 800567c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	699b      	ldr	r3, [r3, #24]
 8005688:	041b      	lsls	r3, r3, #16
 800568a:	4313      	orrs	r3, r2
 800568c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a14      	ldr	r2, [pc, #80]	@ (80056e4 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d115      	bne.n	80056c4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a2:	051b      	lsls	r3, r3, #20
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	69db      	ldr	r3, [r3, #28]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3714      	adds	r7, #20
 80056da:	46bd      	mov	sp, r7
 80056dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e0:	4770      	bx	lr
 80056e2:	bf00      	nop
 80056e4:	40012c00 	.word	0x40012c00

080056e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b082      	sub	sp, #8
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d101      	bne.n	80056fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e040      	b.n	800577c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d106      	bne.n	8005710 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f7fb fdbe 	bl	800128c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2224      	movs	r2, #36	@ 0x24
 8005714:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f022 0201 	bic.w	r2, r2, #1
 8005724:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800572a:	2b00      	cmp	r3, #0
 800572c:	d002      	beq.n	8005734 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 fd46 	bl	80061c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 fc0d 	bl	8005f54 <UART_SetConfig>
 800573a:	4603      	mov	r3, r0
 800573c:	2b01      	cmp	r3, #1
 800573e:	d101      	bne.n	8005744 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	e01b      	b.n	800577c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005752:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	689a      	ldr	r2, [r3, #8]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005762:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f042 0201 	orr.w	r2, r2, #1
 8005772:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 fdc5 	bl	8006304 <UART_CheckIdleState>
 800577a:	4603      	mov	r3, r0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3708      	adds	r7, #8
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}

08005784 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b08a      	sub	sp, #40	@ 0x28
 8005788:	af02      	add	r7, sp, #8
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	603b      	str	r3, [r7, #0]
 8005790:	4613      	mov	r3, r2
 8005792:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005798:	2b20      	cmp	r3, #32
 800579a:	d177      	bne.n	800588c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d002      	beq.n	80057a8 <HAL_UART_Transmit+0x24>
 80057a2:	88fb      	ldrh	r3, [r7, #6]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d101      	bne.n	80057ac <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e070      	b.n	800588e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2221      	movs	r2, #33	@ 0x21
 80057b8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057ba:	f7fc f8fd 	bl	80019b8 <HAL_GetTick>
 80057be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	88fa      	ldrh	r2, [r7, #6]
 80057c4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	88fa      	ldrh	r2, [r7, #6]
 80057cc:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	689b      	ldr	r3, [r3, #8]
 80057d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057d8:	d108      	bne.n	80057ec <HAL_UART_Transmit+0x68>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d104      	bne.n	80057ec <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80057e2:	2300      	movs	r3, #0
 80057e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	61bb      	str	r3, [r7, #24]
 80057ea:	e003      	b.n	80057f4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057f0:	2300      	movs	r3, #0
 80057f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80057f4:	e02f      	b.n	8005856 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	9300      	str	r3, [sp, #0]
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	2200      	movs	r2, #0
 80057fe:	2180      	movs	r1, #128	@ 0x80
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 fe27 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d004      	beq.n	8005816 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2220      	movs	r2, #32
 8005810:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005812:	2303      	movs	r3, #3
 8005814:	e03b      	b.n	800588e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d10b      	bne.n	8005834 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	881a      	ldrh	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005828:	b292      	uxth	r2, r2
 800582a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800582c:	69bb      	ldr	r3, [r7, #24]
 800582e:	3302      	adds	r3, #2
 8005830:	61bb      	str	r3, [r7, #24]
 8005832:	e007      	b.n	8005844 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	781a      	ldrb	r2, [r3, #0]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	3301      	adds	r3, #1
 8005842:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800584a:	b29b      	uxth	r3, r3
 800584c:	3b01      	subs	r3, #1
 800584e:	b29a      	uxth	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800585c:	b29b      	uxth	r3, r3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1c9      	bne.n	80057f6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	2200      	movs	r2, #0
 800586a:	2140      	movs	r1, #64	@ 0x40
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 fdf1 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d004      	beq.n	8005882 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2220      	movs	r2, #32
 800587c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e005      	b.n	800588e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2220      	movs	r2, #32
 8005886:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005888:	2300      	movs	r3, #0
 800588a:	e000      	b.n	800588e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800588c:	2302      	movs	r3, #2
  }
}
 800588e:	4618      	mov	r0, r3
 8005890:	3720      	adds	r7, #32
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b08a      	sub	sp, #40	@ 0x28
 800589a:	af00      	add	r7, sp, #0
 800589c:	60f8      	str	r0, [r7, #12]
 800589e:	60b9      	str	r1, [r7, #8]
 80058a0:	4613      	mov	r3, r2
 80058a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058aa:	2b20      	cmp	r3, #32
 80058ac:	d132      	bne.n	8005914 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d002      	beq.n	80058ba <HAL_UART_Receive_DMA+0x24>
 80058b4:	88fb      	ldrh	r3, [r7, #6]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e02b      	b.n	8005916 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2200      	movs	r2, #0
 80058c2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d018      	beq.n	8005904 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	e853 3f00 	ldrex	r3, [r3]
 80058de:	613b      	str	r3, [r7, #16]
   return(result);
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80058e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	461a      	mov	r2, r3
 80058ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f0:	623b      	str	r3, [r7, #32]
 80058f2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f4:	69f9      	ldr	r1, [r7, #28]
 80058f6:	6a3a      	ldr	r2, [r7, #32]
 80058f8:	e841 2300 	strex	r3, r2, [r1]
 80058fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1e6      	bne.n	80058d2 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005904:	88fb      	ldrh	r3, [r7, #6]
 8005906:	461a      	mov	r2, r3
 8005908:	68b9      	ldr	r1, [r7, #8]
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f000 fe10 	bl	8006530 <UART_Start_Receive_DMA>
 8005910:	4603      	mov	r3, r0
 8005912:	e000      	b.n	8005916 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005914:	2302      	movs	r3, #2
  }
}
 8005916:	4618      	mov	r0, r3
 8005918:	3728      	adds	r7, #40	@ 0x28
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
	...

08005920 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b0ba      	sub	sp, #232	@ 0xe8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	69db      	ldr	r3, [r3, #28]
 800592e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005946:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800594a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800594e:	4013      	ands	r3, r2
 8005950:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005954:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005958:	2b00      	cmp	r3, #0
 800595a:	d115      	bne.n	8005988 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800595c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005960:	f003 0320 	and.w	r3, r3, #32
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00f      	beq.n	8005988 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800596c:	f003 0320 	and.w	r3, r3, #32
 8005970:	2b00      	cmp	r3, #0
 8005972:	d009      	beq.n	8005988 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005978:	2b00      	cmp	r3, #0
 800597a:	f000 82ab 	beq.w	8005ed4 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	4798      	blx	r3
      }
      return;
 8005986:	e2a5      	b.n	8005ed4 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005988:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800598c:	2b00      	cmp	r3, #0
 800598e:	f000 8117 	beq.w	8005bc0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005992:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d106      	bne.n	80059ac <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800599e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80059a2:	4b85      	ldr	r3, [pc, #532]	@ (8005bb8 <HAL_UART_IRQHandler+0x298>)
 80059a4:	4013      	ands	r3, r2
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	f000 810a 	beq.w	8005bc0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80059ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059b0:	f003 0301 	and.w	r3, r3, #1
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d011      	beq.n	80059dc <HAL_UART_IRQHandler+0xbc>
 80059b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d00b      	beq.n	80059dc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2201      	movs	r2, #1
 80059ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059d2:	f043 0201 	orr.w	r2, r3, #1
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e0:	f003 0302 	and.w	r3, r3, #2
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d011      	beq.n	8005a0c <HAL_UART_IRQHandler+0xec>
 80059e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059ec:	f003 0301 	and.w	r3, r3, #1
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00b      	beq.n	8005a0c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2202      	movs	r2, #2
 80059fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a02:	f043 0204 	orr.w	r2, r3, #4
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a10:	f003 0304 	and.w	r3, r3, #4
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d011      	beq.n	8005a3c <HAL_UART_IRQHandler+0x11c>
 8005a18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a1c:	f003 0301 	and.w	r3, r3, #1
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00b      	beq.n	8005a3c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	2204      	movs	r2, #4
 8005a2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a32:	f043 0202 	orr.w	r2, r3, #2
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005a3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a40:	f003 0308 	and.w	r3, r3, #8
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d017      	beq.n	8005a78 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005a48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a4c:	f003 0320 	and.w	r3, r3, #32
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d105      	bne.n	8005a60 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005a54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a58:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d00b      	beq.n	8005a78 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2208      	movs	r2, #8
 8005a66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a6e:	f043 0208 	orr.w	r2, r3, #8
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d012      	beq.n	8005aaa <HAL_UART_IRQHandler+0x18a>
 8005a84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d00c      	beq.n	8005aaa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005aa0:	f043 0220 	orr.w	r2, r3, #32
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	f000 8211 	beq.w	8005ed8 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aba:	f003 0320 	and.w	r3, r3, #32
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00d      	beq.n	8005ade <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ac6:	f003 0320 	and.w	r3, r3, #32
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d007      	beq.n	8005ade <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ae4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005af2:	2b40      	cmp	r3, #64	@ 0x40
 8005af4:	d005      	beq.n	8005b02 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005af6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005afa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d04f      	beq.n	8005ba2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 fdda 	bl	80066bc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b12:	2b40      	cmp	r3, #64	@ 0x40
 8005b14:	d141      	bne.n	8005b9a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	3308      	adds	r3, #8
 8005b1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005b24:	e853 3f00 	ldrex	r3, [r3]
 8005b28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005b2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005b30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	3308      	adds	r3, #8
 8005b3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005b42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005b46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005b4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005b52:	e841 2300 	strex	r3, r2, [r1]
 8005b56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005b5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1d9      	bne.n	8005b16 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d013      	beq.n	8005b92 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b6e:	4a13      	ldr	r2, [pc, #76]	@ (8005bbc <HAL_UART_IRQHandler+0x29c>)
 8005b70:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7fc f943 	bl	8001e02 <HAL_DMA_Abort_IT>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d017      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b90:	e00f      	b.n	8005bb2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f9c8 	bl	8005f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b98:	e00b      	b.n	8005bb2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f9c4 	bl	8005f28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ba0:	e007      	b.n	8005bb2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 f9c0 	bl	8005f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005bb0:	e192      	b.n	8005ed8 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb2:	bf00      	nop
    return;
 8005bb4:	e190      	b.n	8005ed8 <HAL_UART_IRQHandler+0x5b8>
 8005bb6:	bf00      	nop
 8005bb8:	04000120 	.word	0x04000120
 8005bbc:	08006967 	.word	0x08006967

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	f040 814b 	bne.w	8005e60 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bce:	f003 0310 	and.w	r3, r3, #16
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	f000 8144 	beq.w	8005e60 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bdc:	f003 0310 	and.w	r3, r3, #16
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 813d 	beq.w	8005e60 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	2210      	movs	r2, #16
 8005bec:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf8:	2b40      	cmp	r3, #64	@ 0x40
 8005bfa:	f040 80b5 	bne.w	8005d68 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	685b      	ldr	r3, [r3, #4]
 8005c06:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c0a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f000 8164 	beq.w	8005edc <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005c1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	f080 815c 	bcs.w	8005edc <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c2a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	2b20      	cmp	r3, #32
 8005c36:	f000 8086 	beq.w	8005d46 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c42:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c46:	e853 3f00 	ldrex	r3, [r3]
 8005c4a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c52:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c56:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	461a      	mov	r2, r3
 8005c60:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c64:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c68:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c6c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005c70:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005c74:	e841 2300 	strex	r3, r2, [r1]
 8005c78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005c7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1da      	bne.n	8005c3a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	3308      	adds	r3, #8
 8005c8a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c8e:	e853 3f00 	ldrex	r3, [r3]
 8005c92:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005c94:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c96:	f023 0301 	bic.w	r3, r3, #1
 8005c9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	3308      	adds	r3, #8
 8005ca4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005ca8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005cac:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cae:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005cb0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005cb4:	e841 2300 	strex	r3, r2, [r1]
 8005cb8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005cba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1e1      	bne.n	8005c84 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	3308      	adds	r3, #8
 8005cc6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005cca:	e853 3f00 	ldrex	r3, [r3]
 8005cce:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005cd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005cd2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cd6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	3308      	adds	r3, #8
 8005ce0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005ce4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ce6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005cea:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005cec:	e841 2300 	strex	r3, r2, [r1]
 8005cf0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005cf2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d1e3      	bne.n	8005cc0 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d0e:	e853 3f00 	ldrex	r3, [r3]
 8005d12:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d16:	f023 0310 	bic.w	r3, r3, #16
 8005d1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	461a      	mov	r2, r3
 8005d24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d2a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d2c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d30:	e841 2300 	strex	r3, r2, [r1]
 8005d34:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d1e4      	bne.n	8005d06 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7fc f820 	bl	8001d86 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2202      	movs	r2, #2
 8005d4a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	1ad3      	subs	r3, r2, r3
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	4619      	mov	r1, r3
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f000 f8eb 	bl	8005f3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005d66:	e0b9      	b.n	8005edc <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d82:	b29b      	uxth	r3, r3
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	f000 80ab 	beq.w	8005ee0 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8005d8a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f000 80a6 	beq.w	8005ee0 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d9c:	e853 3f00 	ldrex	r3, [r3]
 8005da0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005da2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005da4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005da8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	461a      	mov	r2, r3
 8005db2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005db6:	647b      	str	r3, [r7, #68]	@ 0x44
 8005db8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dba:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005dbc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005dbe:	e841 2300 	strex	r3, r2, [r1]
 8005dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d1e4      	bne.n	8005d94 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	3308      	adds	r3, #8
 8005dd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd4:	e853 3f00 	ldrex	r3, [r3]
 8005dd8:	623b      	str	r3, [r7, #32]
   return(result);
 8005dda:	6a3b      	ldr	r3, [r7, #32]
 8005ddc:	f023 0301 	bic.w	r3, r3, #1
 8005de0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	3308      	adds	r3, #8
 8005dea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005dee:	633a      	str	r2, [r7, #48]	@ 0x30
 8005df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005df4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005df6:	e841 2300 	strex	r3, r2, [r1]
 8005dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1e3      	bne.n	8005dca <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2220      	movs	r2, #32
 8005e06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	e853 3f00 	ldrex	r3, [r3]
 8005e22:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f023 0310 	bic.w	r3, r3, #16
 8005e2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	461a      	mov	r2, r3
 8005e34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005e38:	61fb      	str	r3, [r7, #28]
 8005e3a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e3c:	69b9      	ldr	r1, [r7, #24]
 8005e3e:	69fa      	ldr	r2, [r7, #28]
 8005e40:	e841 2300 	strex	r3, r2, [r1]
 8005e44:	617b      	str	r3, [r7, #20]
   return(result);
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d1e4      	bne.n	8005e16 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2202      	movs	r2, #2
 8005e50:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e56:	4619      	mov	r1, r3
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f86f 	bl	8005f3c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005e5e:	e03f      	b.n	8005ee0 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e64:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00e      	beq.n	8005e8a <HAL_UART_IRQHandler+0x56a>
 8005e6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005e70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d008      	beq.n	8005e8a <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005e80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 fdaf 	bl	80069e6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e88:	e02d      	b.n	8005ee6 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00e      	beq.n	8005eb4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005e96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d008      	beq.n	8005eb4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d01c      	beq.n	8005ee4 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	4798      	blx	r3
    }
    return;
 8005eb2:	e017      	b.n	8005ee4 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005eb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d012      	beq.n	8005ee6 <HAL_UART_IRQHandler+0x5c6>
 8005ec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00c      	beq.n	8005ee6 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 fd60 	bl	8006992 <UART_EndTransmit_IT>
    return;
 8005ed2:	e008      	b.n	8005ee6 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005ed4:	bf00      	nop
 8005ed6:	e006      	b.n	8005ee6 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005ed8:	bf00      	nop
 8005eda:	e004      	b.n	8005ee6 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005edc:	bf00      	nop
 8005ede:	e002      	b.n	8005ee6 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005ee0:	bf00      	nop
 8005ee2:	e000      	b.n	8005ee6 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005ee4:	bf00      	nop
  }

}
 8005ee6:	37e8      	adds	r7, #232	@ 0xe8
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}

08005eec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ef4:	bf00      	nop
 8005ef6:	370c      	adds	r7, #12
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	460b      	mov	r3, r1
 8005f46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f48:	bf00      	nop
 8005f4a:	370c      	adds	r7, #12
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f52:	4770      	bx	lr

08005f54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b088      	sub	sp, #32
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	689a      	ldr	r2, [r3, #8]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	431a      	orrs	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	431a      	orrs	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	69db      	ldr	r3, [r3, #28]
 8005f74:	4313      	orrs	r3, r2
 8005f76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	4b8a      	ldr	r3, [pc, #552]	@ (80061a8 <UART_SetConfig+0x254>)
 8005f80:	4013      	ands	r3, r2
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	6812      	ldr	r2, [r2, #0]
 8005f86:	6979      	ldr	r1, [r7, #20]
 8005f88:	430b      	orrs	r3, r1
 8005f8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	68da      	ldr	r2, [r3, #12]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	430a      	orrs	r2, r1
 8005fa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	699b      	ldr	r3, [r3, #24]
 8005fa6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a1b      	ldr	r3, [r3, #32]
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a78      	ldr	r2, [pc, #480]	@ (80061ac <UART_SetConfig+0x258>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d120      	bne.n	8006012 <UART_SetConfig+0xbe>
 8005fd0:	4b77      	ldr	r3, [pc, #476]	@ (80061b0 <UART_SetConfig+0x25c>)
 8005fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fd4:	f003 0303 	and.w	r3, r3, #3
 8005fd8:	2b03      	cmp	r3, #3
 8005fda:	d817      	bhi.n	800600c <UART_SetConfig+0xb8>
 8005fdc:	a201      	add	r2, pc, #4	@ (adr r2, 8005fe4 <UART_SetConfig+0x90>)
 8005fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe2:	bf00      	nop
 8005fe4:	08005ff5 	.word	0x08005ff5
 8005fe8:	08006001 	.word	0x08006001
 8005fec:	08006007 	.word	0x08006007
 8005ff0:	08005ffb 	.word	0x08005ffb
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	77fb      	strb	r3, [r7, #31]
 8005ff8:	e01d      	b.n	8006036 <UART_SetConfig+0xe2>
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	77fb      	strb	r3, [r7, #31]
 8005ffe:	e01a      	b.n	8006036 <UART_SetConfig+0xe2>
 8006000:	2304      	movs	r3, #4
 8006002:	77fb      	strb	r3, [r7, #31]
 8006004:	e017      	b.n	8006036 <UART_SetConfig+0xe2>
 8006006:	2308      	movs	r3, #8
 8006008:	77fb      	strb	r3, [r7, #31]
 800600a:	e014      	b.n	8006036 <UART_SetConfig+0xe2>
 800600c:	2310      	movs	r3, #16
 800600e:	77fb      	strb	r3, [r7, #31]
 8006010:	e011      	b.n	8006036 <UART_SetConfig+0xe2>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a67      	ldr	r2, [pc, #412]	@ (80061b4 <UART_SetConfig+0x260>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d102      	bne.n	8006022 <UART_SetConfig+0xce>
 800601c:	2300      	movs	r3, #0
 800601e:	77fb      	strb	r3, [r7, #31]
 8006020:	e009      	b.n	8006036 <UART_SetConfig+0xe2>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a64      	ldr	r2, [pc, #400]	@ (80061b8 <UART_SetConfig+0x264>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d102      	bne.n	8006032 <UART_SetConfig+0xde>
 800602c:	2300      	movs	r3, #0
 800602e:	77fb      	strb	r3, [r7, #31]
 8006030:	e001      	b.n	8006036 <UART_SetConfig+0xe2>
 8006032:	2310      	movs	r3, #16
 8006034:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	69db      	ldr	r3, [r3, #28]
 800603a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800603e:	d15a      	bne.n	80060f6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006040:	7ffb      	ldrb	r3, [r7, #31]
 8006042:	2b08      	cmp	r3, #8
 8006044:	d827      	bhi.n	8006096 <UART_SetConfig+0x142>
 8006046:	a201      	add	r2, pc, #4	@ (adr r2, 800604c <UART_SetConfig+0xf8>)
 8006048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604c:	08006071 	.word	0x08006071
 8006050:	08006079 	.word	0x08006079
 8006054:	08006081 	.word	0x08006081
 8006058:	08006097 	.word	0x08006097
 800605c:	08006087 	.word	0x08006087
 8006060:	08006097 	.word	0x08006097
 8006064:	08006097 	.word	0x08006097
 8006068:	08006097 	.word	0x08006097
 800606c:	0800608f 	.word	0x0800608f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006070:	f7fe f980 	bl	8004374 <HAL_RCC_GetPCLK1Freq>
 8006074:	61b8      	str	r0, [r7, #24]
        break;
 8006076:	e013      	b.n	80060a0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006078:	f7fe f99e 	bl	80043b8 <HAL_RCC_GetPCLK2Freq>
 800607c:	61b8      	str	r0, [r7, #24]
        break;
 800607e:	e00f      	b.n	80060a0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006080:	4b4e      	ldr	r3, [pc, #312]	@ (80061bc <UART_SetConfig+0x268>)
 8006082:	61bb      	str	r3, [r7, #24]
        break;
 8006084:	e00c      	b.n	80060a0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006086:	f7fe f915 	bl	80042b4 <HAL_RCC_GetSysClockFreq>
 800608a:	61b8      	str	r0, [r7, #24]
        break;
 800608c:	e008      	b.n	80060a0 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800608e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006092:	61bb      	str	r3, [r7, #24]
        break;
 8006094:	e004      	b.n	80060a0 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8006096:	2300      	movs	r3, #0
 8006098:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	77bb      	strb	r3, [r7, #30]
        break;
 800609e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d074      	beq.n	8006190 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	005a      	lsls	r2, r3, #1
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	085b      	lsrs	r3, r3, #1
 80060b0:	441a      	add	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80060ba:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	2b0f      	cmp	r3, #15
 80060c0:	d916      	bls.n	80060f0 <UART_SetConfig+0x19c>
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060c8:	d212      	bcs.n	80060f0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	f023 030f 	bic.w	r3, r3, #15
 80060d2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	085b      	lsrs	r3, r3, #1
 80060d8:	b29b      	uxth	r3, r3
 80060da:	f003 0307 	and.w	r3, r3, #7
 80060de:	b29a      	uxth	r2, r3
 80060e0:	89fb      	ldrh	r3, [r7, #14]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	89fa      	ldrh	r2, [r7, #14]
 80060ec:	60da      	str	r2, [r3, #12]
 80060ee:	e04f      	b.n	8006190 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	77bb      	strb	r3, [r7, #30]
 80060f4:	e04c      	b.n	8006190 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060f6:	7ffb      	ldrb	r3, [r7, #31]
 80060f8:	2b08      	cmp	r3, #8
 80060fa:	d828      	bhi.n	800614e <UART_SetConfig+0x1fa>
 80060fc:	a201      	add	r2, pc, #4	@ (adr r2, 8006104 <UART_SetConfig+0x1b0>)
 80060fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006102:	bf00      	nop
 8006104:	08006129 	.word	0x08006129
 8006108:	08006131 	.word	0x08006131
 800610c:	08006139 	.word	0x08006139
 8006110:	0800614f 	.word	0x0800614f
 8006114:	0800613f 	.word	0x0800613f
 8006118:	0800614f 	.word	0x0800614f
 800611c:	0800614f 	.word	0x0800614f
 8006120:	0800614f 	.word	0x0800614f
 8006124:	08006147 	.word	0x08006147
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006128:	f7fe f924 	bl	8004374 <HAL_RCC_GetPCLK1Freq>
 800612c:	61b8      	str	r0, [r7, #24]
        break;
 800612e:	e013      	b.n	8006158 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006130:	f7fe f942 	bl	80043b8 <HAL_RCC_GetPCLK2Freq>
 8006134:	61b8      	str	r0, [r7, #24]
        break;
 8006136:	e00f      	b.n	8006158 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006138:	4b20      	ldr	r3, [pc, #128]	@ (80061bc <UART_SetConfig+0x268>)
 800613a:	61bb      	str	r3, [r7, #24]
        break;
 800613c:	e00c      	b.n	8006158 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800613e:	f7fe f8b9 	bl	80042b4 <HAL_RCC_GetSysClockFreq>
 8006142:	61b8      	str	r0, [r7, #24]
        break;
 8006144:	e008      	b.n	8006158 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006146:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800614a:	61bb      	str	r3, [r7, #24]
        break;
 800614c:	e004      	b.n	8006158 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800614e:	2300      	movs	r3, #0
 8006150:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	77bb      	strb	r3, [r7, #30]
        break;
 8006156:	bf00      	nop
    }

    if (pclk != 0U)
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d018      	beq.n	8006190 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	085a      	lsrs	r2, r3, #1
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	441a      	add	r2, r3
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006170:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	2b0f      	cmp	r3, #15
 8006176:	d909      	bls.n	800618c <UART_SetConfig+0x238>
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800617e:	d205      	bcs.n	800618c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006180:	693b      	ldr	r3, [r7, #16]
 8006182:	b29a      	uxth	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	60da      	str	r2, [r3, #12]
 800618a:	e001      	b.n	8006190 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800619c:	7fbb      	ldrb	r3, [r7, #30]
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3720      	adds	r7, #32
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}
 80061a6:	bf00      	nop
 80061a8:	efff69f3 	.word	0xefff69f3
 80061ac:	40013800 	.word	0x40013800
 80061b0:	40021000 	.word	0x40021000
 80061b4:	40004400 	.word	0x40004400
 80061b8:	40004800 	.word	0x40004800
 80061bc:	007a1200 	.word	0x007a1200

080061c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061cc:	f003 0308 	and.w	r3, r3, #8
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d00a      	beq.n	80061ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	430a      	orrs	r2, r1
 80061e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ee:	f003 0301 	and.w	r3, r3, #1
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d00a      	beq.n	800620c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	430a      	orrs	r2, r1
 800620a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006210:	f003 0302 	and.w	r3, r3, #2
 8006214:	2b00      	cmp	r3, #0
 8006216:	d00a      	beq.n	800622e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006232:	f003 0304 	and.w	r3, r3, #4
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00a      	beq.n	8006250 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	430a      	orrs	r2, r1
 800624e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006254:	f003 0310 	and.w	r3, r3, #16
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00a      	beq.n	8006272 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	430a      	orrs	r2, r1
 8006270:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006276:	f003 0320 	and.w	r3, r3, #32
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00a      	beq.n	8006294 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800629c:	2b00      	cmp	r3, #0
 800629e:	d01a      	beq.n	80062d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062be:	d10a      	bne.n	80062d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	430a      	orrs	r2, r1
 80062f6:	605a      	str	r2, [r3, #4]
  }
}
 80062f8:	bf00      	nop
 80062fa:	370c      	adds	r7, #12
 80062fc:	46bd      	mov	sp, r7
 80062fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006302:	4770      	bx	lr

08006304 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b098      	sub	sp, #96	@ 0x60
 8006308:	af02      	add	r7, sp, #8
 800630a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2200      	movs	r2, #0
 8006310:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006314:	f7fb fb50 	bl	80019b8 <HAL_GetTick>
 8006318:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f003 0308 	and.w	r3, r3, #8
 8006324:	2b08      	cmp	r3, #8
 8006326:	d12e      	bne.n	8006386 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006328:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800632c:	9300      	str	r3, [sp, #0]
 800632e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006330:	2200      	movs	r2, #0
 8006332:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 f88c 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 800633c:	4603      	mov	r3, r0
 800633e:	2b00      	cmp	r3, #0
 8006340:	d021      	beq.n	8006386 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800634a:	e853 3f00 	ldrex	r3, [r3]
 800634e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006352:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006356:	653b      	str	r3, [r7, #80]	@ 0x50
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	461a      	mov	r2, r3
 800635e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006360:	647b      	str	r3, [r7, #68]	@ 0x44
 8006362:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006364:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006366:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006368:	e841 2300 	strex	r3, r2, [r1]
 800636c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800636e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1e6      	bne.n	8006342 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2220      	movs	r2, #32
 8006378:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	e062      	b.n	800644c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0304 	and.w	r3, r3, #4
 8006390:	2b04      	cmp	r3, #4
 8006392:	d149      	bne.n	8006428 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006394:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006398:	9300      	str	r3, [sp, #0]
 800639a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800639c:	2200      	movs	r2, #0
 800639e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f856 	bl	8006454 <UART_WaitOnFlagUntilTimeout>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d03c      	beq.n	8006428 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b6:	e853 3f00 	ldrex	r3, [r3]
 80063ba:	623b      	str	r3, [r7, #32]
   return(result);
 80063bc:	6a3b      	ldr	r3, [r7, #32]
 80063be:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	461a      	mov	r2, r3
 80063ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80063ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063d4:	e841 2300 	strex	r3, r2, [r1]
 80063d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80063da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1e6      	bne.n	80063ae <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	3308      	adds	r3, #8
 80063e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	e853 3f00 	ldrex	r3, [r3]
 80063ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	f023 0301 	bic.w	r3, r3, #1
 80063f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	3308      	adds	r3, #8
 80063fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006400:	61fa      	str	r2, [r7, #28]
 8006402:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006404:	69b9      	ldr	r1, [r7, #24]
 8006406:	69fa      	ldr	r2, [r7, #28]
 8006408:	e841 2300 	strex	r3, r2, [r1]
 800640c:	617b      	str	r3, [r7, #20]
   return(result);
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d1e5      	bne.n	80063e0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2220      	movs	r2, #32
 8006418:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2200      	movs	r2, #0
 8006420:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e011      	b.n	800644c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2220      	movs	r2, #32
 800642c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2220      	movs	r2, #32
 8006432:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2200      	movs	r2, #0
 800643a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2200      	movs	r2, #0
 8006440:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	4618      	mov	r0, r3
 800644e:	3758      	adds	r7, #88	@ 0x58
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b084      	sub	sp, #16
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	603b      	str	r3, [r7, #0]
 8006460:	4613      	mov	r3, r2
 8006462:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006464:	e04f      	b.n	8006506 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800646c:	d04b      	beq.n	8006506 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800646e:	f7fb faa3 	bl	80019b8 <HAL_GetTick>
 8006472:	4602      	mov	r2, r0
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	1ad3      	subs	r3, r2, r3
 8006478:	69ba      	ldr	r2, [r7, #24]
 800647a:	429a      	cmp	r2, r3
 800647c:	d302      	bcc.n	8006484 <UART_WaitOnFlagUntilTimeout+0x30>
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d101      	bne.n	8006488 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006484:	2303      	movs	r3, #3
 8006486:	e04e      	b.n	8006526 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0304 	and.w	r3, r3, #4
 8006492:	2b00      	cmp	r3, #0
 8006494:	d037      	beq.n	8006506 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	2b80      	cmp	r3, #128	@ 0x80
 800649a:	d034      	beq.n	8006506 <UART_WaitOnFlagUntilTimeout+0xb2>
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	2b40      	cmp	r3, #64	@ 0x40
 80064a0:	d031      	beq.n	8006506 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	69db      	ldr	r3, [r3, #28]
 80064a8:	f003 0308 	and.w	r3, r3, #8
 80064ac:	2b08      	cmp	r3, #8
 80064ae:	d110      	bne.n	80064d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2208      	movs	r2, #8
 80064b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	f000 f8ff 	bl	80066bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2208      	movs	r2, #8
 80064c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e029      	b.n	8006526 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	69db      	ldr	r3, [r3, #28]
 80064d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064e0:	d111      	bne.n	8006506 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064ec:	68f8      	ldr	r0, [r7, #12]
 80064ee:	f000 f8e5 	bl	80066bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2220      	movs	r2, #32
 80064f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	e00f      	b.n	8006526 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	69da      	ldr	r2, [r3, #28]
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	4013      	ands	r3, r2
 8006510:	68ba      	ldr	r2, [r7, #8]
 8006512:	429a      	cmp	r2, r3
 8006514:	bf0c      	ite	eq
 8006516:	2301      	moveq	r3, #1
 8006518:	2300      	movne	r3, #0
 800651a:	b2db      	uxtb	r3, r3
 800651c:	461a      	mov	r2, r3
 800651e:	79fb      	ldrb	r3, [r7, #7]
 8006520:	429a      	cmp	r2, r3
 8006522:	d0a0      	beq.n	8006466 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006524:	2300      	movs	r3, #0
}
 8006526:	4618      	mov	r0, r3
 8006528:	3710      	adds	r7, #16
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
	...

08006530 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b096      	sub	sp, #88	@ 0x58
 8006534:	af00      	add	r7, sp, #0
 8006536:	60f8      	str	r0, [r7, #12]
 8006538:	60b9      	str	r1, [r7, #8]
 800653a:	4613      	mov	r3, r2
 800653c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	68ba      	ldr	r2, [r7, #8]
 8006542:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	88fa      	ldrh	r2, [r7, #6]
 8006548:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2222      	movs	r2, #34	@ 0x22
 8006558:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006560:	2b00      	cmp	r3, #0
 8006562:	d028      	beq.n	80065b6 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006568:	4a3e      	ldr	r2, [pc, #248]	@ (8006664 <UART_Start_Receive_DMA+0x134>)
 800656a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006570:	4a3d      	ldr	r2, [pc, #244]	@ (8006668 <UART_Start_Receive_DMA+0x138>)
 8006572:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006578:	4a3c      	ldr	r2, [pc, #240]	@ (800666c <UART_Start_Receive_DMA+0x13c>)
 800657a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006580:	2200      	movs	r2, #0
 8006582:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	3324      	adds	r3, #36	@ 0x24
 800658e:	4619      	mov	r1, r3
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006594:	461a      	mov	r2, r3
 8006596:	88fb      	ldrh	r3, [r7, #6]
 8006598:	f7fb fb96 	bl	8001cc8 <HAL_DMA_Start_IT>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d009      	beq.n	80065b6 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2210      	movs	r2, #16
 80065a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2220      	movs	r2, #32
 80065ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e051      	b.n	800665a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d018      	beq.n	80065f0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80065c6:	e853 3f00 	ldrex	r3, [r3]
 80065ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	461a      	mov	r2, r3
 80065da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80065dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065de:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80065e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065e4:	e841 2300 	strex	r3, r2, [r1]
 80065e8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80065ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1e6      	bne.n	80065be <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3308      	adds	r3, #8
 80065f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fa:	e853 3f00 	ldrex	r3, [r3]
 80065fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006602:	f043 0301 	orr.w	r3, r3, #1
 8006606:	653b      	str	r3, [r7, #80]	@ 0x50
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3308      	adds	r3, #8
 800660e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006610:	637a      	str	r2, [r7, #52]	@ 0x34
 8006612:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006614:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006616:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006618:	e841 2300 	strex	r3, r2, [r1]
 800661c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800661e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1e5      	bne.n	80065f0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	3308      	adds	r3, #8
 800662a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	e853 3f00 	ldrex	r3, [r3]
 8006632:	613b      	str	r3, [r7, #16]
   return(result);
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800663a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	3308      	adds	r3, #8
 8006642:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006644:	623a      	str	r2, [r7, #32]
 8006646:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006648:	69f9      	ldr	r1, [r7, #28]
 800664a:	6a3a      	ldr	r2, [r7, #32]
 800664c:	e841 2300 	strex	r3, r2, [r1]
 8006650:	61bb      	str	r3, [r7, #24]
   return(result);
 8006652:	69bb      	ldr	r3, [r7, #24]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d1e5      	bne.n	8006624 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3758      	adds	r7, #88	@ 0x58
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	08006785 	.word	0x08006785
 8006668:	080068ab 	.word	0x080068ab
 800666c:	080068e9 	.word	0x080068e9

08006670 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006670:	b480      	push	{r7}
 8006672:	b089      	sub	sp, #36	@ 0x24
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	e853 3f00 	ldrex	r3, [r3]
 8006684:	60bb      	str	r3, [r7, #8]
   return(result);
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800668c:	61fb      	str	r3, [r7, #28]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	461a      	mov	r2, r3
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	61bb      	str	r3, [r7, #24]
 8006698:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669a:	6979      	ldr	r1, [r7, #20]
 800669c:	69ba      	ldr	r2, [r7, #24]
 800669e:	e841 2300 	strex	r3, r2, [r1]
 80066a2:	613b      	str	r3, [r7, #16]
   return(result);
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d1e6      	bne.n	8006678 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2220      	movs	r2, #32
 80066ae:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80066b0:	bf00      	nop
 80066b2:	3724      	adds	r7, #36	@ 0x24
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr

080066bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066bc:	b480      	push	{r7}
 80066be:	b095      	sub	sp, #84	@ 0x54
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066cc:	e853 3f00 	ldrex	r3, [r3]
 80066d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	461a      	mov	r2, r3
 80066e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066e2:	643b      	str	r3, [r7, #64]	@ 0x40
 80066e4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066ea:	e841 2300 	strex	r3, r2, [r1]
 80066ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1e6      	bne.n	80066c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	3308      	adds	r3, #8
 80066fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fe:	6a3b      	ldr	r3, [r7, #32]
 8006700:	e853 3f00 	ldrex	r3, [r3]
 8006704:	61fb      	str	r3, [r7, #28]
   return(result);
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	f023 0301 	bic.w	r3, r3, #1
 800670c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3308      	adds	r3, #8
 8006714:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006716:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006718:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800671c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800671e:	e841 2300 	strex	r3, r2, [r1]
 8006722:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1e5      	bne.n	80066f6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800672e:	2b01      	cmp	r3, #1
 8006730:	d118      	bne.n	8006764 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	e853 3f00 	ldrex	r3, [r3]
 800673e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	f023 0310 	bic.w	r3, r3, #16
 8006746:	647b      	str	r3, [r7, #68]	@ 0x44
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	461a      	mov	r2, r3
 800674e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006750:	61bb      	str	r3, [r7, #24]
 8006752:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006754:	6979      	ldr	r1, [r7, #20]
 8006756:	69ba      	ldr	r2, [r7, #24]
 8006758:	e841 2300 	strex	r3, r2, [r1]
 800675c:	613b      	str	r3, [r7, #16]
   return(result);
 800675e:	693b      	ldr	r3, [r7, #16]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1e6      	bne.n	8006732 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2220      	movs	r2, #32
 8006768:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006778:	bf00      	nop
 800677a:	3754      	adds	r7, #84	@ 0x54
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b09c      	sub	sp, #112	@ 0x70
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006790:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	2b20      	cmp	r3, #32
 8006798:	d071      	beq.n	800687e <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800679a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800679c:	2200      	movs	r2, #0
 800679e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067aa:	e853 3f00 	ldrex	r3, [r3]
 80067ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80067b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	461a      	mov	r2, r3
 80067be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067c2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80067c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80067c8:	e841 2300 	strex	r3, r2, [r1]
 80067cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80067ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d1e6      	bne.n	80067a2 <UART_DMAReceiveCplt+0x1e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	3308      	adds	r3, #8
 80067da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067de:	e853 3f00 	ldrex	r3, [r3]
 80067e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067e6:	f023 0301 	bic.w	r3, r3, #1
 80067ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80067ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	3308      	adds	r3, #8
 80067f2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80067f4:	647a      	str	r2, [r7, #68]	@ 0x44
 80067f6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067fc:	e841 2300 	strex	r3, r2, [r1]
 8006800:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006804:	2b00      	cmp	r3, #0
 8006806:	d1e5      	bne.n	80067d4 <UART_DMAReceiveCplt+0x50>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006808:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	3308      	adds	r3, #8
 800680e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006812:	e853 3f00 	ldrex	r3, [r3]
 8006816:	623b      	str	r3, [r7, #32]
   return(result);
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800681e:	663b      	str	r3, [r7, #96]	@ 0x60
 8006820:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	3308      	adds	r3, #8
 8006826:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006828:	633a      	str	r2, [r7, #48]	@ 0x30
 800682a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800682c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800682e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006830:	e841 2300 	strex	r3, r2, [r1]
 8006834:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1e5      	bne.n	8006808 <UART_DMAReceiveCplt+0x84>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800683c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800683e:	2220      	movs	r2, #32
 8006840:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006844:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006848:	2b01      	cmp	r3, #1
 800684a:	d118      	bne.n	800687e <UART_DMAReceiveCplt+0xfa>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800684c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	e853 3f00 	ldrex	r3, [r3]
 8006858:	60fb      	str	r3, [r7, #12]
   return(result);
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f023 0310 	bic.w	r3, r3, #16
 8006860:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006862:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	461a      	mov	r2, r3
 8006868:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800686a:	61fb      	str	r3, [r7, #28]
 800686c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686e:	69b9      	ldr	r1, [r7, #24]
 8006870:	69fa      	ldr	r2, [r7, #28]
 8006872:	e841 2300 	strex	r3, r2, [r1]
 8006876:	617b      	str	r3, [r7, #20]
   return(result);
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1e6      	bne.n	800684c <UART_DMAReceiveCplt+0xc8>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800687e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006880:	2200      	movs	r2, #0
 8006882:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006884:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006888:	2b01      	cmp	r3, #1
 800688a:	d107      	bne.n	800689c <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800688c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800688e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006892:	4619      	mov	r1, r3
 8006894:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006896:	f7ff fb51 	bl	8005f3c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800689a:	e002      	b.n	80068a2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800689c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800689e:	f7ff fb2f 	bl	8005f00 <HAL_UART_RxCpltCallback>
}
 80068a2:	bf00      	nop
 80068a4:	3770      	adds	r7, #112	@ 0x70
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80068aa:	b580      	push	{r7, lr}
 80068ac:	b084      	sub	sp, #16
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2201      	movs	r2, #1
 80068bc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d109      	bne.n	80068da <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80068cc:	085b      	lsrs	r3, r3, #1
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	4619      	mov	r1, r3
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f7ff fb32 	bl	8005f3c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80068d8:	e002      	b.n	80068e0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f7ff fb1a 	bl	8005f14 <HAL_UART_RxHalfCpltCallback>
}
 80068e0:	bf00      	nop
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b086      	sub	sp, #24
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068fa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006902:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800690e:	2b80      	cmp	r3, #128	@ 0x80
 8006910:	d109      	bne.n	8006926 <UART_DMAError+0x3e>
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	2b21      	cmp	r3, #33	@ 0x21
 8006916:	d106      	bne.n	8006926 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	2200      	movs	r2, #0
 800691c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8006920:	6978      	ldr	r0, [r7, #20]
 8006922:	f7ff fea5 	bl	8006670 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006930:	2b40      	cmp	r3, #64	@ 0x40
 8006932:	d109      	bne.n	8006948 <UART_DMAError+0x60>
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2b22      	cmp	r3, #34	@ 0x22
 8006938:	d106      	bne.n	8006948 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	2200      	movs	r2, #0
 800693e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8006942:	6978      	ldr	r0, [r7, #20]
 8006944:	f7ff feba 	bl	80066bc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800694e:	f043 0210 	orr.w	r2, r3, #16
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006958:	6978      	ldr	r0, [r7, #20]
 800695a:	f7ff fae5 	bl	8005f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800695e:	bf00      	nop
 8006960:	3718      	adds	r7, #24
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}

08006966 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006966:	b580      	push	{r7, lr}
 8006968:	b084      	sub	sp, #16
 800696a:	af00      	add	r7, sp, #0
 800696c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006972:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2200      	movs	r2, #0
 8006978:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2200      	movs	r2, #0
 8006980:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006984:	68f8      	ldr	r0, [r7, #12]
 8006986:	f7ff facf 	bl	8005f28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800698a:	bf00      	nop
 800698c:	3710      	adds	r7, #16
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}

08006992 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006992:	b580      	push	{r7, lr}
 8006994:	b088      	sub	sp, #32
 8006996:	af00      	add	r7, sp, #0
 8006998:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	e853 3f00 	ldrex	r3, [r3]
 80069a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069ae:	61fb      	str	r3, [r7, #28]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	461a      	mov	r2, r3
 80069b6:	69fb      	ldr	r3, [r7, #28]
 80069b8:	61bb      	str	r3, [r7, #24]
 80069ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069bc:	6979      	ldr	r1, [r7, #20]
 80069be:	69ba      	ldr	r2, [r7, #24]
 80069c0:	e841 2300 	strex	r3, r2, [r1]
 80069c4:	613b      	str	r3, [r7, #16]
   return(result);
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d1e6      	bne.n	800699a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2220      	movs	r2, #32
 80069d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f7ff fa87 	bl	8005eec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069de:	bf00      	nop
 80069e0:	3720      	adds	r7, #32
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b083      	sub	sp, #12
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr
	...

080069fc <i2c_wr>:

/* raw offsets */
static float s_ax_off = 0.0f;
static float s_gz_off = 0.0f;

static bool i2c_wr(uint8_t reg, uint8_t val) {
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b086      	sub	sp, #24
 8006a00:	af04      	add	r7, sp, #16
 8006a02:	4603      	mov	r3, r0
 8006a04:	460a      	mov	r2, r1
 8006a06:	71fb      	strb	r3, [r7, #7]
 8006a08:	4613      	mov	r3, r2
 8006a0a:	71bb      	strb	r3, [r7, #6]
  return (HAL_I2C_Mem_Write(s_hi2c, MPU_ADDR, reg, I2C_MEMADD_SIZE_8BIT,
 8006a0c:	4b0b      	ldr	r3, [pc, #44]	@ (8006a3c <i2c_wr+0x40>)
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	79fb      	ldrb	r3, [r7, #7]
 8006a12:	b29a      	uxth	r2, r3
 8006a14:	2364      	movs	r3, #100	@ 0x64
 8006a16:	9302      	str	r3, [sp, #8]
 8006a18:	2301      	movs	r3, #1
 8006a1a:	9301      	str	r3, [sp, #4]
 8006a1c:	1dbb      	adds	r3, r7, #6
 8006a1e:	9300      	str	r3, [sp, #0]
 8006a20:	2301      	movs	r3, #1
 8006a22:	21d0      	movs	r1, #208	@ 0xd0
 8006a24:	f7fb fd42 	bl	80024ac <HAL_I2C_Mem_Write>
 8006a28:	4603      	mov	r3, r0
                            &val, 1, 100) == HAL_OK);
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	bf0c      	ite	eq
 8006a2e:	2301      	moveq	r3, #1
 8006a30:	2300      	movne	r3, #0
 8006a32:	b2db      	uxtb	r3, r3
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3708      	adds	r7, #8
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	200002b0 	.word	0x200002b0

08006a40 <i2c_rd>:

static bool i2c_rd(uint8_t reg, uint8_t *buf, uint16_t len) {
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b086      	sub	sp, #24
 8006a44:	af04      	add	r7, sp, #16
 8006a46:	4603      	mov	r3, r0
 8006a48:	6039      	str	r1, [r7, #0]
 8006a4a:	71fb      	strb	r3, [r7, #7]
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	80bb      	strh	r3, [r7, #4]
  return (HAL_I2C_Mem_Read(s_hi2c, MPU_ADDR, reg, I2C_MEMADD_SIZE_8BIT,
 8006a50:	4b0b      	ldr	r3, [pc, #44]	@ (8006a80 <i2c_rd+0x40>)
 8006a52:	6818      	ldr	r0, [r3, #0]
 8006a54:	79fb      	ldrb	r3, [r7, #7]
 8006a56:	b29a      	uxth	r2, r3
 8006a58:	2364      	movs	r3, #100	@ 0x64
 8006a5a:	9302      	str	r3, [sp, #8]
 8006a5c:	88bb      	ldrh	r3, [r7, #4]
 8006a5e:	9301      	str	r3, [sp, #4]
 8006a60:	683b      	ldr	r3, [r7, #0]
 8006a62:	9300      	str	r3, [sp, #0]
 8006a64:	2301      	movs	r3, #1
 8006a66:	21d0      	movs	r1, #208	@ 0xd0
 8006a68:	f7fb fe34 	bl	80026d4 <HAL_I2C_Mem_Read>
 8006a6c:	4603      	mov	r3, r0
                           buf, len, 100) == HAL_OK);
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	bf0c      	ite	eq
 8006a72:	2301      	moveq	r3, #1
 8006a74:	2300      	movne	r3, #0
 8006a76:	b2db      	uxtb	r3, r3
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3708      	adds	r7, #8
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	200002b0 	.word	0x200002b0

08006a84 <MPU6500_Init>:

bool MPU6500_Init(I2C_HandleTypeDef *hi2c) {
 8006a84:	b590      	push	{r4, r7, lr}
 8006a86:	b08d      	sub	sp, #52	@ 0x34
 8006a88:	af02      	add	r7, sp, #8
 8006a8a:	6078      	str	r0, [r7, #4]
  s_hi2c = hi2c;
 8006a8c:	4a46      	ldr	r2, [pc, #280]	@ (8006ba8 <MPU6500_Init+0x124>)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6013      	str	r3, [r2, #0]
  if (s_hi2c == NULL) return false;
 8006a92:	4b45      	ldr	r3, [pc, #276]	@ (8006ba8 <MPU6500_Init+0x124>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d101      	bne.n	8006a9e <MPU6500_Init+0x1a>
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	e07f      	b.n	8006b9e <MPU6500_Init+0x11a>

  /* optional whoami read */
  uint8_t who = 0;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	75fb      	strb	r3, [r7, #23]
  (void)i2c_rd(REG_WHO_AM_I, &who, 1);
 8006aa2:	f107 0317 	add.w	r3, r7, #23
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	2075      	movs	r0, #117	@ 0x75
 8006aac:	f7ff ffc8 	bl	8006a40 <i2c_rd>

  /* wake up */
  if (!i2c_wr(REG_PWR_MGMT_1, 0x00)) return false;
 8006ab0:	2100      	movs	r1, #0
 8006ab2:	206b      	movs	r0, #107	@ 0x6b
 8006ab4:	f7ff ffa2 	bl	80069fc <i2c_wr>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	f083 0301 	eor.w	r3, r3, #1
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d001      	beq.n	8006ac8 <MPU6500_Init+0x44>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	e06a      	b.n	8006b9e <MPU6500_Init+0x11a>
  HAL_Delay(50);
 8006ac8:	2032      	movs	r0, #50	@ 0x32
 8006aca:	f7fa ff81 	bl	80019d0 <HAL_Delay>

  /* basic config: sample rate + DLPF */
  (void)i2c_wr(REG_SMPLRT_DIV, 0x04); /* ~200 Hz */
 8006ace:	2104      	movs	r1, #4
 8006ad0:	2019      	movs	r0, #25
 8006ad2:	f7ff ff93 	bl	80069fc <i2c_wr>
  (void)i2c_wr(REG_CONFIG, 0x05);     /* DLPF */
 8006ad6:	2105      	movs	r1, #5
 8006ad8:	201a      	movs	r0, #26
 8006ada:	f7ff ff8f 	bl	80069fc <i2c_wr>

  /* gyro ¬±250 dps */
  (void)i2c_wr(REG_GYRO_CONFIG, 0x08);
 8006ade:	2108      	movs	r1, #8
 8006ae0:	201b      	movs	r0, #27
 8006ae2:	f7ff ff8b 	bl	80069fc <i2c_wr>

  /* accel ¬±2g */
  (void)i2c_wr(REG_ACCEL_CONFIG, 0x18);
 8006ae6:	2118      	movs	r1, #24
 8006ae8:	201c      	movs	r0, #28
 8006aea:	f7ff ff87 	bl	80069fc <i2c_wr>

  /* calibration (robot must be stationary) */
  const int N = 300;
 8006aee:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8006af2:	61bb      	str	r3, [r7, #24]
  int32_t sum_ax = 0;
 8006af4:	2300      	movs	r3, #0
 8006af6:	627b      	str	r3, [r7, #36]	@ 0x24
  int32_t sum_gz = 0;
 8006af8:	2300      	movs	r3, #0
 8006afa:	623b      	str	r3, [r7, #32]

  for (int i = 0; i < N; i++) {
 8006afc:	2300      	movs	r3, #0
 8006afe:	61fb      	str	r3, [r7, #28]
 8006b00:	e02a      	b.n	8006b58 <MPU6500_Init+0xd4>
    int16_t ax, ay, az, gx, gy, gz;
    if (!MPU6500_ReadRaw(&ax, &ay, &az, &gx, &gy, &gz)) return false;
 8006b02:	f107 040e 	add.w	r4, r7, #14
 8006b06:	f107 0210 	add.w	r2, r7, #16
 8006b0a:	f107 0112 	add.w	r1, r7, #18
 8006b0e:	f107 0014 	add.w	r0, r7, #20
 8006b12:	f107 030a 	add.w	r3, r7, #10
 8006b16:	9301      	str	r3, [sp, #4]
 8006b18:	f107 030c 	add.w	r3, r7, #12
 8006b1c:	9300      	str	r3, [sp, #0]
 8006b1e:	4623      	mov	r3, r4
 8006b20:	f000 f848 	bl	8006bb4 <MPU6500_ReadRaw>
 8006b24:	4603      	mov	r3, r0
 8006b26:	f083 0301 	eor.w	r3, r3, #1
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d001      	beq.n	8006b34 <MPU6500_Init+0xb0>
 8006b30:	2300      	movs	r3, #0
 8006b32:	e034      	b.n	8006b9e <MPU6500_Init+0x11a>
    sum_ax += ax;
 8006b34:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006b38:	461a      	mov	r2, r3
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3c:	4413      	add	r3, r2
 8006b3e:	627b      	str	r3, [r7, #36]	@ 0x24
    sum_gz += gz;
 8006b40:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006b44:	461a      	mov	r2, r3
 8006b46:	6a3b      	ldr	r3, [r7, #32]
 8006b48:	4413      	add	r3, r2
 8006b4a:	623b      	str	r3, [r7, #32]
    HAL_Delay(5);
 8006b4c:	2005      	movs	r0, #5
 8006b4e:	f7fa ff3f 	bl	80019d0 <HAL_Delay>
  for (int i = 0; i < N; i++) {
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	3301      	adds	r3, #1
 8006b56:	61fb      	str	r3, [r7, #28]
 8006b58:	69fa      	ldr	r2, [r7, #28]
 8006b5a:	69bb      	ldr	r3, [r7, #24]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	dbd0      	blt.n	8006b02 <MPU6500_Init+0x7e>
  }

  s_ax_off = (float)sum_ax / (float)N;
 8006b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b62:	ee07 3a90 	vmov	s15, r3
 8006b66:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	ee07 3a90 	vmov	s15, r3
 8006b70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b78:	4b0c      	ldr	r3, [pc, #48]	@ (8006bac <MPU6500_Init+0x128>)
 8006b7a:	edc3 7a00 	vstr	s15, [r3]
  s_gz_off = (float)sum_gz / (float)N;
 8006b7e:	6a3b      	ldr	r3, [r7, #32]
 8006b80:	ee07 3a90 	vmov	s15, r3
 8006b84:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006b88:	69bb      	ldr	r3, [r7, #24]
 8006b8a:	ee07 3a90 	vmov	s15, r3
 8006b8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006b96:	4b06      	ldr	r3, [pc, #24]	@ (8006bb0 <MPU6500_Init+0x12c>)
 8006b98:	edc3 7a00 	vstr	s15, [r3]

  return true;
 8006b9c:	2301      	movs	r3, #1
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	372c      	adds	r7, #44	@ 0x2c
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd90      	pop	{r4, r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	200002b0 	.word	0x200002b0
 8006bac:	200002b4 	.word	0x200002b4
 8006bb0:	200002b8 	.word	0x200002b8

08006bb4 <MPU6500_ReadRaw>:

bool MPU6500_ReadRaw(int16_t *ax, int16_t *ay, int16_t *az,
                     int16_t *gx, int16_t *gy, int16_t *gz) {
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	b088      	sub	sp, #32
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
 8006bc0:	603b      	str	r3, [r7, #0]
  if (s_hi2c == NULL) return false;
 8006bc2:	4b34      	ldr	r3, [pc, #208]	@ (8006c94 <MPU6500_ReadRaw+0xe0>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <MPU6500_ReadRaw+0x1a>
 8006bca:	2300      	movs	r3, #0
 8006bcc:	e05d      	b.n	8006c8a <MPU6500_ReadRaw+0xd6>

  uint8_t buf[14];
  if (!i2c_rd(REG_ACCEL_XOUT_H, buf, sizeof(buf))) return false;
 8006bce:	f107 0310 	add.w	r3, r7, #16
 8006bd2:	220e      	movs	r2, #14
 8006bd4:	4619      	mov	r1, r3
 8006bd6:	203b      	movs	r0, #59	@ 0x3b
 8006bd8:	f7ff ff32 	bl	8006a40 <i2c_rd>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	f083 0301 	eor.w	r3, r3, #1
 8006be2:	b2db      	uxtb	r3, r3
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d001      	beq.n	8006bec <MPU6500_ReadRaw+0x38>
 8006be8:	2300      	movs	r3, #0
 8006bea:	e04e      	b.n	8006c8a <MPU6500_ReadRaw+0xd6>

  if (ax) *ax = (int16_t)((buf[0] << 8) | buf[1]);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d009      	beq.n	8006c06 <MPU6500_ReadRaw+0x52>
 8006bf2:	7c3b      	ldrb	r3, [r7, #16]
 8006bf4:	b21b      	sxth	r3, r3
 8006bf6:	021b      	lsls	r3, r3, #8
 8006bf8:	b21a      	sxth	r2, r3
 8006bfa:	7c7b      	ldrb	r3, [r7, #17]
 8006bfc:	b21b      	sxth	r3, r3
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	b21a      	sxth	r2, r3
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	801a      	strh	r2, [r3, #0]
  if (ay) *ay = (int16_t)((buf[2] << 8) | buf[3]);
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d009      	beq.n	8006c20 <MPU6500_ReadRaw+0x6c>
 8006c0c:	7cbb      	ldrb	r3, [r7, #18]
 8006c0e:	b21b      	sxth	r3, r3
 8006c10:	021b      	lsls	r3, r3, #8
 8006c12:	b21a      	sxth	r2, r3
 8006c14:	7cfb      	ldrb	r3, [r7, #19]
 8006c16:	b21b      	sxth	r3, r3
 8006c18:	4313      	orrs	r3, r2
 8006c1a:	b21a      	sxth	r2, r3
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	801a      	strh	r2, [r3, #0]
  if (az) *az = (int16_t)((buf[4] << 8) | buf[5]);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d009      	beq.n	8006c3a <MPU6500_ReadRaw+0x86>
 8006c26:	7d3b      	ldrb	r3, [r7, #20]
 8006c28:	b21b      	sxth	r3, r3
 8006c2a:	021b      	lsls	r3, r3, #8
 8006c2c:	b21a      	sxth	r2, r3
 8006c2e:	7d7b      	ldrb	r3, [r7, #21]
 8006c30:	b21b      	sxth	r3, r3
 8006c32:	4313      	orrs	r3, r2
 8006c34:	b21a      	sxth	r2, r3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	801a      	strh	r2, [r3, #0]
  /* buf[6..7] = temp */
  if (gx) *gx = (int16_t)((buf[8] << 8) | buf[9]);
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d009      	beq.n	8006c54 <MPU6500_ReadRaw+0xa0>
 8006c40:	7e3b      	ldrb	r3, [r7, #24]
 8006c42:	b21b      	sxth	r3, r3
 8006c44:	021b      	lsls	r3, r3, #8
 8006c46:	b21a      	sxth	r2, r3
 8006c48:	7e7b      	ldrb	r3, [r7, #25]
 8006c4a:	b21b      	sxth	r3, r3
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	b21a      	sxth	r2, r3
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	801a      	strh	r2, [r3, #0]
  if (gy) *gy = (int16_t)((buf[10] << 8) | buf[11]);
 8006c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d009      	beq.n	8006c6e <MPU6500_ReadRaw+0xba>
 8006c5a:	7ebb      	ldrb	r3, [r7, #26]
 8006c5c:	b21b      	sxth	r3, r3
 8006c5e:	021b      	lsls	r3, r3, #8
 8006c60:	b21a      	sxth	r2, r3
 8006c62:	7efb      	ldrb	r3, [r7, #27]
 8006c64:	b21b      	sxth	r3, r3
 8006c66:	4313      	orrs	r3, r2
 8006c68:	b21a      	sxth	r2, r3
 8006c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c6c:	801a      	strh	r2, [r3, #0]
  if (gz) *gz = (int16_t)((buf[12] << 8) | buf[13]);
 8006c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d009      	beq.n	8006c88 <MPU6500_ReadRaw+0xd4>
 8006c74:	7f3b      	ldrb	r3, [r7, #28]
 8006c76:	b21b      	sxth	r3, r3
 8006c78:	021b      	lsls	r3, r3, #8
 8006c7a:	b21a      	sxth	r2, r3
 8006c7c:	7f7b      	ldrb	r3, [r7, #29]
 8006c7e:	b21b      	sxth	r3, r3
 8006c80:	4313      	orrs	r3, r2
 8006c82:	b21a      	sxth	r2, r3
 8006c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c86:	801a      	strh	r2, [r3, #0]

  return true;
 8006c88:	2301      	movs	r3, #1
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3720      	adds	r7, #32
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
 8006c92:	bf00      	nop
 8006c94:	200002b0 	.word	0x200002b0

08006c98 <read_gyroscope_z>:

float read_gyroscope_z(void) {
 8006c98:	b590      	push	{r4, r7, lr}
 8006c9a:	b08b      	sub	sp, #44	@ 0x2c
 8006c9c:	af02      	add	r7, sp, #8
  /* ¬±250 dps => 131 LSB/(deg/s) -> rad/s */
  const float lsb_per_dps = 131.0f;
 8006c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8006d18 <read_gyroscope_z+0x80>)
 8006ca0:	61fb      	str	r3, [r7, #28]
  const float dps_to_rads = (float)(M_PI / 180.0);
 8006ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8006d1c <read_gyroscope_z+0x84>)
 8006ca4:	61bb      	str	r3, [r7, #24]

  int16_t ax, ay, az, gx, gy, gz;
  if (!MPU6500_ReadRaw(&ax, &ay, &az, &gx, &gy, &gz)) return 0.0f;
 8006ca6:	f107 0408 	add.w	r4, r7, #8
 8006caa:	f107 020a 	add.w	r2, r7, #10
 8006cae:	f107 010c 	add.w	r1, r7, #12
 8006cb2:	f107 000e 	add.w	r0, r7, #14
 8006cb6:	1d3b      	adds	r3, r7, #4
 8006cb8:	9301      	str	r3, [sp, #4]
 8006cba:	1dbb      	adds	r3, r7, #6
 8006cbc:	9300      	str	r3, [sp, #0]
 8006cbe:	4623      	mov	r3, r4
 8006cc0:	f7ff ff78 	bl	8006bb4 <MPU6500_ReadRaw>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	f083 0301 	eor.w	r3, r3, #1
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d002      	beq.n	8006cd6 <read_gyroscope_z+0x3e>
 8006cd0:	eddf 7a13 	vldr	s15, [pc, #76]	@ 8006d20 <read_gyroscope_z+0x88>
 8006cd4:	e01a      	b.n	8006d0c <read_gyroscope_z+0x74>

  float gz_corr = (float)gz - s_gz_off;
 8006cd6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006cda:	ee07 3a90 	vmov	s15, r3
 8006cde:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006ce2:	4b10      	ldr	r3, [pc, #64]	@ (8006d24 <read_gyroscope_z+0x8c>)
 8006ce4:	edd3 7a00 	vldr	s15, [r3]
 8006ce8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006cec:	edc7 7a05 	vstr	s15, [r7, #20]
  float dps = gz_corr / lsb_per_dps;
 8006cf0:	edd7 6a05 	vldr	s13, [r7, #20]
 8006cf4:	ed97 7a07 	vldr	s14, [r7, #28]
 8006cf8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cfc:	edc7 7a04 	vstr	s15, [r7, #16]
  return dps * dps_to_rads;
 8006d00:	ed97 7a04 	vldr	s14, [r7, #16]
 8006d04:	edd7 7a06 	vldr	s15, [r7, #24]
 8006d08:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8006d0c:	eeb0 0a67 	vmov.f32	s0, s15
 8006d10:	3724      	adds	r7, #36	@ 0x24
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd90      	pop	{r4, r7, pc}
 8006d16:	bf00      	nop
 8006d18:	43030000 	.word	0x43030000
 8006d1c:	3c8efa35 	.word	0x3c8efa35
 8006d20:	00000000 	.word	0x00000000
 8006d24:	200002b8 	.word	0x200002b8

08006d28 <read_accelerometer_x>:

float read_accelerometer_x(void) {
 8006d28:	b590      	push	{r4, r7, lr}
 8006d2a:	b08b      	sub	sp, #44	@ 0x2c
 8006d2c:	af02      	add	r7, sp, #8
  /* ¬±2g => 16384 LSB/g -> m/s^2 */
  const float lsb_per_g = 16384.0f;
 8006d2e:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 8006d32:	61fb      	str	r3, [r7, #28]
  const float g_to_ms2 = 9.80665f;
 8006d34:	4b1c      	ldr	r3, [pc, #112]	@ (8006da8 <read_accelerometer_x+0x80>)
 8006d36:	61bb      	str	r3, [r7, #24]

  int16_t ax, ay, az, gx, gy, gz;
  if (!MPU6500_ReadRaw(&ax, &ay, &az, &gx, &gy, &gz)) return 0.0f;
 8006d38:	f107 0408 	add.w	r4, r7, #8
 8006d3c:	f107 020a 	add.w	r2, r7, #10
 8006d40:	f107 010c 	add.w	r1, r7, #12
 8006d44:	f107 000e 	add.w	r0, r7, #14
 8006d48:	1d3b      	adds	r3, r7, #4
 8006d4a:	9301      	str	r3, [sp, #4]
 8006d4c:	1dbb      	adds	r3, r7, #6
 8006d4e:	9300      	str	r3, [sp, #0]
 8006d50:	4623      	mov	r3, r4
 8006d52:	f7ff ff2f 	bl	8006bb4 <MPU6500_ReadRaw>
 8006d56:	4603      	mov	r3, r0
 8006d58:	f083 0301 	eor.w	r3, r3, #1
 8006d5c:	b2db      	uxtb	r3, r3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d002      	beq.n	8006d68 <read_accelerometer_x+0x40>
 8006d62:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8006dac <read_accelerometer_x+0x84>
 8006d66:	e01a      	b.n	8006d9e <read_accelerometer_x+0x76>

  float ax_corr = (float)ax - s_ax_off;
 8006d68:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006d6c:	ee07 3a90 	vmov	s15, r3
 8006d70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006d74:	4b0e      	ldr	r3, [pc, #56]	@ (8006db0 <read_accelerometer_x+0x88>)
 8006d76:	edd3 7a00 	vldr	s15, [r3]
 8006d7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d7e:	edc7 7a05 	vstr	s15, [r7, #20]
  float g = ax_corr / lsb_per_g;
 8006d82:	edd7 6a05 	vldr	s13, [r7, #20]
 8006d86:	ed97 7a07 	vldr	s14, [r7, #28]
 8006d8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d8e:	edc7 7a04 	vstr	s15, [r7, #16]
  return g * g_to_ms2;
 8006d92:	ed97 7a04 	vldr	s14, [r7, #16]
 8006d96:	edd7 7a06 	vldr	s15, [r7, #24]
 8006d9a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8006d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8006da2:	3724      	adds	r7, #36	@ 0x24
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd90      	pop	{r4, r7, pc}
 8006da8:	411ce80a 	.word	0x411ce80a
 8006dac:	00000000 	.word	0x00000000
 8006db0:	200002b4 	.word	0x200002b4

08006db4 <memset>:
 8006db4:	4402      	add	r2, r0
 8006db6:	4603      	mov	r3, r0
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d100      	bne.n	8006dbe <memset+0xa>
 8006dbc:	4770      	bx	lr
 8006dbe:	f803 1b01 	strb.w	r1, [r3], #1
 8006dc2:	e7f9      	b.n	8006db8 <memset+0x4>

08006dc4 <__libc_init_array>:
 8006dc4:	b570      	push	{r4, r5, r6, lr}
 8006dc6:	4d0d      	ldr	r5, [pc, #52]	@ (8006dfc <__libc_init_array+0x38>)
 8006dc8:	4c0d      	ldr	r4, [pc, #52]	@ (8006e00 <__libc_init_array+0x3c>)
 8006dca:	1b64      	subs	r4, r4, r5
 8006dcc:	10a4      	asrs	r4, r4, #2
 8006dce:	2600      	movs	r6, #0
 8006dd0:	42a6      	cmp	r6, r4
 8006dd2:	d109      	bne.n	8006de8 <__libc_init_array+0x24>
 8006dd4:	4d0b      	ldr	r5, [pc, #44]	@ (8006e04 <__libc_init_array+0x40>)
 8006dd6:	4c0c      	ldr	r4, [pc, #48]	@ (8006e08 <__libc_init_array+0x44>)
 8006dd8:	f000 f818 	bl	8006e0c <_init>
 8006ddc:	1b64      	subs	r4, r4, r5
 8006dde:	10a4      	asrs	r4, r4, #2
 8006de0:	2600      	movs	r6, #0
 8006de2:	42a6      	cmp	r6, r4
 8006de4:	d105      	bne.n	8006df2 <__libc_init_array+0x2e>
 8006de6:	bd70      	pop	{r4, r5, r6, pc}
 8006de8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dec:	4798      	blx	r3
 8006dee:	3601      	adds	r6, #1
 8006df0:	e7ee      	b.n	8006dd0 <__libc_init_array+0xc>
 8006df2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006df6:	4798      	blx	r3
 8006df8:	3601      	adds	r6, #1
 8006dfa:	e7f2      	b.n	8006de2 <__libc_init_array+0x1e>
 8006dfc:	08006e5c 	.word	0x08006e5c
 8006e00:	08006e5c 	.word	0x08006e5c
 8006e04:	08006e5c 	.word	0x08006e5c
 8006e08:	08006e60 	.word	0x08006e60

08006e0c <_init>:
 8006e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e0e:	bf00      	nop
 8006e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e12:	bc08      	pop	{r3}
 8006e14:	469e      	mov	lr, r3
 8006e16:	4770      	bx	lr

08006e18 <_fini>:
 8006e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e1a:	bf00      	nop
 8006e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e1e:	bc08      	pop	{r3}
 8006e20:	469e      	mov	lr, r3
 8006e22:	4770      	bx	lr
