Timing Violation Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 19:53:36 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.371
  Slack (ns):             -4.637
  Arrival (ns):            9.771
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.369
  Slack (ns):             -4.635
  Arrival (ns):            9.769
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              4.182
  Slack (ns):             -4.466
  Arrival (ns):            9.582
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              4.180
  Slack (ns):             -4.464
  Arrival (ns):            9.580
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count6[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.170
  Slack (ns):             -4.438
  Arrival (ns):            9.572
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 6
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.139
  Slack (ns):             -4.407
  Arrival (ns):            9.542
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 7
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[0]:D
  Delay (ns):              4.131
  Slack (ns):             -4.407
  Arrival (ns):            9.531
  Required (ns):           5.124
  Operating Conditions:    WORST

Path 8
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.141
  Slack (ns):             -4.407
  Arrival (ns):            9.542
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 9
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[0]:D
  Delay (ns):              4.129
  Slack (ns):             -4.405
  Arrival (ns):            9.529
  Required (ns):           5.124
  Operating Conditions:    WORST

Path 10
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.135
  Slack (ns):             -4.400
  Arrival (ns):            9.535
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 11
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.130
  Slack (ns):             -4.395
  Arrival (ns):            9.530
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 12
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.106
  Slack (ns):             -4.374
  Arrival (ns):            9.509
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 13
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.094
  Slack (ns):             -4.369
  Arrival (ns):            9.503
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 14
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[10]:D
  Delay (ns):              4.065
  Slack (ns):             -4.325
  Arrival (ns):            9.463
  Required (ns):           5.138
  Operating Conditions:    WORST

Path 15
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              4.007
  Slack (ns):             -4.284
  Arrival (ns):            9.419
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 16
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.042
  Slack (ns):             -4.282
  Arrival (ns):            9.416
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 17
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.010
  Slack (ns):             -4.276
  Arrival (ns):            9.410
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 18
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              4.007
  Slack (ns):             -4.274
  Arrival (ns):            9.408
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 19
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  Delay (ns):              3.999
  Slack (ns):             -4.274
  Arrival (ns):            9.400
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 20
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.984
  Slack (ns):             -4.271
  Arrival (ns):            9.405
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 21
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.998
  Slack (ns):             -4.267
  Arrival (ns):            9.401
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 22
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count6[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.981
  Slack (ns):             -4.267
  Arrival (ns):            9.383
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 23
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  Delay (ns):              3.990
  Slack (ns):             -4.264
  Arrival (ns):            9.390
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 24
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.996
  Slack (ns):             -4.262
  Arrival (ns):            9.396
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 25
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  Delay (ns):              3.988
  Slack (ns):             -4.262
  Arrival (ns):            9.388
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 26
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.972
  Slack (ns):             -4.258
  Arrival (ns):            9.393
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 27
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[9]:D
  Delay (ns):              4.001
  Slack (ns):             -4.252
  Arrival (ns):            9.399
  Required (ns):           5.147
  Operating Conditions:    WORST

Path 28
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[10]:D
  Delay (ns):              3.990
  Slack (ns):             -4.236
  Arrival (ns):            9.386
  Required (ns):           5.150
  Operating Conditions:    WORST

Path 29
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.969
  Slack (ns):             -4.236
  Arrival (ns):            9.370
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 30
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.959
  Slack (ns):             -4.235
  Arrival (ns):            9.369
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 31
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.965
  Slack (ns):             -4.234
  Arrival (ns):            9.368
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 32
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.967
  Slack (ns):             -4.232
  Arrival (ns):            9.366
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 33
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/ALIGNED_int:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[10]:D
  Delay (ns):              3.985
  Slack (ns):             -4.231
  Arrival (ns):            9.381
  Required (ns):           5.150
  Operating Conditions:    WORST

Path 34
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[7]:D
  Delay (ns):              3.976
  Slack (ns):             -4.226
  Arrival (ns):            9.374
  Required (ns):           5.148
  Operating Conditions:    WORST

Path 35
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count5[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.945
  Slack (ns):             -4.218
  Arrival (ns):            9.334
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 36
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.956
  Slack (ns):             -4.217
  Arrival (ns):            9.352
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 37
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[11]:D
  Delay (ns):              3.964
  Slack (ns):             -4.215
  Arrival (ns):            9.362
  Required (ns):           5.147
  Operating Conditions:    WORST

Path 38
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[0]:D
  Delay (ns):              3.916
  Slack (ns):             -4.213
  Arrival (ns):            9.337
  Required (ns):           5.124
  Operating Conditions:    WORST

Path 39
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[0]:D
  Delay (ns):              3.930
  Slack (ns):             -4.209
  Arrival (ns):            9.333
  Required (ns):           5.124
  Operating Conditions:    WORST

Path 40
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  Delay (ns):              3.931
  Slack (ns):             -4.208
  Arrival (ns):            9.334
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 41
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.944
  Slack (ns):             -4.205
  Arrival (ns):            9.340
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 42
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[2]:D
  Delay (ns):              3.934
  Slack (ns):             -4.204
  Arrival (ns):            9.330
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 43
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.928
  Slack (ns):             -4.204
  Arrival (ns):            9.338
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 44
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.933
  Slack (ns):             -4.203
  Arrival (ns):            9.338
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 45
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[9]:D
  Delay (ns):              3.944
  Slack (ns):             -4.201
  Arrival (ns):            9.340
  Required (ns):           5.139
  Operating Conditions:    WORST

Path 46
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.905
  Slack (ns):             -4.198
  Arrival (ns):            9.314
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 47
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/ALIGNED_int:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[9]:D
  Delay (ns):              3.939
  Slack (ns):             -4.196
  Arrival (ns):            9.335
  Required (ns):           5.139
  Operating Conditions:    WORST

Path 48
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.925
  Slack (ns):             -4.191
  Arrival (ns):            9.325
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 49
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[6]:D
  Delay (ns):              3.930
  Slack (ns):             -4.190
  Arrival (ns):            9.328
  Required (ns):           5.138
  Operating Conditions:    WORST

Path 50
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[2]:D
  Delay (ns):              3.919
  Slack (ns):             -4.189
  Arrival (ns):            9.315
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 51
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count6[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.930
  Slack (ns):             -4.187
  Arrival (ns):            9.321
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 52
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[10]:D
  Delay (ns):              3.930
  Slack (ns):             -4.182
  Arrival (ns):            9.332
  Required (ns):           5.150
  Operating Conditions:    WORST

Path 53
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.905
  Slack (ns):             -4.181
  Arrival (ns):            9.316
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 54
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[0]:D
  Delay (ns):              3.897
  Slack (ns):             -4.176
  Arrival (ns):            9.300
  Required (ns):           5.124
  Operating Conditions:    WORST

Path 55
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  Delay (ns):              3.898
  Slack (ns):             -4.175
  Arrival (ns):            9.301
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 56
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[8]:D
  Delay (ns):              3.912
  Slack (ns):             -4.172
  Arrival (ns):            9.310
  Required (ns):           5.138
  Operating Conditions:    WORST

Path 57
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[11]:D
  Delay (ns):              3.915
  Slack (ns):             -4.172
  Arrival (ns):            9.311
  Required (ns):           5.139
  Operating Conditions:    WORST

Path 58
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.898
  Slack (ns):             -4.170
  Arrival (ns):            9.305
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 59
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.880
  Slack (ns):             -4.167
  Arrival (ns):            9.301
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 60
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/ALIGNED_int:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[11]:D
  Delay (ns):              3.910
  Slack (ns):             -4.167
  Arrival (ns):            9.306
  Required (ns):           5.139
  Operating Conditions:    WORST

Path 61
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.880
  Slack (ns):             -4.166
  Arrival (ns):            9.301
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 62
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count5[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.903
  Slack (ns):             -4.157
  Arrival (ns):            9.292
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 63
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.877
  Slack (ns):             -4.155
  Arrival (ns):            9.289
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 64
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count1[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.876
  Slack (ns):             -4.149
  Arrival (ns):            9.284
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 65
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[9]:D
  Delay (ns):              3.884
  Slack (ns):             -4.147
  Arrival (ns):            9.286
  Required (ns):           5.139
  Operating Conditions:    WORST

Path 66
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.871
  Slack (ns):             -4.146
  Arrival (ns):            9.280
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 67
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.857
  Slack (ns):             -4.144
  Arrival (ns):            9.260
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 68
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.869
  Slack (ns):             -4.143
  Arrival (ns):            9.278
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 69
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[2]:D
  Delay (ns):              3.860
  Slack (ns):             -4.141
  Arrival (ns):            9.267
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 70
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.861
  Slack (ns):             -4.141
  Arrival (ns):            9.257
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 71
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.872
  Slack (ns):             -4.140
  Arrival (ns):            9.275
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 72
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count6[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.895
  Slack (ns):             -4.139
  Arrival (ns):            9.273
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 73
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[9]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[0]:D
  Delay (ns):              3.854
  Slack (ns):             -4.139
  Arrival (ns):            9.263
  Required (ns):           5.124
  Operating Conditions:    WORST

Path 74
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.862
  Slack (ns):             -4.136
  Arrival (ns):            9.270
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 75
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.849
  Slack (ns):             -4.129
  Arrival (ns):            9.245
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 76
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.869
  Slack (ns):             -4.129
  Arrival (ns):            9.264
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 77
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count1[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.844
  Slack (ns):             -4.128
  Arrival (ns):            9.263
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 78
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  Delay (ns):              3.831
  Slack (ns):             -4.126
  Arrival (ns):            9.252
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 79
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[11]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.864
  Slack (ns):             -4.125
  Arrival (ns):            9.259
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 80
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count6[6]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.856
  Slack (ns):             -4.123
  Arrival (ns):            9.258
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 81
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[8]:D
  Delay (ns):              3.873
  Slack (ns):             -4.120
  Arrival (ns):            9.269
  Required (ns):           5.149
  Operating Conditions:    WORST

Path 82
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.888
  Slack (ns):             -4.120
  Arrival (ns):            9.254
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 83
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count6[7]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.862
  Slack (ns):             -4.119
  Arrival (ns):            9.253
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 84
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[0]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[11]:D
  Delay (ns):              3.855
  Slack (ns):             -4.118
  Arrival (ns):            9.257
  Required (ns):           5.139
  Operating Conditions:    WORST

Path 85
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.843
  Slack (ns):             -4.118
  Arrival (ns):            9.252
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 86
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/ALIGNED_int:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[8]:D
  Delay (ns):              3.868
  Slack (ns):             -4.115
  Arrival (ns):            9.264
  Required (ns):           5.149
  Operating Conditions:    WORST

Path 87
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.824
  Slack (ns):             -4.111
  Arrival (ns):            9.227
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 88
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.853
  Slack (ns):             -4.111
  Arrival (ns):            9.227
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 89
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/comma_n_low[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[5]:D
  Delay (ns):              3.859
  Slack (ns):             -4.110
  Arrival (ns):            9.257
  Required (ns):           5.147
  Operating Conditions:    WORST

Path 90
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[0]:D
  Delay (ns):              3.812
  Slack (ns):             -4.109
  Arrival (ns):            9.233
  Required (ns):           5.124
  Operating Conditions:    WORST

Path 91
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[3]:D
  Delay (ns):              3.833
  Slack (ns):             -4.108
  Arrival (ns):            9.242
  Required (ns):           5.134
  Operating Conditions:    WORST

Path 92
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count3[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.821
  Slack (ns):             -4.105
  Arrival (ns):            9.221
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 93
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.818
  Slack (ns):             -4.103
  Arrival (ns):            9.219
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 94
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[0]:D
  Delay (ns):              3.809
  Slack (ns):             -4.097
  Arrival (ns):            9.221
  Required (ns):           5.124
  Operating Conditions:    WORST

Path 95
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count8[10]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  Delay (ns):              3.810
  Slack (ns):             -4.096
  Arrival (ns):            9.222
  Required (ns):           5.126
  Operating Conditions:    WORST

Path 96
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count0[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.822
  Slack (ns):             -4.096
  Arrival (ns):            9.231
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 97
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.803
  Slack (ns):             -4.094
  Arrival (ns):            9.210
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 98
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count7[4]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[1]:D
  Delay (ns):              3.807
  Slack (ns):             -4.091
  Arrival (ns):            9.207
  Required (ns):           5.116
  Operating Conditions:    WORST

Path 99
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count1[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.802
  Slack (ns):             -4.086
  Arrival (ns):            9.221
  Required (ns):           5.135
  Operating Conditions:    WORST

Path 100
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count4[8]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_FSM_STATE[1]:D
  Delay (ns):              3.804
  Slack (ns):             -4.083
  Arrival (ns):            9.218
  Required (ns):           5.135
  Operating Conditions:    WORST

