<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab6-ex.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="top_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1459383340" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1459383340">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1459383340" xil_pn:in_ck="3318908003285444666" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1459383340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUCtr.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="ctr.v"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="forward.v"/>
      <outfile xil_pn:name="inst_memory.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1459383340" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1460404342370743393" xil_pn:start_ts="1459383340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459383340" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4884260285902883423" xil_pn:start_ts="1459383340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459383340" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6970036720629366482" xil_pn:start_ts="1459383340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1459383340" xil_pn:in_ck="3318908003285444666" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1459383340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUCtr.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="ctr.v"/>
      <outfile xil_pn:name="data_memory.v"/>
      <outfile xil_pn:name="forward.v"/>
      <outfile xil_pn:name="inst_memory.v"/>
      <outfile xil_pn:name="signext.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1459383343" xil_pn:in_ck="3318908003285444666" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8388974241494767073" xil_pn:start_ts="1459383340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="top_tb_beh.prj"/>
      <outfile xil_pn:name="top_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1459383343" xil_pn:in_ck="7926483351326880727" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1689993908723436898" xil_pn:start_ts="1459383343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="top_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
