<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p10" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_10{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_10{left:69px;bottom:68px;}
#t3_10{left:85px;bottom:68px;letter-spacing:0.1px;}
#t4_10{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_10{left:69px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_10{left:69px;bottom:1063px;letter-spacing:0.18px;word-spacing:0.01px;}
#t7_10{left:69px;bottom:1048px;letter-spacing:-0.13px;}
#t8_10{left:124px;bottom:1048px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_10{left:312px;bottom:1048px;letter-spacing:-0.05px;}
#ta_10{left:809px;bottom:1048px;letter-spacing:-0.17px;}
#tb_10{left:69px;bottom:1033px;letter-spacing:-0.14px;}
#tc_10{left:124px;bottom:1033px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_10{left:282px;bottom:1033px;letter-spacing:-0.06px;}
#te_10{left:809px;bottom:1033px;letter-spacing:-0.17px;}
#tf_10{left:69px;bottom:1017px;letter-spacing:-0.13px;}
#tg_10{left:124px;bottom:1017px;letter-spacing:-0.13px;word-spacing:0.01px;}
#th_10{left:588px;bottom:1017px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#ti_10{left:809px;bottom:1017px;letter-spacing:-0.16px;}
#tj_10{left:69px;bottom:1002px;letter-spacing:-0.13px;}
#tk_10{left:124px;bottom:1002px;letter-spacing:-0.14px;word-spacing:0.02px;}
#tl_10{left:198px;bottom:1002px;letter-spacing:-0.06px;}
#tm_10{left:809px;bottom:1002px;letter-spacing:-0.17px;}
#tn_10{left:69px;bottom:987px;letter-spacing:-0.12px;}
#to_10{left:142px;bottom:987px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_10{left:318px;bottom:987px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tq_10{left:809px;bottom:987px;letter-spacing:-0.17px;}
#tr_10{left:69px;bottom:972px;letter-spacing:-0.12px;}
#ts_10{left:142px;bottom:972px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_10{left:300px;bottom:972px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tu_10{left:809px;bottom:972px;letter-spacing:-0.17px;}
#tv_10{left:69px;bottom:956px;letter-spacing:-0.12px;}
#tw_10{left:142px;bottom:956px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_10{left:354px;bottom:956px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#ty_10{left:809px;bottom:956px;letter-spacing:-0.17px;}
#tz_10{left:69px;bottom:941px;letter-spacing:-0.12px;}
#t10_10{left:142px;bottom:941px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_10{left:324px;bottom:941px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t12_10{left:809px;bottom:941px;letter-spacing:-0.17px;}
#t13_10{left:69px;bottom:926px;letter-spacing:-0.12px;}
#t14_10{left:142px;bottom:926px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_10{left:354px;bottom:926px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t16_10{left:809px;bottom:926px;letter-spacing:-0.17px;}
#t17_10{left:69px;bottom:910px;letter-spacing:-0.12px;}
#t18_10{left:142px;bottom:910px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t19_10{left:222px;bottom:910px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1a_10{left:809px;bottom:910px;letter-spacing:-0.17px;}
#t1b_10{left:69px;bottom:895px;letter-spacing:-0.12px;}
#t1c_10{left:142px;bottom:895px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_10{left:240px;bottom:895px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1e_10{left:801px;bottom:895px;letter-spacing:-0.18px;}
#t1f_10{left:69px;bottom:880px;letter-spacing:-0.12px;}
#t1g_10{left:161px;bottom:880px;letter-spacing:-0.11px;}
#t1h_10{left:408px;bottom:880px;letter-spacing:-0.06px;}
#t1i_10{left:801px;bottom:880px;letter-spacing:-0.18px;}
#t1j_10{left:69px;bottom:865px;letter-spacing:-0.12px;}
#t1k_10{left:161px;bottom:865px;letter-spacing:-0.11px;}
#t1l_10{left:474px;bottom:865px;letter-spacing:-0.06px;}
#t1m_10{left:801px;bottom:865px;letter-spacing:-0.18px;}
#t1n_10{left:69px;bottom:849px;letter-spacing:-0.12px;}
#t1o_10{left:161px;bottom:849px;letter-spacing:-0.1px;}
#t1p_10{left:504px;bottom:849px;letter-spacing:-0.06px;}
#t1q_10{left:801px;bottom:849px;letter-spacing:-0.18px;}
#t1r_10{left:69px;bottom:834px;letter-spacing:-0.12px;}
#t1s_10{left:161px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_10{left:480px;bottom:834px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1u_10{left:801px;bottom:834px;letter-spacing:-0.18px;}
#t1v_10{left:69px;bottom:819px;letter-spacing:-0.12px;}
#t1w_10{left:142px;bottom:819px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1x_10{left:306px;bottom:819px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1y_10{left:801px;bottom:819px;letter-spacing:-0.18px;}
#t1z_10{left:69px;bottom:804px;letter-spacing:-0.13px;}
#t20_10{left:124px;bottom:804px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t21_10{left:312px;bottom:804px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t22_10{left:801px;bottom:804px;letter-spacing:-0.17px;}
#t23_10{left:69px;bottom:788px;letter-spacing:-0.12px;}
#t24_10{left:142px;bottom:788px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_10{left:252px;bottom:788px;letter-spacing:-0.06px;}
#t26_10{left:801px;bottom:788px;letter-spacing:-0.18px;}
#t27_10{left:69px;bottom:773px;letter-spacing:-0.13px;}
#t28_10{left:142px;bottom:773px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t29_10{left:276px;bottom:773px;letter-spacing:-0.06px;}
#t2a_10{left:801px;bottom:773px;letter-spacing:-0.18px;}
#t2b_10{left:69px;bottom:758px;letter-spacing:-0.13px;}
#t2c_10{left:142px;bottom:758px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2d_10{left:228px;bottom:758px;letter-spacing:-0.06px;}
#t2e_10{left:801px;bottom:758px;letter-spacing:-0.18px;}
#t2f_10{left:69px;bottom:742px;letter-spacing:-0.13px;}
#t2g_10{left:142px;bottom:742px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2h_10{left:210px;bottom:742px;letter-spacing:-0.06px;}
#t2i_10{left:801px;bottom:742px;letter-spacing:-0.18px;}
#t2j_10{left:69px;bottom:727px;letter-spacing:-0.12px;}
#t2k_10{left:161px;bottom:727px;letter-spacing:-0.12px;}
#t2l_10{left:276px;bottom:727px;letter-spacing:-0.06px;}
#t2m_10{left:801px;bottom:727px;letter-spacing:-0.18px;}
#t2n_10{left:69px;bottom:712px;letter-spacing:-0.12px;}
#t2o_10{left:142px;bottom:712px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_10{left:300px;bottom:712px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2q_10{left:801px;bottom:712px;letter-spacing:-0.18px;}
#t2r_10{left:69px;bottom:697px;letter-spacing:-0.13px;}
#t2s_10{left:124px;bottom:697px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2t_10{left:360px;bottom:697px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2u_10{left:801px;bottom:697px;letter-spacing:-0.17px;}
#t2v_10{left:69px;bottom:681px;letter-spacing:-0.12px;}
#t2w_10{left:142px;bottom:681px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_10{left:342px;bottom:681px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2y_10{left:801px;bottom:681px;letter-spacing:-0.18px;}
#t2z_10{left:69px;bottom:666px;letter-spacing:-0.12px;}
#t30_10{left:142px;bottom:666px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t31_10{left:306px;bottom:666px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t32_10{left:801px;bottom:666px;letter-spacing:-0.18px;}
#t33_10{left:69px;bottom:651px;letter-spacing:-0.12px;}
#t34_10{left:161px;bottom:651px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t35_10{left:318px;bottom:651px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t36_10{left:801px;bottom:651px;letter-spacing:-0.18px;}
#t37_10{left:69px;bottom:635px;letter-spacing:-0.12px;}
#t38_10{left:161px;bottom:635px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t39_10{left:306px;bottom:635px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3a_10{left:801px;bottom:635px;letter-spacing:-0.18px;}
#t3b_10{left:69px;bottom:620px;letter-spacing:-0.12px;}
#t3c_10{left:161px;bottom:620px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3d_10{left:336px;bottom:620px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#t3e_10{left:801px;bottom:620px;letter-spacing:-0.18px;}
#t3f_10{left:69px;bottom:605px;letter-spacing:-0.12px;}
#t3g_10{left:161px;bottom:605px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3h_10{left:342px;bottom:605px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3i_10{left:801px;bottom:605px;letter-spacing:-0.18px;}
#t3j_10{left:69px;bottom:590px;letter-spacing:-0.12px;}
#t3k_10{left:142px;bottom:590px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3l_10{left:306px;bottom:590px;letter-spacing:-0.05px;}
#t3m_10{left:801px;bottom:590px;letter-spacing:-0.18px;}
#t3n_10{left:69px;bottom:574px;letter-spacing:-0.13px;}
#t3o_10{left:124px;bottom:574px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3p_10{left:348px;bottom:574px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3q_10{left:801px;bottom:574px;letter-spacing:-0.17px;}
#t3r_10{left:69px;bottom:559px;letter-spacing:-0.13px;}
#t3s_10{left:124px;bottom:559px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t3t_10{left:270px;bottom:559px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3u_10{left:801px;bottom:559px;letter-spacing:-0.17px;}
#t3v_10{left:69px;bottom:544px;letter-spacing:-0.12px;}
#t3w_10{left:142px;bottom:544px;letter-spacing:-0.12px;}
#t3x_10{left:522px;bottom:544px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3y_10{left:801px;bottom:544px;letter-spacing:-0.18px;}
#t3z_10{left:69px;bottom:529px;letter-spacing:-0.12px;}
#t40_10{left:142px;bottom:529px;letter-spacing:-0.12px;}
#t41_10{left:510px;bottom:529px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t42_10{left:801px;bottom:529px;letter-spacing:-0.18px;}
#t43_10{left:69px;bottom:513px;letter-spacing:-0.12px;}
#t44_10{left:142px;bottom:513px;letter-spacing:-0.11px;}
#t45_10{left:366px;bottom:513px;letter-spacing:-0.06px;}
#t46_10{left:801px;bottom:513px;letter-spacing:-0.18px;}
#t47_10{left:69px;bottom:498px;letter-spacing:-0.12px;}
#t48_10{left:161px;bottom:498px;letter-spacing:-0.11px;}
#t49_10{left:330px;bottom:498px;letter-spacing:-0.06px;}
#t4a_10{left:801px;bottom:498px;letter-spacing:-0.18px;}
#t4b_10{left:69px;bottom:483px;letter-spacing:-0.12px;}
#t4c_10{left:142px;bottom:483px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4d_10{left:384px;bottom:483px;letter-spacing:-0.05px;}
#t4e_10{left:801px;bottom:483px;letter-spacing:-0.18px;}
#t4f_10{left:69px;bottom:467px;letter-spacing:-0.13px;}
#t4g_10{left:142px;bottom:467px;letter-spacing:-0.11px;}
#t4h_10{left:378px;bottom:467px;letter-spacing:-0.06px;}
#t4i_10{left:801px;bottom:467px;letter-spacing:-0.18px;}
#t4j_10{left:69px;bottom:452px;letter-spacing:-0.13px;}
#t4k_10{left:142px;bottom:452px;letter-spacing:-0.11px;}
#t4l_10{left:312px;bottom:452px;letter-spacing:-0.06px;}
#t4m_10{left:801px;bottom:452px;letter-spacing:-0.18px;}
#t4n_10{left:69px;bottom:437px;letter-spacing:-0.12px;}
#t4o_10{left:161px;bottom:437px;letter-spacing:-0.11px;}
#t4p_10{left:468px;bottom:437px;letter-spacing:-0.06px;}
#t4q_10{left:801px;bottom:437px;letter-spacing:-0.18px;}
#t4r_10{left:69px;bottom:422px;letter-spacing:-0.13px;}
#t4s_10{left:124px;bottom:422px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4t_10{left:258px;bottom:422px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4u_10{left:801px;bottom:422px;letter-spacing:-0.17px;}
#t4v_10{left:69px;bottom:406px;letter-spacing:-0.14px;}
#t4w_10{left:124px;bottom:406px;letter-spacing:-0.13px;}
#t4x_10{left:684px;bottom:406px;letter-spacing:-0.06px;}
#t4y_10{left:801px;bottom:406px;letter-spacing:-0.14px;}
#t4z_10{left:69px;bottom:391px;letter-spacing:-0.15px;}
#t50_10{left:142px;bottom:391px;letter-spacing:-0.13px;}
#t51_10{left:270px;bottom:391px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t52_10{left:801px;bottom:391px;letter-spacing:-0.18px;}
#t53_10{left:69px;bottom:376px;letter-spacing:-0.15px;}
#t54_10{left:124px;bottom:376px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t55_10{left:330px;bottom:376px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t56_10{left:801px;bottom:376px;letter-spacing:-0.17px;}
#t57_10{left:69px;bottom:360px;letter-spacing:-0.15px;}
#t58_10{left:142px;bottom:360px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t59_10{left:342px;bottom:360px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5a_10{left:801px;bottom:360px;letter-spacing:-0.18px;}
#t5b_10{left:69px;bottom:345px;letter-spacing:-0.15px;}
#t5c_10{left:142px;bottom:345px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5d_10{left:324px;bottom:345px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5e_10{left:801px;bottom:345px;letter-spacing:-0.18px;}
#t5f_10{left:69px;bottom:330px;letter-spacing:-0.15px;}
#t5g_10{left:124px;bottom:330px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5h_10{left:282px;bottom:330px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5i_10{left:801px;bottom:330px;letter-spacing:-0.17px;}
#t5j_10{left:69px;bottom:315px;letter-spacing:-0.15px;}
#t5k_10{left:142px;bottom:315px;letter-spacing:-0.12px;}
#t5l_10{left:360px;bottom:315px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5m_10{left:801px;bottom:315px;letter-spacing:-0.18px;}
#t5n_10{left:69px;bottom:299px;letter-spacing:-0.14px;}
#t5o_10{left:160px;bottom:299px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5p_10{left:378px;bottom:299px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5q_10{left:801px;bottom:299px;letter-spacing:-0.18px;}
#t5r_10{left:69px;bottom:284px;letter-spacing:-0.14px;}
#t5s_10{left:160px;bottom:284px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5t_10{left:348px;bottom:284px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5u_10{left:801px;bottom:284px;letter-spacing:-0.18px;}
#t5v_10{left:69px;bottom:269px;letter-spacing:-0.15px;}
#t5w_10{left:160px;bottom:269px;letter-spacing:-0.12px;}
#t5x_10{left:294px;bottom:269px;letter-spacing:-0.06px;}
#t5y_10{left:801px;bottom:269px;letter-spacing:-0.18px;}
#t5z_10{left:69px;bottom:254px;letter-spacing:-0.15px;}
#t60_10{left:142px;bottom:254px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t61_10{left:306px;bottom:254px;letter-spacing:-0.05px;}
#t62_10{left:801px;bottom:254px;letter-spacing:-0.18px;}
#t63_10{left:69px;bottom:238px;letter-spacing:-0.15px;}
#t64_10{left:142px;bottom:238px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t65_10{left:306px;bottom:238px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t66_10{left:801px;bottom:238px;letter-spacing:-0.18px;}
#t67_10{left:69px;bottom:223px;letter-spacing:-0.15px;}
#t68_10{left:142px;bottom:223px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t69_10{left:426px;bottom:223px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6a_10{left:801px;bottom:223px;letter-spacing:-0.18px;}
#t6b_10{left:69px;bottom:208px;letter-spacing:-0.15px;}
#t6c_10{left:142px;bottom:208px;letter-spacing:-0.12px;}
#t6d_10{left:288px;bottom:208px;letter-spacing:-0.06px;}
#t6e_10{left:801px;bottom:208px;letter-spacing:-0.18px;}
#t6f_10{left:69px;bottom:192px;letter-spacing:-0.15px;}
#t6g_10{left:160px;bottom:192px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6h_10{left:246px;bottom:192px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6i_10{left:801px;bottom:192px;letter-spacing:-0.18px;}
#t6j_10{left:142px;bottom:177px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6k_10{left:258px;bottom:177px;letter-spacing:-0.06px;}
#t6l_10{left:802px;bottom:177px;letter-spacing:-0.13px;}
#t6m_10{left:142px;bottom:160px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6n_10{left:372px;bottom:160px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6o_10{left:802px;bottom:160px;letter-spacing:-0.13px;}
#t6p_10{left:142px;bottom:144px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6q_10{left:378px;bottom:144px;letter-spacing:-0.06px;}
#t6r_10{left:802px;bottom:144px;letter-spacing:-0.13px;}
#t6s_10{left:142px;bottom:127px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6t_10{left:432px;bottom:127px;letter-spacing:-0.06px;}
#t6u_10{left:802px;bottom:127px;letter-spacing:-0.13px;}
#t6v_10{left:69px;bottom:110px;letter-spacing:-0.14px;}
#t6w_10{left:142px;bottom:110px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6x_10{left:402px;bottom:110px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6y_10{left:801px;bottom:110px;letter-spacing:-0.18px;}

.s1_10{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_10{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_10{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_10{font-size:12px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s5_10{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts10" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg10Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg10" style="-webkit-user-select: none;"><object width="935" height="1210" data="10/10.svg" type="image/svg+xml" id="pdf10" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_10" class="t s1_10">CONTENTS </span>
<span id="t2_10" class="t s2_10">x </span><span id="t3_10" class="t s3_10">Vol. 3A </span>
<span id="t4_10" class="t s4_10">PAGE </span>
<span id="t5_10" class="t s5_10">CHAPTER 11 </span>
<span id="t6_10" class="t s5_10">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t7_10" class="t s2_10">11.1 </span><span id="t8_10" class="t s2_10">LOCAL AND I/O APIC OVERVIEW </span><span id="t9_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ta_10" class="t s2_10">11-1 </span>
<span id="tb_10" class="t s2_10">11.2 </span><span id="tc_10" class="t s2_10">SYSTEM BUS VS. APIC BUS </span><span id="td_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="te_10" class="t s2_10">11-3 </span>
<span id="tf_10" class="t s2_10">11.3 </span><span id="tg_10" class="t s2_10">THE INTEL® 82489DX EXTERNAL APIC, THE APIC, THE XAPIC, AND THE X2APIC </span><span id="th_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ti_10" class="t s2_10">11-4 </span>
<span id="tj_10" class="t s2_10">11.4 </span><span id="tk_10" class="t s2_10">LOCAL APIC </span><span id="tl_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tm_10" class="t s2_10">11-4 </span>
<span id="tn_10" class="t s2_10">11.4.1 </span><span id="to_10" class="t s2_10">The Local APIC Block Diagram </span><span id="tp_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tq_10" class="t s2_10">11-4 </span>
<span id="tr_10" class="t s2_10">11.4.2 </span><span id="ts_10" class="t s2_10">Presence of the Local APIC </span><span id="tt_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tu_10" class="t s2_10">11-7 </span>
<span id="tv_10" class="t s2_10">11.4.3 </span><span id="tw_10" class="t s2_10">Enabling or Disabling the Local APIC </span><span id="tx_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ty_10" class="t s2_10">11-7 </span>
<span id="tz_10" class="t s2_10">11.4.4 </span><span id="t10_10" class="t s2_10">Local APIC Status and Location </span><span id="t11_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t12_10" class="t s2_10">11-8 </span>
<span id="t13_10" class="t s2_10">11.4.5 </span><span id="t14_10" class="t s2_10">Relocating the Local APIC Registers </span><span id="t15_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t16_10" class="t s2_10">11-9 </span>
<span id="t17_10" class="t s2_10">11.4.6 </span><span id="t18_10" class="t s2_10">Local APIC ID </span><span id="t19_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1a_10" class="t s2_10">11-9 </span>
<span id="t1b_10" class="t s2_10">11.4.7 </span><span id="t1c_10" class="t s2_10">Local APIC State </span><span id="t1d_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1e_10" class="t s2_10">11-10 </span>
<span id="t1f_10" class="t s2_10">11.4.7.1 </span><span id="t1g_10" class="t s2_10">Local APIC State After Power-Up or Reset </span><span id="t1h_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1i_10" class="t s2_10">11-10 </span>
<span id="t1j_10" class="t s2_10">11.4.7.2 </span><span id="t1k_10" class="t s2_10">Local APIC State After It Has Been Software Disabled </span><span id="t1l_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1m_10" class="t s2_10">11-10 </span>
<span id="t1n_10" class="t s2_10">11.4.7.3 </span><span id="t1o_10" class="t s2_10">Local APIC State After an INIT Reset (“Wait-for-SIPI” State) </span><span id="t1p_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1q_10" class="t s2_10">11-10 </span>
<span id="t1r_10" class="t s2_10">11.4.7.4 </span><span id="t1s_10" class="t s2_10">Local APIC State After It Receives an INIT-Deassert IPI </span><span id="t1t_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1u_10" class="t s2_10">11-11 </span>
<span id="t1v_10" class="t s2_10">11.4.8 </span><span id="t1w_10" class="t s2_10">Local APIC Version Register </span><span id="t1x_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1y_10" class="t s2_10">11-11 </span>
<span id="t1z_10" class="t s2_10">11.5 </span><span id="t20_10" class="t s2_10">HANDLING LOCAL INTERRUPTS </span><span id="t21_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t22_10" class="t s2_10">11-12 </span>
<span id="t23_10" class="t s2_10">11.5.1 </span><span id="t24_10" class="t s2_10">Local Vector Table </span><span id="t25_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t26_10" class="t s2_10">11-12 </span>
<span id="t27_10" class="t s2_10">11.5.2 </span><span id="t28_10" class="t s2_10">Valid Interrupt Vectors </span><span id="t29_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2a_10" class="t s2_10">11-15 </span>
<span id="t2b_10" class="t s2_10">11.5.3 </span><span id="t2c_10" class="t s2_10">Error Handling </span><span id="t2d_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2e_10" class="t s2_10">11-15 </span>
<span id="t2f_10" class="t s2_10">11.5.4 </span><span id="t2g_10" class="t s2_10">APIC Timer </span><span id="t2h_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2i_10" class="t s2_10">11-16 </span>
<span id="t2j_10" class="t s2_10">11.5.4.1 </span><span id="t2k_10" class="t s2_10">TSC-Deadline Mode </span><span id="t2l_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2m_10" class="t s2_10">11-17 </span>
<span id="t2n_10" class="t s2_10">11.5.5 </span><span id="t2o_10" class="t s2_10">Local Interrupt Acceptance </span><span id="t2p_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2q_10" class="t s2_10">11-18 </span>
<span id="t2r_10" class="t s2_10">11.6 </span><span id="t2s_10" class="t s2_10">ISSUING INTERPROCESSOR INTERRUPTS</span><span id="t2t_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2u_10" class="t s2_10">11-19 </span>
<span id="t2v_10" class="t s2_10">11.6.1 </span><span id="t2w_10" class="t s2_10">Interrupt Command Register (ICR) </span><span id="t2x_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2y_10" class="t s2_10">11-19 </span>
<span id="t2z_10" class="t s2_10">11.6.2 </span><span id="t30_10" class="t s2_10">Determining IPI Destination </span><span id="t31_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t32_10" class="t s2_10">11-22 </span>
<span id="t33_10" class="t s2_10">11.6.2.1 </span><span id="t34_10" class="t s2_10">Physical Destination Mode </span><span id="t35_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t36_10" class="t s2_10">11-23 </span>
<span id="t37_10" class="t s2_10">11.6.2.2 </span><span id="t38_10" class="t s2_10">Logical Destination Mode</span><span id="t39_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3a_10" class="t s2_10">11-23 </span>
<span id="t3b_10" class="t s2_10">11.6.2.3 </span><span id="t3c_10" class="t s2_10">Broadcast/Self Delivery Mode </span><span id="t3d_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3e_10" class="t s2_10">11-25 </span>
<span id="t3f_10" class="t s2_10">11.6.2.4 </span><span id="t3g_10" class="t s2_10">Lowest Priority Delivery Mode </span><span id="t3h_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3i_10" class="t s2_10">11-25 </span>
<span id="t3j_10" class="t s2_10">11.6.3 </span><span id="t3k_10" class="t s2_10">IPI Delivery and Acceptance </span><span id="t3l_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3m_10" class="t s2_10">11-26 </span>
<span id="t3n_10" class="t s2_10">11.7 </span><span id="t3o_10" class="t s2_10">SYSTEM AND APIC BUS ARBITRATION </span><span id="t3p_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3q_10" class="t s2_10">11-26 </span>
<span id="t3r_10" class="t s2_10">11.8 </span><span id="t3s_10" class="t s2_10">HANDLING INTERRUPTS </span><span id="t3t_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3u_10" class="t s2_10">11-26 </span>
<span id="t3v_10" class="t s2_10">11.8.1 </span><span id="t3w_10" class="t s2_10">Interrupt Handling with the Pentium 4 and Intel Xeon Processors </span><span id="t3x_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3y_10" class="t s2_10">11-27 </span>
<span id="t3z_10" class="t s2_10">11.8.2 </span><span id="t40_10" class="t s2_10">Interrupt Handling with the P6 Family and Pentium Processors </span><span id="t41_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t42_10" class="t s2_10">11-27 </span>
<span id="t43_10" class="t s2_10">11.8.3 </span><span id="t44_10" class="t s2_10">Interrupt, Task, and Processor Priority </span><span id="t45_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t46_10" class="t s2_10">11-28 </span>
<span id="t47_10" class="t s2_10">11.8.3.1 </span><span id="t48_10" class="t s2_10">Task and Processor Priorities</span><span id="t49_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4a_10" class="t s2_10">11-29 </span>
<span id="t4b_10" class="t s2_10">11.8.4 </span><span id="t4c_10" class="t s2_10">Interrupt Acceptance for Fixed Interrupts </span><span id="t4d_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4e_10" class="t s2_10">11-30 </span>
<span id="t4f_10" class="t s2_10">11.8.5 </span><span id="t4g_10" class="t s2_10">Signaling Interrupt Servicing Completion </span><span id="t4h_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4i_10" class="t s2_10">11-31 </span>
<span id="t4j_10" class="t s2_10">11.8.6 </span><span id="t4k_10" class="t s2_10">Task Priority in IA-32e Mode </span><span id="t4l_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4m_10" class="t s2_10">11-31 </span>
<span id="t4n_10" class="t s2_10">11.8.6.1 </span><span id="t4o_10" class="t s2_10">Interaction of Task Priorities between CR8 and APIC </span><span id="t4p_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4q_10" class="t s2_10">11-32 </span>
<span id="t4r_10" class="t s2_10">11.9 </span><span id="t4s_10" class="t s2_10">SPURIOUS INTERRUPT </span><span id="t4t_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4u_10" class="t s2_10">11-32 </span>
<span id="t4v_10" class="t s2_10">11.10 </span><span id="t4w_10" class="t s2_10">APIC BUS MESSAGE PASSING MECHANISM AND PROTOCOL (P6 FAMILY, PENTIUM PROCESSORS) </span><span id="t4x_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . </span><span id="t4y_10" class="t s2_10">11-33 </span>
<span id="t4z_10" class="t s2_10">11.10.1 </span><span id="t50_10" class="t s2_10">Bus Message Formats </span><span id="t51_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t52_10" class="t s2_10">11-34 </span>
<span id="t53_10" class="t s2_10">11.11 </span><span id="t54_10" class="t s2_10">MESSAGE SIGNALLED INTERRUPTS </span><span id="t55_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t56_10" class="t s2_10">11-34 </span>
<span id="t57_10" class="t s2_10">11.11.1 </span><span id="t58_10" class="t s2_10">Message Address Register Format </span><span id="t59_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5a_10" class="t s2_10">11-34 </span>
<span id="t5b_10" class="t s2_10">11.11.2 </span><span id="t5c_10" class="t s2_10">Message Data Register Format </span><span id="t5d_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5e_10" class="t s2_10">11-35 </span>
<span id="t5f_10" class="t s2_10">11.12 </span><span id="t5g_10" class="t s2_10">EXTENDED XAPIC (X2APIC) </span><span id="t5h_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5i_10" class="t s2_10">11-36 </span>
<span id="t5j_10" class="t s2_10">11.12.1 </span><span id="t5k_10" class="t s2_10">Detecting and Enabling x2APIC Mode </span><span id="t5l_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5m_10" class="t s2_10">11-37 </span>
<span id="t5n_10" class="t s2_10">11.12.1.1 </span><span id="t5o_10" class="t s2_10">Instructions to Access APIC Registers </span><span id="t5p_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5q_10" class="t s2_10">11-37 </span>
<span id="t5r_10" class="t s2_10">11.12.1.2 </span><span id="t5s_10" class="t s2_10">x2APIC Register Address Space </span><span id="t5t_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5u_10" class="t s2_10">11-38 </span>
<span id="t5v_10" class="t s2_10">11.12.1.3 </span><span id="t5w_10" class="t s2_10">Reserved Bit Checking </span><span id="t5x_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5y_10" class="t s2_10">11-40 </span>
<span id="t5z_10" class="t s2_10">11.12.2 </span><span id="t60_10" class="t s2_10">x2APIC Register Availability </span><span id="t61_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t62_10" class="t s2_10">11-40 </span>
<span id="t63_10" class="t s2_10">11.12.3 </span><span id="t64_10" class="t s2_10">MSR Access in x2APIC Mode</span><span id="t65_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t66_10" class="t s2_10">11-40 </span>
<span id="t67_10" class="t s2_10">11.12.4 </span><span id="t68_10" class="t s2_10">VM-Exit Controls for MSRs and x2APIC Registers </span><span id="t69_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t6a_10" class="t s2_10">11-41 </span>
<span id="t6b_10" class="t s2_10">11.12.5 </span><span id="t6c_10" class="t s2_10">x2APIC State Transitions</span><span id="t6d_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t6e_10" class="t s2_10">11-41 </span>
<span id="t6f_10" class="t s2_10">11.12.5.1 </span><span id="t6g_10" class="t s2_10">x2APIC States </span><span id="t6h_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t6i_10" class="t s2_10">11-41 </span>
<span id="t6j_10" class="t s2_10">x2APIC After Reset </span><span id="t6k_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6l_10" class="t s2_10">11-42 </span>
<span id="t6m_10" class="t s2_10">x2APIC Transitions From x2APIC Mode </span><span id="t6n_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6o_10" class="t s2_10">11-42 </span>
<span id="t6p_10" class="t s2_10">x2APIC Transitions From Disabled Mode </span><span id="t6q_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6r_10" class="t s2_10">11-43 </span>
<span id="t6s_10" class="t s2_10">State Changes From xAPIC Mode to x2APIC Mode </span><span id="t6t_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6u_10" class="t s2_10">11-43 </span>
<span id="t6v_10" class="t s2_10">11.12.6 </span><span id="t6w_10" class="t s2_10">Routing of Device Interrupts in x2APIC Mode</span><span id="t6x_10" class="t s2_10">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t6y_10" class="t s2_10">11-43 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
