module TopModule(
    input clk,
    input reset,
    input slowena,
    output reg [3:0] q
);

    always @(posedge clk) begin : blk_1
        if (reset)
            q <= 4'd0;
        else if (slowena) begin
            if (q == 4'd9)
                q <= 4'd0;
            else
                q <= q + 4'd1;
        end
    end

    initial begin : blk_2
        q = 4'd0;
    end

endmodule
