git clone --depth 1 --no-tags https://github.com/rowannaguib/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771101255
git clone --depth 1 --no-tags https://github.com/Mahjabeen632/lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773892828
git clone --depth 1 --no-tags https://github.com/PrintedElectronics/Fault_Sensitivity_Analysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770970099
git clone --depth 1 --no-tags https://github.com/asimahsan1990/Cadence-Exersice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771552619
git clone --depth 1 --no-tags https://github.com/VijayKotagiri08/Fifo_mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771187134
git clone --depth 1 --no-tags https://github.com/mohit-verma-mv/Configurable-Testbench-Topology-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769517454
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/fifo_queue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770026950
git clone --depth 1 --no-tags https://github.com/MameMame777/verilator_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769586383
git clone --depth 1 --no-tags https://github.com/Vinod971/My-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777418936
git clone --depth 1 --no-tags https://github.com/VishnuMadupoju/Ooops_Based_Dual_Tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777321174
git clone --depth 1 --no-tags https://github.com/gunnchOS3k/eg3573_lab3_6443.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777857301
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/Half-Adder-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779902608
git clone --depth 1 --no-tags https://github.com/MurchanaSaikia/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779769099
git clone --depth 1 --no-tags https://github.com/mikhailkhokhlov/elastic-buffers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780533657
git clone --depth 1 --no-tags https://github.com/nandish-jha/xswitch-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780742739
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/final-project-ece-251-spring-2024-computer_design_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781120595
git clone --depth 1 --no-tags https://github.com/foziD123/Scalable-Hardware-Accelerator-for-Personalized-Stress-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781490323
git clone --depth 1 --no-tags https://github.com/andey-robins/dcu-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775593228
git clone --depth 1 --no-tags https://github.com/MatveyVisotsky/MIPS-1-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781630468
git clone --depth 1 --no-tags https://github.com/begumfilizoz/UARTDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782913687
git clone --depth 1 --no-tags https://github.com/saran-r21/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784443881
git clone --depth 1 --no-tags https://github.com/romanirofaeil/ALU_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782808084
git clone --depth 1 --no-tags https://github.com/2024-Spring-SoC/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779176162
git clone --depth 1 --no-tags https://github.com/jelenar-vtool/CRC_engin_env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781875819
git clone --depth 1 --no-tags https://github.com/mcalmidi/CSE469.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778061741
git clone --depth 1 --no-tags https://github.com/Danpythonman/fpga-super-mario.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773521399
git clone --depth 1 --no-tags https://github.com/volsax/async_fifo_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784565425
git clone --depth 1 --no-tags https://github.com/rdroid-27/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781228976
git clone --depth 1 --no-tags https://github.com/SalamatinVV/Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783341073
git clone --depth 1 --no-tags https://github.com/JiteshNayak2004/JFPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776090262
git clone --depth 1 --no-tags https://github.com/Ariel424/UVM-Verification-of-D-FF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785657126
git clone --depth 1 --no-tags https://github.com/geanjrii/Cafeteira.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785966406
git clone --depth 1 --no-tags https://github.com/Lenin8880/AHB2APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786009826
git clone --depth 1 --no-tags https://github.com/sorukohi/i2c-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772082159
git clone --depth 1 --no-tags https://github.com/dhanush-kumar-invo/SingleCycle_riscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773385093
git clone --depth 1 --no-tags https://github.com/NAQI-UL-HASSAN/Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773988227
git clone --depth 1 --no-tags https://github.com/dmitrodem/axi_udp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772601088
git clone --depth 1 --no-tags https://github.com/Stork1323/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771376168
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/fork_joinany.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775299150
git clone --depth 1 --no-tags https://github.com/kelbor-khal/100days_RTL_challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774345503
git clone --depth 1 --no-tags https://github.com/Shiba0228/Frequency-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/777082566
git clone --depth 1 --no-tags https://github.com/gskip17/uart-sha-tinytapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768638608
git clone --depth 1 --no-tags https://github.com/Ludini1/max-finder-system-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768522531
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/Packed_Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768463903
git clone --depth 1 --no-tags https://github.com/Navneet-Singh20/APB_Protocol_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768473237
git clone --depth 1 --no-tags https://github.com/Pal-A-Patel/-VerificationOfDUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770738749
git clone --depth 1 --no-tags https://github.com/dcmid/pulse_cdc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770896702
git clone --depth 1 --no-tags https://github.com/tlianidis/EEK23_Present_Cipher_Encryption_Core_Lianidis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770009822
git clone --depth 1 --no-tags https://github.com/Srivathsa2304/4KB_BOUNDARY_AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778615472
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab2_ex3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778720002
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab1_ex1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776421991
git clone --depth 1 --no-tags https://github.com/mohamedhossam184/TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780099477
git clone --depth 1 --no-tags https://github.com/FordMiki/hardware-artificial-neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779692579
git clone --depth 1 --no-tags https://github.com/argval/Car-Headlight-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781966619
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782173483
git clone --depth 1 --no-tags https://github.com/KULeuven-MICAS/mem_def.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771517849
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab3-Structural.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784848688
git clone --depth 1 --no-tags https://github.com/cleverever/sequential-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782772997
git clone --depth 1 --no-tags https://github.com/slmnemo/verilator_hierarchical_testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784968005
git clone --depth 1 --no-tags https://github.com/24x7fpga/MIPsSingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783785582
git clone --depth 1 --no-tags https://github.com/ismartsid/Design_and_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783151429
git clone --depth 1 --no-tags https://github.com/ndstung/273_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784379039
git clone --depth 1 --no-tags https://github.com/andytu101/Viterbi-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785031866
git clone --depth 1 --no-tags https://github.com/elisavetpaltidou/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784861769
git clone --depth 1 --no-tags https://github.com/deb366/SVbasics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784783736
git clone --depth 1 --no-tags https://github.com/expologtechno/APB_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773662139
git clone --depth 1 --no-tags https://github.com/mleiwe/TransposonDetection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775873672
git clone --depth 1 --no-tags https://github.com/aGhandhii/EE-470.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/785345777
git clone --depth 1 --no-tags https://github.com/karthik5102001/SPI_Protocol--SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784188613
git clone --depth 1 --no-tags https://github.com/yangmichaely/VerilogPractice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782744811
git clone --depth 1 --no-tags https://github.com/karnatiraviteja/comb_ckt_mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/786088601
git clone --depth 1 --no-tags https://github.com/AW5178/riscv-implementations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767838574
git clone --depth 1 --no-tags https://github.com/andreywhccc/ENV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769985599
git clone --depth 1 --no-tags https://github.com/madepalliSriVenkataKrishnaPraveen/Router1x3-Test-bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772282395
git clone --depth 1 --no-tags https://github.com/Benjayson1218/CPEN-211.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772356016
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774014416
git clone --depth 1 --no-tags https://github.com/wfhcv/uvm-adder-without-scoreboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774724346
git clone --depth 1 --no-tags https://github.com/PNatarajan123/SLC3_Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774626186
git clone --depth 1 --no-tags https://github.com/FenixVu442/MIPS-Single-Cycle-CPU-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775135836
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/Clock-division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774924866
git clone --depth 1 --no-tags https://github.com/sooyounga/usb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775711447
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/fork_joinnone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776112721
git clone --depth 1 --no-tags https://github.com/xieyudi/sv-4-verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776207517
git clone --depth 1 --no-tags https://github.com/karaca-i/UART_Communication_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776173264
git clone --depth 1 --no-tags https://github.com/JPflat/ps2_keyboard_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776324333
git clone --depth 1 --no-tags https://github.com/BNiVeDiTa29/Formal-Verification-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770627967
git clone --depth 1 --no-tags https://github.com/gunnchOS3k/lab1_eg3573_ece_6443.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778523272
git clone --depth 1 --no-tags https://github.com/vincentzhang6130/My-First-UVM-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778894067
git clone --depth 1 --no-tags https://github.com/damar-marin/fpga-expendedora.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779102472
git clone --depth 1 --no-tags https://github.com/JuniorBrice/PARAMETERIZED-ASYNC-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778942541
git clone --depth 1 --no-tags https://github.com/Shakil06/EEE458_VLSICircuitsDesignIILab_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779831463
