# RISC-V Single Cycle Processor (RV32I)

## Overview ğŸ“Œ
This project presents the design and implementation of a **32-bit RISC-V Single Cycle Processor** compliant with the **RV32I base integer instruction set**.  
The processor is developed using **Verilog HDL**, functionally verified through simulation, and synthesized to validate logical correctness and hardware feasibility.

In a single-cycle architecture, **each instruction completes execution in one clock cycle**, making this design simple, deterministic, and ideal for understanding processor fundamentals.

---

## Key Features âœ¨
- RV32I compliant instruction execution  
- Single-cycle datapath architecture  
- Supports arithmetic, logical, memory, branch, and jump instructions  
- Modular and hierarchical Verilog design  
- Verified using simulation waveforms  
- Successfully synthesized netlist  

---

## Processor Architecture ğŸ—ï¸
The processor follows a **single-cycle datapath**, where instruction fetch, decode, execute, memory access, and write-back occur within one clock cycle.

### Major Components:
- Program Counter (PC)  
- Instruction Memory  
- Register File  
- Immediate Generator  
- Control Unit  
- Arithmetic Logic Unit (ALU)  
- Data Memory  
- Write-Back Multiplexer  

### Architecture Diagram
<p align="center">
  <img src="Images/Architecture_diagram.jpg" alt=" Pin diagram" width="800">
</p>

---

## Supported Instruction Set (RV32I) 
The processor supports the **RISC-V RV32I base integer instruction set**.

### Instruction Types:
- **R-Type** â€“ Register-register arithmetic and logical operations  
- **I-Type** â€“ Immediate arithmetic, load, and jump-register instructions  
- **S-Type** â€“ Store instructions  
- **B-Type** â€“ Conditional branch instructions  
- **U-Type** â€“ Upper immediate instructions  
- **J-Type** â€“ Jump instructions  

### Instruction Set Summary
<p align="center">
  <img src="Images/instruction_set_summary.jpg" alt=" Pin diagram" width="800">
</p>

---

## Simulation & Verification
The design was verified using testbenches to ensure correct functionality of:
- Instruction fetch and decode  
- ALU operations  
- Register write-back  
- Branch and jump execution  
- Memory read/write operations  

### Simulation Waveforms
<p align="center">
  <img src="Images/sim.jpg" alt=" Pin diagram" width="800">
</p>

---

## Synthesis Results ğŸ› ï¸
The processor was synthesized successfully, generating a structurally correct netlist. This confirms that the RTL design is free from logical inconsistencies and is suitable for hardware implementation.

### Synthesized Netlist
<p align="center">
  <img src="Images/synthesis_diagram1.jpg" alt=" Pin diagram" width="800">
</p>

<p align="center">
  <img src="Images/synthesis_diagram2.jpg" alt=" Pin diagram" width="800">
</p>

---

## Tools & Technologies
- Hardware Description Language: Verilog HDL
- Simulation Tools: Xilinx Vivado Simulator / ModelSim
- Synthesis Tool: Xilinx Vivado
- ISA Standard: RISC-V RV32I
- Design Methodology: RTL Design â†’ Functional Simulation â†’ Synthesis

---

## Project Structure ğŸ§©
```text
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ immediate_gen.v
â”‚   â”œâ”€â”€ datapath.v
â”‚   â””â”€â”€ top.v
â”œâ”€â”€ tb/
â”‚   â””â”€â”€ cpu_top_tb.v
â”‚   â””â”€â”€ alu_tb.v
â”‚   â””â”€â”€ branch_unit_tb.v
â”‚   â””â”€â”€ control_unit_tb.v
â”‚   â””â”€â”€ data_memory_tb.v
â”‚   â””â”€â”€ data.mem
â”‚   â””â”€â”€ immediate_gen_tb.v
â”‚   â””â”€â”€ instr_memory_tb.v
â”‚   â””â”€â”€ mux2_tb.v
â”‚   â””â”€â”€ pc_adder_tb.v
â”‚   â””â”€â”€ pc_tb.v
â”‚   â””â”€â”€ program.mem
â”‚   â””â”€â”€ register_file_tb.v
â”œâ”€â”€ images/
â”‚   â”œâ”€â”€ Architecture_diagram.jpg
â”‚   â”œâ”€â”€ instruction_set_summary.jpg
â”‚   â”œâ”€â”€ sim.jpg
â”‚   â”œâ”€â”€ synthesis_diagram1.jpg
â”‚   â””â”€â”€ synthesis_diagram2.jpg
â””â”€â”€ README.md

