TEGRA114_CLK_PLL_D2	,	V_77
pmc	,	V_46
writel_relaxed	,	F_12
pll_d2_lock	,	V_76
RST_DFLL_DVCO	,	V_141
emc_lock	,	V_99
TEGRA114_CLK_PLL_RE_OUT	,	V_84
tegra114_periph_clk_init	,	F_30
tegra114_clock_deassert_dfll_dvco_reset	,	F_48
ARRAY_SIZE	,	F_8
UTMIP_PLL_CFG1	,	V_31
tegra114_clock_tune_cpu_trimmers_high	,	F_44
UTMIP_PLL_CFG2	,	V_25
"emc_mux"	,	L_32
CPU_FINETRIM_R_FCPU_1_MASK	,	V_132
tegra114_disable_cpu_clock	,	F_37
UTMIP_PLL_CFG2_STABLE_COUNT	,	F_10
CLK_SET_RATE_GATE	,	V_57
UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN	,	V_37
"pll_re_out"	,	L_26
tegra114_cpu_clock_resume	,	F_39
node	,	V_145
tegra114_wait_cpu_in_reset	,	F_35
tegra114_osc_clk_init	,	F_1
TEGRA114_CLK_CLK_MAX	,	V_121
tegra_audio_clk_init	,	F_53
pr_err	,	F_9
tegra_clk_register_plle_tegra114	,	F_29
tegra_cpu_car_ops	,	V_152
mux_plld_out0_plld2_out0	,	V_91
init_table	,	V_120
PLLD_BASE	,	V_93
tegra114_fixed_clk_init	,	F_6
"pll_u"	,	L_16
clk_id	,	V_109
tegra114_clock_assert_dfll_dvco_reset	,	F_47
wmb	,	F_43
device_node	,	V_143
UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE	,	V_44
"pll_d"	,	L_21
"pll_m_out1"	,	L_14
clk_csite_src	,	V_115
tegra114_clock_tune_cpu_trimmers_low	,	F_45
TEGRA114_CLK_PLL_U	,	V_65
xtal_freq_count	,	V_33
i	,	V_21
TEGRA114_CLK_PLL_M	,	V_59
mux_pllmcp_clkm	,	V_97
pmc_match	,	V_146
p	,	V_103
TEGRA114_CLK_PLL_RE_VCO	,	V_81
r	,	V_131
TEGRA114_CLK_PLL_U_60M	,	V_68
TEGRA114_CLK_PLL_D	,	V_73
CLK_IS_ROOT	,	V_10
v	,	V_140
tegra_super_clk_gen4_init	,	F_55
"pll_d2_out0"	,	L_24
of_iomap	,	F_50
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN	,	V_29
TEGRA114_CLK_PLL_C	,	V_48
tegra_clk_register_pllxc	,	F_17
CPU_FINETRIM_R_FCPU_6_MASK	,	V_137
TEGRA114_CLK_PERIPH_BANKS	,	V_147
__iomem	,	T_2
pll_c3_params	,	V_54
pll_m_params	,	V_58
pll_e_params	,	V_85
pll_c2_params	,	V_52
TEGRA114_CLK_CLK_32K	,	V_17
dr	,	V_130
tegra114_input_freq	,	V_7
pll_c_params	,	V_47
CPU_FINETRIM_R_FCPU_5_MASK	,	V_136
TEGRA114_CLK_PLL_M_OUT1	,	V_61
tegra_clk_register_periph	,	F_33
reg	,	V_20
pll_p_params	,	V_111
CPU_FINETRIM_SELECT	,	V_122
tegra114_clock_tune_cpu_trimmers_init	,	F_46
pll_x_params	,	V_149
tegra114_car_barrier	,	F_42
tegra114_pll_init	,	F_16
tegra_clk_register_pll_out	,	F_19
"pll_c"	,	L_7
TEGRA114_CLK_PLL_C_OUT1	,	V_51
tegra_init_from_table	,	F_41
pll_re_lock	,	V_80
PLLU_BASE	,	V_66
tegra114_cpu_car_ops	,	V_153
readl_relaxed	,	F_2
pll_ref_div	,	V_4
tegra_clk_init	,	F_52
"clk_m_div2"	,	L_4
clk_register_mux	,	F_31
CLK_IGNORE_UNUSED	,	V_56
tegra_periph_init_data	,	V_88
name	,	V_102
"pll_re_vco"	,	L_25
PLLM_OUT	,	V_60
"pll_u_60M"	,	L_18
UTMIPLL_HW_PWRDN_CFG0	,	V_38
tegra114_clock_apply_init_table	,	F_40
OSC_CTRL_OSC_FREQ_SHIFT	,	V_8
"Can't map pmc registers\n"	,	L_36
pll_d_lock	,	V_72
clk_register_gate	,	F_26
UTMIPLL_HW_PWRDN_CFG0_IDDQ_SWCTL	,	V_43
UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE	,	V_45
UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN	,	V_30
CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_113
"clk_32k"	,	L_3
tegra_register_devclks	,	F_57
DVFS_DFLL_RESET_SHIFT	,	V_142
"clk_m_div4"	,	L_5
BIT	,	F_23
parent_names	,	V_104
"pll_m_out1_div"	,	L_13
TEGRA114_CLK_PLL_U_12M	,	V_70
clk_base	,	V_1
TEGRA114_CLK_PLL_U_48M	,	V_69
"pll_c_out1_div"	,	L_8
select	,	V_123
stable_count	,	V_26
periph	,	V_106
tegra114_cpu_clk_sctx	,	V_114
CLK_SET_RATE_NO_REPARENT	,	V_92
tegra114_clock_init	,	F_49
OSC_CTRL	,	V_5
TEGRA114_CLK_PLL_D2_OUT0	,	V_78
"pll_d_out0"	,	L_22
val	,	V_3
UTMIP_PLL_CFG1_XTAL_FREQ_COUNT	,	F_14
"xusb_ss_src"	,	L_29
clk	,	V_2
PLLC_OUT	,	V_49
UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN	,	V_35
tegra_pmc_clk_init	,	F_54
UTMIP_PLL_CFG1_FORCE_PLLU_POWERUP	,	V_36
cclkg_divider	,	V_119
__func__	,	V_24
tegra_clk_register_pllre	,	F_27
pll_ref_freq	,	V_16
osc_frequency	,	V_23
TEGRA114_CLK_CLK_M	,	V_12
tegra_add_of_provider	,	F_56
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP	,	V_42
flags	,	V_108
CPU_FINETRIM_DR	,	V_139
CLK_SOURCE_EMC	,	V_98
tegra_clk_register_pll	,	F_25
base_reg	,	V_63
tegra114_cpu_clock_suspend	,	F_38
CPU_FINETRIM_R_FCPU_2_MASK	,	V_133
CLK_SOURCE_CSITE	,	V_116
clk_register_fixed_factor	,	F_5
TEGRA114_CLK_CLK_M_DIV2	,	V_18
TEGRA114_CLK_CLK_M_DIV4	,	V_19
TEGRA114_CLK_PLL_D_OUT0	,	V_74
"xusb_ss_div2"	,	L_28
pll_u_params	,	V_62
active_delay_count	,	V_27
pll_u_lock	,	V_64
"pll_d2"	,	L_23
"%s: Unexpected oscillator freq %lu\n"	,	L_6
num_parents	,	V_105
EINVAL	,	V_9
"pll_m"	,	L_12
UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL	,	V_40
TEGRA114_CLK_DSIA_MUX	,	V_94
CLK_SET_RATE_PARENT	,	V_14
"pll_ref"	,	L_2
"pll_u_12M"	,	L_20
tegra_clk_apply_init_table	,	V_151
__init	,	T_1
TEGRA114_CLK_PLL_REF	,	V_15
udelay	,	F_15
PLLRE_BASE	,	V_82
tegra_periph_clk_list	,	V_101
enable_delay_count	,	V_32
clk_register_divider_table	,	F_28
data	,	V_89
tegra_clk_register_mc	,	F_32
tegra114_utmi_param_configure	,	F_7
pmc_base	,	V_87
of_find_matching_node	,	F_51
utmi_parameters	,	V_22
pll_re_div_table	,	V_83
UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET	,	V_39
pll_a_params	,	V_148
"clk_m"	,	L_1
u32	,	T_3
pll_d_params	,	V_71
pll_re_vco_params	,	V_79
"pll_u_48M"	,	L_19
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN	,	V_34
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN	,	V_28
offset	,	V_107
cclkg_burst	,	V_117
CPU_FINETRIM_R_FCPU_4_MASK	,	V_135
"pll_c2"	,	L_10
cpu	,	V_112
"pll_m_ud"	,	L_15
tegra_clk_register_pllm	,	F_21
"ioremap tegra114 CAR failed\n"	,	L_34
"Failed to find pmc node\n"	,	L_35
UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT	,	F_11
TEGRA114_CLK_XUSB_SS_DIV2	,	V_90
clks	,	V_11
CPU_FINETRIM_R_FCPU_3_MASK	,	V_134
np	,	V_144
TEGRA114_CLK_PLL_E_OUT0	,	V_86
PLLD2_BASE	,	V_95
TEGRA114_CLK_DSIB_MUX	,	V_96
CCLKG_BURST_POLICY	,	V_118
"pll_c3"	,	L_11
tegra114_clks	,	V_110
"dsia_mux"	,	L_30
tegra_clk_register_divider	,	F_18
devclks	,	V_150
osc_freq	,	V_6
CPU_FINETRIM_R	,	V_138
tegra_clk_register_pllc	,	F_20
"pll_c_out1"	,	L_9
pll_d2_params	,	V_75
TEGRA_DIVIDER_ROUND_UP	,	V_50
UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE	,	V_41
"dsib_mux"	,	L_31
"pll_e_out0"	,	L_27
TEGRA114_CLK_PLL_C2	,	V_53
readl	,	F_22
TEGRA114_CLK_PLL_C3	,	V_55
writel	,	F_24
CPU_FINETRIM_1_FCPU_1	,	V_124
CPU_FINETRIM_1_FCPU_2	,	V_125
WARN_ON	,	F_3
OSC_CTRL_PLL_REF_DIV_SHIFT	,	V_13
tegra_periph_clk_init	,	F_34
TEGRA114_CLK_MC	,	V_100
CPU_FINETRIM_1_FCPU_3	,	V_126
CPU_FINETRIM_1_FCPU_4	,	V_127
"pll_u_480M"	,	L_17
CPU_FINETRIM_1_FCPU_5	,	V_128
TEGRA114_CLK_PLL_U_480M	,	V_67
"mc"	,	L_33
CPU_FINETRIM_1_FCPU_6	,	V_129
clk_register_fixed_rate	,	F_4
UTMIP_PLL_CFG1_ENABLE_DLY_COUNT	,	F_13
cpu_relax	,	F_36
