# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do PROC-ECE_ASYNC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/quent/Desktop/RSICV\ code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1m_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:47 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1m_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 08:37:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 08:37:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 08:37:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 08:37:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 08:37:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 08:37:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:37:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 08:37:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  TestBenchTop
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" TestBenchTop 
# Start time: 08:37:50 on Jul 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading altera_mf.altera_mf_components
# Loading work.ram_2port(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altsyncram(translated)
# ** Warning: Design size of 20292 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: quent  Hostname: QUENTIN  ProcessID: 684
#           Attempting to use alternate WLF file "./wlft566qrr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft566qrr
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 08:40:02 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:02 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 08:40:03 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:03 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 08:40:03 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:03 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 08:40:03 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:03 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 08:40:03 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:03 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 08:40:03 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:03 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 08:40:03 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:03 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 08:40:03 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:03 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 08:40:03 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:03 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 08:40:03 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position 14  sim:/testbenchtop/iTop/instPROC/PROCinstruction
add wave -position 15  sim:/testbenchtop/iTop/instPROC/PROCoutputDM
add wave -position 16  sim:/testbenchtop/iTop/instPROC/PROCprogcounter
add wave -position 17  sim:/testbenchtop/iTop/instPROC/PROCstore
add wave -position 18  sim:/testbenchtop/iTop/instPROC/PROCload
add wave -position 19  sim:/testbenchtop/iTop/instPROC/PROCfunct3
add wave -position 20  sim:/testbenchtop/iTop/instPROC/PROCaddrDM
add wave -position 21  sim:/testbenchtop/iTop/instPROC/PROCinputDM
add wave -position 24  sim:/testbenchtop/iTop/SDRAMconverter/OUT_Address
add wave -position 25  sim:/testbenchtop/iTop/SDRAMconverter/OUT_Write_Select
add wave -position 26  sim:/testbenchtop/iTop/SDRAMconverter/OUT_Data_16
add wave -position 27  sim:/testbenchtop/iTop/SDRAMconverter/OUT_Select
add wave -position 28  sim:/testbenchtop/iTop/SDRAMconverter/OUT_DQM
add wave -position 24  sim:/testbenchtop/iTop/SDRAMconverter/Ready_32b
add wave -position 25  sim:/testbenchtop/iTop/SDRAMconverter/Data_Ready_32b
add wave -position 2  sim:/testbenchtop/iTop/minicacheInst/currentStateInit
add wave -position 25  sim:/testbenchtop/iTop/minicacheInst/currentState
add wave -position end  /testbenchtop/TabInstruction
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14343 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 16777208 is out of range 0 to 1023.
#    Time: 140821 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
add wave -position 18  sim:/testbenchtop/iTop/minicacheInst/PROCaddrDM
add wave -position 18  sim:/testbenchtop/iTop/minicacheInst/AddressDM
add wave -position 21  sim:/testbenchtop/iTop/minicacheInst/PROChold
restart
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 16777208 is out of range 0 to 1023.
#    Time: 140821 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:42 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 08:53:42 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:42 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 08:53:42 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:42 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 08:53:42 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:42 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 08:53:42 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 08:53:43 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:43 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 08:53:44 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 08:53:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:53:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 08:53:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14343 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:47 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:08:47 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:08:48 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:48 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:08:49 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:08:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:08:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:08:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:08:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:08:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:08:49 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:08:49 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
add wave -position 12  sim:/testbenchtop/iTop/SDRAMconverter/R_IN_Function3
restart
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:25:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:25:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:25:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:25:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:25:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:25:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:25:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:25:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:25:24 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:24 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:25:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:25:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14352 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 12  sim:/testbenchtop/iTop/SDRAMconverter/IN_Function3
restart
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 12  sim:/testbenchtop/iTop/SDRAMconverter/IN_Select
restart
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:38:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:38:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:38:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:38:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:38:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:38:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:38:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:38:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:38:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:38:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14352 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:54:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:54:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:54:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:54:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:54:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:54:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:54:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:54:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:54:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:41 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:41 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:41 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:41 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:41 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:41 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:41 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:41 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:41 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:54:41 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14374 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 1057 is out of range 0 to 1023.
#    Time: 143421 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:17:44 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:17:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:17:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:17:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:17:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:17:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:17:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:17:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:17:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:17:45 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14381 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:22:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:22:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:11 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:22:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:22:13 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:13 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:22:13 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:13 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:22:13 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14388 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
run -all
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# ** Error: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd(79): near ")": (vcom-1576) expecting CHARACTER or IDENTIFIER.
# ** Error: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd(80): (vcom-1136) Unknown identifier "stateInit".
# ** Error: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd(85): VHDL Compiler exiting
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:29:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:29:39 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:29:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:29:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:29:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:29:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:29:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:29:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:29:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:29:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14388 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:31:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:31:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:11 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:31:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:31:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:31:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:31:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:31:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:31:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:31:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14374 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 1057 is out of range 0 to 1023.
#    Time: 143421 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:44:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:44:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:44:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:44:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:44:11 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:11 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:44:12 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:44:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:44:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:44:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:44:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:44:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:44:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:44:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:44:12 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:12 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:44:13 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:13 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:44:13 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:13 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:44:13 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:13 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:44:13 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:13 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:44:13 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14369 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 20  sim:/testbenchtop/iTop/instPROC/PROCaddrDM
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:37 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:07:37 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:37 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:07:37 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:37 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:07:37 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:37 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:07:37 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:07:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:07:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:07:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:07:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:07:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:07:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:07:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:07:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:07:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:07:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:07:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:07:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:07:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:07:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:07:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14366 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:27 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:10:27 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:27 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:10:27 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:27 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:10:27 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:27 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:10:27 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:27 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:10:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:10:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:10:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:10:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14366 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:29:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:29:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:28 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:29:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:28 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:29:28 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:29 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:29:29 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:30 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:29:30 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:30 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:29:30 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14379 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 24  sim:/testbenchtop/iTop/instPROC/instID/IDstore
add wave -position 25  sim:/testbenchtop/iTop/instPROC/instID/IDstoreP2
add wave -position 24  sim:/testbenchtop/iTop/instPROC/instID/MuxIDstoreP2
restart
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 167621 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:09 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:37:09 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:10 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:37:10 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:10 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:37:10 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:10 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:37:10 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:10 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:37:10 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:10 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:37:10 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:10 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:37:10 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:10 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:37:10 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:10 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:37:10 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:10 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:37:10 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14379 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 167621 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
add wave -position 32  sim:/testbenchtop/iTop/instPROC/instID/IDloadP2
restart
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 167621 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:46:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:46:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:38 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:46:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:46:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:46:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:38 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:46:38 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:46:39 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:39 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:46:40 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:40 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:46:40 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14379 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 168521 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:50:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:50:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:50:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:50:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:50:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:25 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:50:25 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:50:26 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:26 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:50:27 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:27 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:50:27 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14379 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 168521 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
add wave -position 26  sim:/testbenchtop/iTop/instPROC/instID/IDstoreP2
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:18 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:59:18 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:18 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:59:18 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:18 on Jul 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:59:18 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:18 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:59:18 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:18 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:59:18 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:18 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:59:18 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:18 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:19 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:59:19 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:20 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:59:20 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:20 on Jul 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:59:20 on Jul 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14379 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 137420 ns.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:01 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:12:02 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:02 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:12:03 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:03 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:12:03 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:03 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:12:03 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:03 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:12:03 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:03 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:12:03 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:03 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:12:03 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:03 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:12:03 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14378 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 137420 ns.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:07 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:14:07 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:07 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:14:07 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:07 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:14:07 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:07 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:14:07 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:07 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:14:07 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:07 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:14:07 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:07 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:14:08 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:14:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:14:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:14:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:14:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:14:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:14:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:14:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:14:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:09 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:14:09 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:09 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:14:09 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:09 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:14:09 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:14:09 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:14:09 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14378 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
run -all
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:19:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:19:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:19:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:19:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:19:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:19:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:19:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:19:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:19:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:19:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:19:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14379 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:24:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:24:45 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:24:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:24:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:24:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:24:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:24:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:24:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:24:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:24:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:24:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14387 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position 36  sim:/testbenchtop/iTop/SDRAMconverter/R_IN_Address
restart
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 166581 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:30 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:45:30 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:30 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:45:30 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:30 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:45:30 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:31 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:45:31 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:32 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:45:32 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:32 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:45:32 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:32 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:45:32 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:45:32 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:45:32 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14386 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 137420 ns.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:33 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 09:49:33 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:33 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 09:49:33 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:33 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 09:49:33 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:33 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 09:49:33 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:33 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 09:49:34 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:34 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 09:49:35 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:35 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 09:49:35 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:49:35 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 09:49:35 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14385 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:41 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:02:41 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:41 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:02:41 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:41 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:02:41 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:41 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:02:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:02:43 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:02:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:02:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:02:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:02:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:02:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14393 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
run -all
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:27 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:09:27 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:27 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:09:27 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:27 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:09:27 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:27 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:09:27 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:27 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:09:27 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:27 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:09:27 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:27 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:09:27 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:27 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:09:28 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:09:28 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14394 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 137580 ns.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:12:50 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:12:50 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:12:50 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:12:50 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:12:50 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:12:50 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:12:50 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:12:50 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:12:50 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:50 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:51 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:51 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:51 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:51 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:51 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:51 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:51 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:51 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:12:51 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:12:51 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14392 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 137420 ns.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:17:44 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:44 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:17:45 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:17:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:17:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:17:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:17:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:17:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:17:45 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:17:45 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14394 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 137580 ns.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:15 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:20:15 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:20:16 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:20:16 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:20:16 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:20:16 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:20:16 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:20:16 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:20:16 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:20:16 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14394 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 137580 ns.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:54 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:21:54 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:55 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:21:55 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:55 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:21:55 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:55 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:21:55 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:55 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:21:55 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:55 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:21:55 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14391 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 137580 ns.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:35 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:23:35 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:35 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:23:35 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:35 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:23:35 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:35 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:23:35 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:35 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:23:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:23:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:23:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:23:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:23:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14390 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:07 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:25:08 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:08 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:25:09 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:09 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:25:09 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:09 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:25:09 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:09 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:25:09 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:09 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:25:09 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:09 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:25:09 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14389 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 137420 ns.
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:55:39 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:39 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:55:40 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:40 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:55:40 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:40 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:55:40 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:40 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:55:40 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:40 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:55:40 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:40 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:55:40 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:40 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:55:40 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14389 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 10:59:13 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:13 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 10:59:14 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:14 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 10:59:14 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:14 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 10:59:14 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:14 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 10:59:14 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:14 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 10:59:14 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:14 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 10:59:14 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:14 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 10:59:14 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:59:14 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 10:59:14 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14391 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:36 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:02:36 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:02:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:02:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:02:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:02:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:02:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:02:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:37 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:02:37 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14394 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 166581 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:37:57 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:57 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:37:58 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:58 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:37:58 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:58 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:37:58 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:58 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:37:58 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:58 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:37:58 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:58 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:37:58 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:58 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:37:58 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:58 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:37:58 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:58 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:37:58 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14394 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 166581 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 283
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 283 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:47:42 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:42 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:47:43 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:47:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:47:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:47:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:47:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:47:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:47:43 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:47:43 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14395 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 166581 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 285
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 285 Process datatestbench
# 
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work {+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db} {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db" C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1M_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity miniCache
# -- Compiling architecture archi of miniCache
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
# End time: 11:50:23 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:23 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 11:50:24 on Jul 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
# End time: 11:50:24 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Loading package simulPkg
# -- Compiling entity SDRAM_32b
# -- Compiling architecture vhdl of SDRAM_32b
# End time: 11:50:24 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SDRAM_package
# -- Compiling entity SDRAM_controller
# -- Compiling architecture vhdl of SDRAM_controller
# End time: 11:50:24 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SDRAM_package
# End time: 11:50:24 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
# End time: 11:50:24 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
# End time: 11:50:24 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBenchTop
# -- Compiling architecture VHDL of TestBenchTop
# End time: 11:50:24 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:24 on Jul 12,2022
# vcom -reportprogress 300 -93 -work work C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Loading package SDRAM_package
# -- Compiling entity Top
# -- Compiling architecture archi of Top
# End time: 11:50:24 on Jul 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.simulpkg
# Loading work.testbenchtop(vhdl)
# Loading work.sdram_package
# Loading work.top(archi)
# ** Warning: (vsim-8710) Formal port length (16) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQ'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# ** Warning: (vsim-8710) Formal port length (2) does not match component local port length (32) for port '/testbenchtop/iTop/SDRAM_DQM'.
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading work.sdram_32b(vhdl)
# Loading work.sdram_controller(vhdl)
# Loading work.minicache(archi)
# Loading work.ram_2port(syn)
# ** Warning: Design size of 14395 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbenchtop/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbenchtop/iTop/debugDisplay2(31 downto 16).
# ** Warning: (vsim-8683) Uninitialized out port /testbenchtop/iTop/instPROC/instID/IDstoreP2 has no driver.
# This port will contribute value (U) to the signal network.
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst/Memory/altsyncram_component
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbenchtop/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/minicacheInst
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /testbenchtop/iTop/SDRAMconverter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbenchtop/iTop/instPROC/instRF/gen(31)
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbenchtop/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (vsim-3734) Index value 7358496 is out of range 0 to 1023.
#    Time: 166581 ns  Iteration: 0  Process: /testbenchtop/datatestbench File: C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd
# Fatal error in Process datatestbench at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd line 285
# 
# HDL call sequence:
# Stopped at C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd 285 Process datatestbench
# 
