{ "Info" "0" "" "Successfully restored 'C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer_640_480.qar' into the 'C:\\\\Users\\\\gb438\\\\Desktop\\\\ece5760finalproject\\\\Verilog\\\\heatMapFPGAtoVGA\\\\verilog/' directory" {  } {  } 0 0 "Successfully restored 'C:/Users/gb438/Desktop/ece5760finalproject/Verilog/heatMapFPGAtoVGA/verilog/DE1_SoC_Computer_640_480.qar' into the 'C:\\\\Users\\\\gb438\\\\Desktop\\\\ece5760finalproject\\\\Verilog\\\\heatMapFPGAtoVGA\\\\verilog/' directory" 0 0 "Shell" 0 0 1683218898334 ""}
{ "Info" "0" "" "Generated report 'DE1_SoC_Computer.restore.rpt'" {  } {  } 0 0 "Generated report 'DE1_SoC_Computer.restore.rpt'" 0 0 "Shell" 0 0 1683218898334 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/programs/intelfpga/18.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/programs/intelfpga/18.1/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1683218898381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 316 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 316 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683218898381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 12:48:18 2023 " "Processing ended: Thu May 04 12:48:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683218898381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683218898381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683218898381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1683218898381 ""}
