 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 19 02:04:51 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (SDFFRQX2M)             0.59       0.59 f
  U0_RegFile/U142/Y (BUFX10M)                             0.27       0.86 f
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.86 f
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.86 f
  U0_ALU/div_37/b[6] (ALU_DW_div_uns_0)                   0.00       0.86 f
  U0_ALU/div_37/U74/Y (NOR2X12M)                          0.31       1.17 r
  U0_ALU/div_37/U3/Y (AND2X12M)                           0.24       1.42 r
  U0_ALU/div_37/U55/Y (AND2X12M)                          0.26       1.67 r
  U0_ALU/div_37/U50/Y (CLKAND2X16M)                       0.21       1.88 r
  U0_ALU/div_37/U38/Y (MX2X12M)                           0.25       2.13 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.67       2.79 r
  U0_ALU/div_37/U34/Y (AND2X6M)                           0.35       3.15 r
  U0_ALU/div_37/U62/Y (CLKMX2X4M)                         0.48       3.63 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.67       4.30 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.50       4.80 f
  U0_ALU/div_37/U2/Y (CLKAND2X6M)                         0.24       5.04 f
  U0_ALU/div_37/U1/Y (BUFX10M)                            0.24       5.28 f
  U0_ALU/div_37/U25/Y (INVX6M)                            0.16       5.44 r
  U0_ALU/div_37/U51/Y (NAND2X12M)                         0.10       5.54 f
  U0_ALU/div_37/U53/Y (NAND2X12M)                         0.16       5.70 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.67       6.37 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.47       6.84 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.38       7.21 r
  U0_ALU/div_37/U36/Y (CLKAND2X4M)                        0.40       7.61 r
  U0_ALU/div_37/U33/Y (BUFX8M)                            0.33       7.95 r
  U0_ALU/div_37/U22/Y (CLKMX2X6M)                         0.45       8.39 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)
                                                          0.54       8.93 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX4M)     0.52       9.45 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.30       9.75 f
  U0_ALU/div_37/U19/Y (AND2X12M)                          0.26      10.01 f
  U0_ALU/div_37/U10/Y (MX2X6M)                            0.36      10.37 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.43      10.80 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX8M)
                                                          0.28      11.09 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.35      11.44 f
  U0_ALU/div_37/U29/Y (NAND2X4M)                          0.22      11.66 r
  U0_ALU/div_37/U43/Y (NAND3X12M)                         0.14      11.80 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.48      12.28 f
  U0_ALU/div_37/U4/Y (CLKAND2X16M)                        0.19      12.47 f
  U0_ALU/div_37/U18/Y (BUFX24M)                           0.18      12.65 f
  U0_ALU/div_37/U12/Y (CLKMX2X12M)                        0.42      13.07 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.44      13.51 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.27      13.77 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.47      14.24 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.52      14.76 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.36      15.12 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.35      15.47 f
  U0_ALU/div_37/U28/Y (CLKAND2X6M)                        0.23      15.70 f
  U0_ALU/div_37/U5/Y (MX2X4M)                             0.27      15.97 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_1/CO (ADDFX4M)     0.63      16.60 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX8M)
                                                          0.31      16.91 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX8M)
                                                          0.28      17.20 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX8M)
                                                          0.27      17.46 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_5/CO (ADDFX4M)     0.50      17.96 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX8M)
                                                          0.31      18.27 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX8M)
                                                          0.27      18.54 f
  U0_ALU/div_37/quotient[0] (ALU_DW_div_uns_0)            0.00      18.54 f
  U0_ALU/U56/Y (AOI222X4M)                                0.65      19.19 r
  U0_ALU/U65/Y (AND3X6M)                                  0.30      19.49 r
  U0_ALU/U23/Y (NOR2X8M)                                  0.08      19.57 f
  U0_ALU/ALU_OUT_reg[0]/D (SDFFRHQX1M)                    0.00      19.57 f
  data arrival time                                                 19.57

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (SDFFRHQX1M)                   0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -19.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (SDFFRQX2M)             0.59       0.59 f
  U0_RegFile/U142/Y (BUFX10M)                             0.27       0.86 f
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.86 f
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.86 f
  U0_ALU/div_37/b[6] (ALU_DW_div_uns_0)                   0.00       0.86 f
  U0_ALU/div_37/U74/Y (NOR2X12M)                          0.31       1.17 r
  U0_ALU/div_37/U3/Y (AND2X12M)                           0.24       1.42 r
  U0_ALU/div_37/U55/Y (AND2X12M)                          0.26       1.67 r
  U0_ALU/div_37/U50/Y (CLKAND2X16M)                       0.21       1.88 r
  U0_ALU/div_37/U38/Y (MX2X12M)                           0.25       2.13 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.67       2.79 r
  U0_ALU/div_37/U34/Y (AND2X6M)                           0.35       3.15 r
  U0_ALU/div_37/U62/Y (CLKMX2X4M)                         0.48       3.63 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.67       4.30 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.50       4.80 f
  U0_ALU/div_37/U2/Y (CLKAND2X6M)                         0.24       5.04 f
  U0_ALU/div_37/U1/Y (BUFX10M)                            0.24       5.28 f
  U0_ALU/div_37/U25/Y (INVX6M)                            0.16       5.44 r
  U0_ALU/div_37/U51/Y (NAND2X12M)                         0.10       5.54 f
  U0_ALU/div_37/U53/Y (NAND2X12M)                         0.16       5.70 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.67       6.37 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.47       6.84 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.38       7.21 r
  U0_ALU/div_37/U36/Y (CLKAND2X4M)                        0.40       7.61 r
  U0_ALU/div_37/U33/Y (BUFX8M)                            0.33       7.95 r
  U0_ALU/div_37/U22/Y (CLKMX2X6M)                         0.45       8.39 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)
                                                          0.54       8.93 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX4M)     0.52       9.45 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.30       9.75 f
  U0_ALU/div_37/U19/Y (AND2X12M)                          0.26      10.01 f
  U0_ALU/div_37/U10/Y (MX2X6M)                            0.36      10.37 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.43      10.80 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX8M)
                                                          0.28      11.09 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.35      11.44 f
  U0_ALU/div_37/U29/Y (NAND2X4M)                          0.22      11.66 r
  U0_ALU/div_37/U43/Y (NAND3X12M)                         0.14      11.80 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.48      12.28 f
  U0_ALU/div_37/U4/Y (CLKAND2X16M)                        0.19      12.47 f
  U0_ALU/div_37/U18/Y (BUFX24M)                           0.18      12.65 f
  U0_ALU/div_37/U12/Y (CLKMX2X12M)                        0.42      13.07 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.44      13.51 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.27      13.77 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)     0.47      14.24 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)     0.52      14.76 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.36      15.12 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.35      15.47 f
  U0_ALU/div_37/U7/Y (AND2X8M)                            0.28      15.75 f
  U0_ALU/div_37/quotient[1] (ALU_DW_div_uns_0)            0.00      15.75 f
  U0_ALU/U138/Y (AOI222X2M)                               0.78      16.53 r
  U0_ALU/U135/Y (AOI31X2M)                                0.49      17.02 f
  U0_ALU/ALU_OUT_reg[1]/D (SDFFRQX1M)                     0.00      17.02 f
  data arrival time                                                 17.02

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.48      19.32
  data required time                                                19.32
  --------------------------------------------------------------------------
  data required time                                                19.32
  data arrival time                                                -17.02
  --------------------------------------------------------------------------
  slack (MET)                                                        2.30


  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (SDFFRQX2M)             0.58       0.58 r
  U0_RegFile/U142/Y (BUFX10M)                             0.37       0.95 r
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.95 r
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.95 r
  U0_ALU/U73/Y (CLKBUFX4M)                                0.81       1.76 r
  U0_ALU/mult_36/B[6] (ALU_DW02_mult_0)                   0.00       1.76 r
  U0_ALU/mult_36/U35/Y (CLKINVX4M)                        1.12       2.87 f
  U0_ALU/mult_36/U10/Y (NOR2X2M)                          1.08       3.96 r
  U0_ALU/mult_36/U56/Y (XOR2X1M)                          0.68       4.64 r
  U0_ALU/mult_36/S2_2_4/CO (ADDFX2M)                      0.56       5.20 r
  U0_ALU/mult_36/S2_3_4/CO (ADDFX2M)                      0.77       5.97 r
  U0_ALU/mult_36/S2_4_4/CO (ADDFX2M)                      0.77       6.73 r
  U0_ALU/mult_36/S2_5_4/CO (ADDFX2M)                      0.77       7.50 r
  U0_ALU/mult_36/S2_6_4/S (ADDFX2M)                       0.78       8.29 f
  U0_ALU/mult_36/S4_3/S (ADDFX2M)                         0.69       8.98 r
  U0_ALU/mult_36/U37/Y (CLKXOR2X2M)                       0.78       9.76 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.76 f
  U0_ALU/mult_36/FS_1/U5/Y (NOR2X2M)                      0.86      10.62 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.35 r
  U0_ALU/mult_36/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.26 r
  U0_ALU/mult_36/FS_1/U29/Y (OA21X1M)                     0.78      13.04 r
  U0_ALU/mult_36/FS_1/U2/Y (OAI21BX4M)                    0.46      13.50 f
  U0_ALU/mult_36/FS_1/U24/Y (OAI21X1M)                    0.73      14.22 r
  U0_ALU/mult_36/FS_1/U23/Y (OAI2BB1X1M)                  0.50      14.72 f
  U0_ALU/mult_36/FS_1/U8/Y (CLKXOR2X2M)                   0.54      15.26 f
  U0_ALU/mult_36/FS_1/SUM[13] (ALU_DW01_add_1)            0.00      15.26 f
  U0_ALU/mult_36/PRODUCT[15] (ALU_DW02_mult_0)            0.00      15.26 f
  U0_ALU/U90/Y (OAI2BB1X2M)                               0.40      15.66 f
  U0_ALU/ALU_OUT_reg[15]/D (SDFFRQX1M)                    0.00      15.66 f
  data arrival time                                                 15.66

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -15.66
  --------------------------------------------------------------------------
  slack (MET)                                                        3.70


  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (SDFFRQX2M)             0.58       0.58 r
  U0_RegFile/U142/Y (BUFX10M)                             0.37       0.95 r
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.95 r
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.95 r
  U0_ALU/U73/Y (CLKBUFX4M)                                0.81       1.76 r
  U0_ALU/mult_36/B[6] (ALU_DW02_mult_0)                   0.00       1.76 r
  U0_ALU/mult_36/U35/Y (CLKINVX4M)                        1.12       2.87 f
  U0_ALU/mult_36/U10/Y (NOR2X2M)                          1.08       3.96 r
  U0_ALU/mult_36/U56/Y (XOR2X1M)                          0.68       4.64 r
  U0_ALU/mult_36/S2_2_4/CO (ADDFX2M)                      0.56       5.20 r
  U0_ALU/mult_36/S2_3_4/CO (ADDFX2M)                      0.77       5.97 r
  U0_ALU/mult_36/S2_4_4/CO (ADDFX2M)                      0.77       6.73 r
  U0_ALU/mult_36/S2_5_4/CO (ADDFX2M)                      0.77       7.50 r
  U0_ALU/mult_36/S2_6_4/S (ADDFX2M)                       0.78       8.29 f
  U0_ALU/mult_36/S4_3/S (ADDFX2M)                         0.69       8.98 r
  U0_ALU/mult_36/U37/Y (CLKXOR2X2M)                       0.78       9.76 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.76 f
  U0_ALU/mult_36/FS_1/U5/Y (NOR2X2M)                      0.86      10.62 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.35 r
  U0_ALU/mult_36/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.26 r
  U0_ALU/mult_36/FS_1/U29/Y (OA21X1M)                     0.78      13.04 r
  U0_ALU/mult_36/FS_1/U2/Y (OAI21BX4M)                    0.46      13.50 f
  U0_ALU/mult_36/FS_1/U25/Y (XOR3XLM)                     0.67      14.17 f
  U0_ALU/mult_36/FS_1/SUM[12] (ALU_DW01_add_1)            0.00      14.17 f
  U0_ALU/mult_36/PRODUCT[14] (ALU_DW02_mult_0)            0.00      14.17 f
  U0_ALU/U91/Y (OAI2BB1X2M)                               0.45      14.62 f
  U0_ALU/ALU_OUT_reg[14]/D (SDFFRQX1M)                    0.00      14.62 f
  data arrival time                                                 14.62

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -14.62
  --------------------------------------------------------------------------
  slack (MET)                                                        4.74


  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (SDFFRQX2M)             0.59       0.59 f
  U0_RegFile/U142/Y (BUFX10M)                             0.27       0.86 f
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.86 f
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.86 f
  U0_ALU/div_37/b[6] (ALU_DW_div_uns_0)                   0.00       0.86 f
  U0_ALU/div_37/U74/Y (NOR2X12M)                          0.31       1.17 r
  U0_ALU/div_37/U3/Y (AND2X12M)                           0.24       1.42 r
  U0_ALU/div_37/U55/Y (AND2X12M)                          0.26       1.67 r
  U0_ALU/div_37/U50/Y (CLKAND2X16M)                       0.21       1.88 r
  U0_ALU/div_37/U38/Y (MX2X12M)                           0.25       2.13 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)     0.67       2.79 r
  U0_ALU/div_37/U34/Y (AND2X6M)                           0.35       3.15 r
  U0_ALU/div_37/U62/Y (CLKMX2X4M)                         0.48       3.63 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.67       4.30 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.50       4.80 f
  U0_ALU/div_37/U2/Y (CLKAND2X6M)                         0.24       5.04 f
  U0_ALU/div_37/U1/Y (BUFX10M)                            0.24       5.28 f
  U0_ALU/div_37/U25/Y (INVX6M)                            0.16       5.44 r
  U0_ALU/div_37/U51/Y (NAND2X12M)                         0.10       5.54 f
  U0_ALU/div_37/U53/Y (NAND2X12M)                         0.16       5.70 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.67       6.37 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.47       6.84 r
  U0_ALU/div_37/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.38       7.21 r
  U0_ALU/div_37/U36/Y (CLKAND2X4M)                        0.40       7.61 r
  U0_ALU/div_37/U33/Y (BUFX8M)                            0.33       7.95 r
  U0_ALU/div_37/U22/Y (CLKMX2X6M)                         0.45       8.39 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX2M)
                                                          0.54       8.93 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_3/CO (ADDFX4M)     0.52       9.45 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.30       9.75 f
  U0_ALU/div_37/U19/Y (AND2X12M)                          0.26      10.01 f
  U0_ALU/div_37/U10/Y (MX2X6M)                            0.36      10.37 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.43      10.80 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX8M)
                                                          0.28      11.09 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.35      11.44 f
  U0_ALU/div_37/U29/Y (NAND2X4M)                          0.22      11.66 r
  U0_ALU/div_37/U43/Y (NAND3X12M)                         0.14      11.80 f
  U0_ALU/div_37/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)     0.48      12.28 f
  U0_ALU/div_37/U4/Y (CLKAND2X16M)                        0.19      12.47 f
  U0_ALU/div_37/U18/Y (BUFX24M)                           0.18      12.65 f
  U0_ALU/div_37/quotient[2] (ALU_DW_div_uns_0)            0.00      12.65 f
  U0_ALU/U85/Y (AND2X1M)                                  0.35      13.00 f
  U0_ALU/U68/Y (NOR3X2M)                                  0.74      13.74 r
  U0_ALU/U67/Y (AOI31X2M)                                 0.46      14.20 f
  U0_ALU/ALU_OUT_reg[2]/D (SDFFRQX1M)                     0.00      14.20 f
  data arrival time                                                 14.20

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.47      19.33
  data required time                                                19.33
  --------------------------------------------------------------------------
  data required time                                                19.33
  data arrival time                                                -14.20
  --------------------------------------------------------------------------
  slack (MET)                                                        5.13


  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (SDFFRQX2M)             0.58       0.58 r
  U0_RegFile/U142/Y (BUFX10M)                             0.37       0.95 r
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.95 r
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.95 r
  U0_ALU/U73/Y (CLKBUFX4M)                                0.81       1.76 r
  U0_ALU/mult_36/B[6] (ALU_DW02_mult_0)                   0.00       1.76 r
  U0_ALU/mult_36/U35/Y (CLKINVX4M)                        1.12       2.87 f
  U0_ALU/mult_36/U10/Y (NOR2X2M)                          1.08       3.96 r
  U0_ALU/mult_36/U56/Y (XOR2X1M)                          0.68       4.64 r
  U0_ALU/mult_36/S2_2_4/CO (ADDFX2M)                      0.56       5.20 r
  U0_ALU/mult_36/S2_3_4/CO (ADDFX2M)                      0.77       5.97 r
  U0_ALU/mult_36/S2_4_4/CO (ADDFX2M)                      0.77       6.73 r
  U0_ALU/mult_36/S2_5_4/CO (ADDFX2M)                      0.77       7.50 r
  U0_ALU/mult_36/S2_6_4/S (ADDFX2M)                       0.78       8.29 f
  U0_ALU/mult_36/S4_3/S (ADDFX2M)                         0.69       8.98 r
  U0_ALU/mult_36/U37/Y (CLKXOR2X2M)                       0.78       9.76 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.76 f
  U0_ALU/mult_36/FS_1/U5/Y (NOR2X2M)                      0.86      10.62 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.35 r
  U0_ALU/mult_36/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.26 r
  U0_ALU/mult_36/FS_1/U29/Y (OA21X1M)                     0.78      13.04 r
  U0_ALU/mult_36/FS_1/U26/Y (XNOR2X1M)                    0.47      13.51 f
  U0_ALU/mult_36/FS_1/SUM[11] (ALU_DW01_add_1)            0.00      13.51 f
  U0_ALU/mult_36/PRODUCT[13] (ALU_DW02_mult_0)            0.00      13.51 f
  U0_ALU/U92/Y (OAI2BB1X2M)                               0.47      13.98 f
  U0_ALU/ALU_OUT_reg[13]/D (SDFFRQX1M)                    0.00      13.98 f
  data arrival time                                                 13.98

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -13.98
  --------------------------------------------------------------------------
  slack (MET)                                                        5.38


  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (SDFFRQX2M)             0.58       0.58 r
  U0_RegFile/U142/Y (BUFX10M)                             0.37       0.95 r
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.95 r
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.95 r
  U0_ALU/U73/Y (CLKBUFX4M)                                0.81       1.76 r
  U0_ALU/mult_36/B[6] (ALU_DW02_mult_0)                   0.00       1.76 r
  U0_ALU/mult_36/U35/Y (CLKINVX4M)                        1.12       2.87 f
  U0_ALU/mult_36/U10/Y (NOR2X2M)                          1.08       3.96 r
  U0_ALU/mult_36/U56/Y (XOR2X1M)                          0.68       4.64 r
  U0_ALU/mult_36/S2_2_4/CO (ADDFX2M)                      0.56       5.20 r
  U0_ALU/mult_36/S2_3_4/CO (ADDFX2M)                      0.77       5.97 r
  U0_ALU/mult_36/S2_4_4/CO (ADDFX2M)                      0.77       6.73 r
  U0_ALU/mult_36/S2_5_4/CO (ADDFX2M)                      0.77       7.50 r
  U0_ALU/mult_36/S2_6_4/S (ADDFX2M)                       0.78       8.29 f
  U0_ALU/mult_36/S4_3/S (ADDFX2M)                         0.69       8.98 r
  U0_ALU/mult_36/U37/Y (CLKXOR2X2M)                       0.78       9.76 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.76 f
  U0_ALU/mult_36/FS_1/U5/Y (NOR2X2M)                      0.86      10.62 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.35 r
  U0_ALU/mult_36/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.26 r
  U0_ALU/mult_36/FS_1/U30/Y (CLKXOR2X2M)                  0.65      12.91 f
  U0_ALU/mult_36/FS_1/SUM[10] (ALU_DW01_add_1)            0.00      12.91 f
  U0_ALU/mult_36/PRODUCT[12] (ALU_DW02_mult_0)            0.00      12.91 f
  U0_ALU/U93/Y (OAI2BB1X2M)                               0.40      13.31 f
  U0_ALU/ALU_OUT_reg[12]/D (SDFFRQX1M)                    0.00      13.31 f
  data arrival time                                                 13.31

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -13.31
  --------------------------------------------------------------------------
  slack (MET)                                                        6.05


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (SDFFRQX4M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (SDFFRQX4M)                0.96       0.96 r
  U0_SYS_CTRL/U69/Y (INVX4M)                              0.60       1.56 f
  U0_SYS_CTRL/U68/Y (NOR2X4M)                             0.75       2.31 r
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.32       2.63 f
  U0_SYS_CTRL/U41/Y (OAI31X2M)                            0.78       3.40 r
  U0_SYS_CTRL/U40/Y (CLKBUFX6M)                           0.87       4.28 r
  U0_SYS_CTRL/U88/Y (NAND3BX4M)                           0.61       4.88 r
  U0_SYS_CTRL/U15/Y (INVX2M)                              0.65       5.53 f
  U0_SYS_CTRL/U44/Y (NOR2X2M)                             0.58       6.11 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl_test_1)                0.00       6.11 r
  U0_ALU/ALU_FUN[3] (ALU_test_1)                          0.00       6.11 r
  U0_ALU/U164/Y (CLKBUFX6M)                               0.85       6.96 r
  U0_ALU/U74/Y (NOR2X2M)                                  0.46       7.42 f
  U0_ALU/U101/Y (INVX2M)                                  0.66       8.08 r
  U0_ALU/U33/Y (OR2X2M)                                   0.60       8.68 r
  U0_ALU/U86/Y (INVX4M)                                   0.60       9.28 f
  U0_ALU/U188/Y (AOI221X2M)                               0.87      10.15 r
  U0_ALU/U186/Y (OAI222X1M)                               0.80      10.94 f
  U0_ALU/U158/Y (AOI221X2M)                               0.95      11.89 r
  U0_ALU/U156/Y (AOI31X2M)                                0.44      12.33 f
  U0_ALU/ALU_OUT_reg[7]/D (SDFFRQX1M)                     0.00      12.33 f
  data arrival time                                                 12.33

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.47      19.33
  data required time                                                19.33
  --------------------------------------------------------------------------
  data required time                                                19.33
  data arrival time                                                -12.33
  --------------------------------------------------------------------------
  slack (MET)                                                        7.00


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (SDFFRQX4M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (SDFFRQX4M)                0.96       0.96 r
  U0_SYS_CTRL/U69/Y (INVX4M)                              0.60       1.56 f
  U0_SYS_CTRL/U68/Y (NOR2X4M)                             0.75       2.31 r
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.32       2.63 f
  U0_SYS_CTRL/U41/Y (OAI31X2M)                            0.78       3.40 r
  U0_SYS_CTRL/U40/Y (CLKBUFX6M)                           0.87       4.28 r
  U0_SYS_CTRL/U88/Y (NAND3BX4M)                           0.61       4.88 r
  U0_SYS_CTRL/U15/Y (INVX2M)                              0.65       5.53 f
  U0_SYS_CTRL/U44/Y (NOR2X2M)                             0.58       6.11 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl_test_1)                0.00       6.11 r
  U0_ALU/ALU_FUN[3] (ALU_test_1)                          0.00       6.11 r
  U0_ALU/U164/Y (CLKBUFX6M)                               0.85       6.96 r
  U0_ALU/U74/Y (NOR2X2M)                                  0.46       7.42 f
  U0_ALU/U101/Y (INVX2M)                                  0.66       8.08 r
  U0_ALU/U33/Y (OR2X2M)                                   0.60       8.68 r
  U0_ALU/U87/Y (INVX4M)                                   0.56       9.24 f
  U0_ALU/U162/Y (AOI221X2M)                               0.85      10.09 r
  U0_ALU/U161/Y (OAI222X1M)                               0.79      10.88 f
  U0_ALU/U111/Y (AOI221X2M)                               0.95      11.83 r
  U0_ALU/U109/Y (AOI31X2M)                                0.44      12.28 f
  U0_ALU/ALU_OUT_reg[6]/D (SDFFRQX1M)                     0.00      12.28 f
  data arrival time                                                 12.28

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.47      19.33
  data required time                                                19.33
  --------------------------------------------------------------------------
  data required time                                                19.33
  data arrival time                                                -12.28
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (SDFFRQX4M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (SDFFRQX4M)                0.96       0.96 r
  U0_SYS_CTRL/U69/Y (INVX4M)                              0.60       1.56 f
  U0_SYS_CTRL/U68/Y (NOR2X4M)                             0.75       2.31 r
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.32       2.63 f
  U0_SYS_CTRL/U41/Y (OAI31X2M)                            0.78       3.40 r
  U0_SYS_CTRL/U40/Y (CLKBUFX6M)                           0.87       4.28 r
  U0_SYS_CTRL/U88/Y (NAND3BX4M)                           0.61       4.88 r
  U0_SYS_CTRL/U15/Y (INVX2M)                              0.65       5.53 f
  U0_SYS_CTRL/U44/Y (NOR2X2M)                             0.58       6.11 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl_test_1)                0.00       6.11 r
  U0_ALU/ALU_FUN[3] (ALU_test_1)                          0.00       6.11 r
  U0_ALU/U164/Y (CLKBUFX6M)                               0.85       6.96 r
  U0_ALU/U74/Y (NOR2X2M)                                  0.46       7.42 f
  U0_ALU/U101/Y (INVX2M)                                  0.66       8.08 r
  U0_ALU/U33/Y (OR2X2M)                                   0.60       8.68 r
  U0_ALU/U87/Y (INVX4M)                                   0.56       9.24 f
  U0_ALU/U191/Y (AOI221X2M)                               0.85      10.09 r
  U0_ALU/U190/Y (OAI222X1M)                               0.79      10.88 f
  U0_ALU/U150/Y (AOI221X2M)                               0.95      11.83 r
  U0_ALU/U148/Y (AOI31X2M)                                0.44      12.28 f
  U0_ALU/ALU_OUT_reg[4]/D (SDFFRQX1M)                     0.00      12.28 f
  data arrival time                                                 12.28

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.47      19.33
  data required time                                                19.33
  --------------------------------------------------------------------------
  data required time                                                19.33
  data arrival time                                                -12.28
  --------------------------------------------------------------------------
  slack (MET)                                                        7.05


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (SDFFRQX4M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (SDFFRQX4M)                0.96       0.96 r
  U0_SYS_CTRL/U69/Y (INVX4M)                              0.60       1.56 f
  U0_SYS_CTRL/U68/Y (NOR2X4M)                             0.75       2.31 r
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.32       2.63 f
  U0_SYS_CTRL/U41/Y (OAI31X2M)                            0.78       3.40 r
  U0_SYS_CTRL/U40/Y (CLKBUFX6M)                           0.87       4.28 r
  U0_SYS_CTRL/U88/Y (NAND3BX4M)                           0.61       4.88 r
  U0_SYS_CTRL/U15/Y (INVX2M)                              0.65       5.53 f
  U0_SYS_CTRL/U44/Y (NOR2X2M)                             0.58       6.11 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl_test_1)                0.00       6.11 r
  U0_ALU/ALU_FUN[3] (ALU_test_1)                          0.00       6.11 r
  U0_ALU/U164/Y (CLKBUFX6M)                               0.85       6.96 r
  U0_ALU/U74/Y (NOR2X2M)                                  0.46       7.42 f
  U0_ALU/U101/Y (INVX2M)                                  0.66       8.08 r
  U0_ALU/U33/Y (OR2X2M)                                   0.60       8.68 r
  U0_ALU/U87/Y (INVX4M)                                   0.56       9.24 f
  U0_ALU/U200/Y (AOI221X2M)                               0.85      10.09 r
  U0_ALU/U199/Y (OAI222X1M)                               0.79      10.88 f
  U0_ALU/U146/Y (AOI221X2M)                               0.95      11.83 r
  U0_ALU/U144/Y (AOI31X2M)                                0.44      12.28 f
  U0_ALU/ALU_OUT_reg[3]/D (SDFFRQX1M)                     0.00      12.28 f
  data arrival time                                                 12.28

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.47      19.33
  data required time                                                19.33
  --------------------------------------------------------------------------
  data required time                                                19.33
  data arrival time                                                -12.28
  --------------------------------------------------------------------------
  slack (MET)                                                        7.06


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (SDFFRQX4M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (SDFFRQX4M)                0.96       0.96 r
  U0_SYS_CTRL/U69/Y (INVX4M)                              0.60       1.56 f
  U0_SYS_CTRL/U68/Y (NOR2X4M)                             0.75       2.31 r
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.32       2.63 f
  U0_SYS_CTRL/U41/Y (OAI31X2M)                            0.78       3.40 r
  U0_SYS_CTRL/U40/Y (CLKBUFX6M)                           0.87       4.28 r
  U0_SYS_CTRL/U88/Y (NAND3BX4M)                           0.61       4.88 r
  U0_SYS_CTRL/U15/Y (INVX2M)                              0.65       5.53 f
  U0_SYS_CTRL/U44/Y (NOR2X2M)                             0.58       6.11 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl_test_1)                0.00       6.11 r
  U0_ALU/ALU_FUN[3] (ALU_test_1)                          0.00       6.11 r
  U0_ALU/U164/Y (CLKBUFX6M)                               0.85       6.96 r
  U0_ALU/U74/Y (NOR2X2M)                                  0.46       7.42 f
  U0_ALU/U101/Y (INVX2M)                                  0.66       8.08 r
  U0_ALU/U33/Y (OR2X2M)                                   0.60       8.68 r
  U0_ALU/U87/Y (INVX4M)                                   0.56       9.24 f
  U0_ALU/U194/Y (AOI221X2M)                               0.85      10.09 r
  U0_ALU/U193/Y (OAI222X1M)                               0.79      10.88 f
  U0_ALU/U154/Y (AOI221X2M)                               0.95      11.83 r
  U0_ALU/U152/Y (AOI31X2M)                                0.44      12.28 f
  U0_ALU/ALU_OUT_reg[5]/D (SDFFRQX1M)                     0.00      12.28 f
  data arrival time                                                 12.28

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.47      19.33
  data required time                                                19.33
  --------------------------------------------------------------------------
  data required time                                                19.33
  data arrival time                                                -12.28
  --------------------------------------------------------------------------
  slack (MET)                                                        7.06


  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (SDFFRQX2M)             0.58       0.58 r
  U0_RegFile/U142/Y (BUFX10M)                             0.37       0.95 r
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.95 r
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.95 r
  U0_ALU/U73/Y (CLKBUFX4M)                                0.81       1.76 r
  U0_ALU/mult_36/B[6] (ALU_DW02_mult_0)                   0.00       1.76 r
  U0_ALU/mult_36/U35/Y (CLKINVX4M)                        1.12       2.87 f
  U0_ALU/mult_36/U10/Y (NOR2X2M)                          1.08       3.96 r
  U0_ALU/mult_36/U56/Y (XOR2X1M)                          0.68       4.64 r
  U0_ALU/mult_36/S2_2_4/CO (ADDFX2M)                      0.56       5.20 r
  U0_ALU/mult_36/S2_3_4/CO (ADDFX2M)                      0.77       5.97 r
  U0_ALU/mult_36/S2_4_4/CO (ADDFX2M)                      0.77       6.73 r
  U0_ALU/mult_36/S2_5_4/CO (ADDFX2M)                      0.77       7.50 r
  U0_ALU/mult_36/S2_6_4/S (ADDFX2M)                       0.78       8.29 f
  U0_ALU/mult_36/S4_3/S (ADDFX2M)                         0.69       8.98 r
  U0_ALU/mult_36/U37/Y (CLKXOR2X2M)                       0.78       9.76 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.76 f
  U0_ALU/mult_36/FS_1/U5/Y (NOR2X2M)                      0.86      10.62 r
  U0_ALU/mult_36/FS_1/U32/Y (OA21X1M)                     0.74      11.35 r
  U0_ALU/mult_36/FS_1/U19/Y (XNOR2X1M)                    0.46      11.82 f
  U0_ALU/mult_36/FS_1/SUM[9] (ALU_DW01_add_1)             0.00      11.82 f
  U0_ALU/mult_36/PRODUCT[11] (ALU_DW02_mult_0)            0.00      11.82 f
  U0_ALU/U96/Y (OAI2BB1X2M)                               0.47      12.29 f
  U0_ALU/ALU_OUT_reg[11]/D (SDFFRQX1M)                    0.00      12.29 f
  data arrival time                                                 12.29

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -12.29
  --------------------------------------------------------------------------
  slack (MET)                                                        7.07


  Startpoint: U0_RegFile/reg_file_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00       0.00 r
  U0_RegFile/reg_file_reg[1][6]/Q (SDFFRQX2M)             0.58       0.58 r
  U0_RegFile/U142/Y (BUFX10M)                             0.37       0.95 r
  U0_RegFile/REG1[6] (REG_FILE_test_1)                    0.00       0.95 r
  U0_ALU/B[6] (ALU_test_1)                                0.00       0.95 r
  U0_ALU/U73/Y (CLKBUFX4M)                                0.81       1.76 r
  U0_ALU/mult_36/B[6] (ALU_DW02_mult_0)                   0.00       1.76 r
  U0_ALU/mult_36/U35/Y (CLKINVX4M)                        1.12       2.87 f
  U0_ALU/mult_36/U10/Y (NOR2X2M)                          1.08       3.96 r
  U0_ALU/mult_36/U56/Y (XOR2X1M)                          0.68       4.64 r
  U0_ALU/mult_36/S2_2_4/CO (ADDFX2M)                      0.56       5.20 r
  U0_ALU/mult_36/S2_3_4/CO (ADDFX2M)                      0.77       5.97 r
  U0_ALU/mult_36/S2_4_4/CO (ADDFX2M)                      0.77       6.73 r
  U0_ALU/mult_36/S2_5_4/CO (ADDFX2M)                      0.77       7.50 r
  U0_ALU/mult_36/S2_6_4/S (ADDFX2M)                       0.78       8.29 f
  U0_ALU/mult_36/S4_3/S (ADDFX2M)                         0.69       8.98 r
  U0_ALU/mult_36/U37/Y (CLKXOR2X2M)                       0.78       9.76 f
  U0_ALU/mult_36/FS_1/A[8] (ALU_DW01_add_1)               0.00       9.76 f
  U0_ALU/mult_36/FS_1/U5/Y (NOR2X2M)                      0.86      10.62 r
  U0_ALU/mult_36/FS_1/U22/Y (NAND2BX1M)                   0.44      11.06 r
  U0_ALU/mult_36/FS_1/U21/Y (CLKXOR2X2M)                  0.48      11.54 f
  U0_ALU/mult_36/FS_1/SUM[8] (ALU_DW01_add_1)             0.00      11.54 f
  U0_ALU/mult_36/PRODUCT[10] (ALU_DW02_mult_0)            0.00      11.54 f
  U0_ALU/U95/Y (OAI2BB1X2M)                               0.40      11.94 f
  U0_ALU/ALU_OUT_reg[10]/D (SDFFRQX1M)                    0.00      11.94 f
  data arrival time                                                 11.94

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -11.94
  --------------------------------------------------------------------------
  slack (MET)                                                        7.42


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (SDFFRQX4M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (SDFFRQX4M)                0.96       0.96 r
  U0_SYS_CTRL/U69/Y (INVX4M)                              0.60       1.56 f
  U0_SYS_CTRL/U68/Y (NOR2X4M)                             0.75       2.31 r
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.32       2.63 f
  U0_SYS_CTRL/U41/Y (OAI31X2M)                            0.78       3.40 r
  U0_SYS_CTRL/U40/Y (CLKBUFX6M)                           0.87       4.28 r
  U0_SYS_CTRL/U88/Y (NAND3BX4M)                           0.61       4.88 r
  U0_SYS_CTRL/U15/Y (INVX2M)                              0.65       5.53 f
  U0_SYS_CTRL/U44/Y (NOR2X2M)                             0.58       6.11 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl_test_1)                0.00       6.11 r
  U0_ALU/ALU_FUN[3] (ALU_test_1)                          0.00       6.11 r
  U0_ALU/U164/Y (CLKBUFX6M)                               0.85       6.96 r
  U0_ALU/U74/Y (NOR2X2M)                                  0.46       7.42 f
  U0_ALU/U101/Y (INVX2M)                                  0.66       8.08 r
  U0_ALU/U33/Y (OR2X2M)                                   0.60       8.68 r
  U0_ALU/U86/Y (INVX4M)                                   0.60       9.28 f
  U0_ALU/U167/Y (AOI211X2M)                               0.86      10.14 r
  U0_ALU/U166/Y (INVX2M)                                  0.50      10.64 f
  U0_ALU/U120/Y (NAND2X4M)                                0.79      11.43 r
  U0_ALU/U102/Y (OAI2BB1X2M)                              0.36      11.79 f
  U0_ALU/ALU_OUT_reg[9]/D (SDFFRQX1M)                     0.00      11.79 f
  data arrival time                                                 11.79

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                -11.79
  --------------------------------------------------------------------------
  slack (MET)                                                        7.57


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (SDFFRQX4M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (SDFFRQX4M)                0.96       0.96 r
  U0_SYS_CTRL/U69/Y (INVX4M)                              0.60       1.56 f
  U0_SYS_CTRL/U68/Y (NOR2X4M)                             0.75       2.31 r
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.32       2.63 f
  U0_SYS_CTRL/U41/Y (OAI31X2M)                            0.78       3.40 r
  U0_SYS_CTRL/U40/Y (CLKBUFX6M)                           0.87       4.28 r
  U0_SYS_CTRL/U88/Y (NAND3BX4M)                           0.61       4.88 r
  U0_SYS_CTRL/U15/Y (INVX2M)                              0.65       5.53 f
  U0_SYS_CTRL/U44/Y (NOR2X2M)                             0.58       6.11 r
  U0_SYS_CTRL/ALU_FUN[3] (sys_ctrl_test_1)                0.00       6.11 r
  U0_ALU/ALU_FUN[3] (ALU_test_1)                          0.00       6.11 r
  U0_ALU/U164/Y (CLKBUFX6M)                               0.85       6.96 r
  U0_ALU/U74/Y (NOR2X2M)                                  0.46       7.42 f
  U0_ALU/U101/Y (INVX2M)                                  0.66       8.08 r
  U0_ALU/U33/Y (OR2X2M)                                   0.60       8.68 r
  U0_ALU/U86/Y (INVX4M)                                   0.60       9.28 f
  U0_ALU/U167/Y (AOI211X2M)                               0.86      10.14 r
  U0_ALU/U166/Y (INVX2M)                                  0.50      10.64 f
  U0_ALU/U170/Y (AOI21X2M)                                0.56      11.20 r
  U0_ALU/U168/Y (AOI21X2M)                                0.36      11.56 f
  U0_ALU/ALU_OUT_reg[8]/D (SDFFRQX1M)                     0.00      11.56 f
  data arrival time                                                 11.56

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.43      19.37
  data required time                                                19.37
  --------------------------------------------------------------------------
  data required time                                                19.37
  data arrival time                                                -11.56
  --------------------------------------------------------------------------
  slack (MET)                                                        7.81


  Startpoint: U0_SYS_CTRL/current_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[1]/CK (SDFFRQX4M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[1]/Q (SDFFRQX4M)                0.96       0.96 r
  U0_SYS_CTRL/U69/Y (INVX4M)                              0.60       1.56 f
  U0_SYS_CTRL/U68/Y (NOR2X4M)                             0.75       2.31 r
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.32       2.63 f
  U0_SYS_CTRL/U41/Y (OAI31X2M)                            0.78       3.40 r
  U0_SYS_CTRL/U40/Y (CLKBUFX6M)                           0.87       4.28 r
  U0_SYS_CTRL/U88/Y (NAND3BX4M)                           0.61       4.88 r
  U0_SYS_CTRL/ALU_EN (sys_ctrl_test_1)                    0.00       4.88 r
  U0_ALU/EN (ALU_test_1)                                  0.00       4.88 r
  U0_ALU/OUT_VALID_reg/D (SDFFRQX1M)                      0.00       4.88 r
  data arrival time                                                  4.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (SDFFRQX1M)                     0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                 -4.88
  --------------------------------------------------------------------------
  slack (MET)                                                       14.57


  Startpoint: U0_ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[8]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[8]/Q (SDFFRQX1M)                     0.80       0.80 f
  U0_ALU/ALU_OUT_reg[9]/SI (SDFFRQX1M)                    0.00       0.80 f
  data arrival time                                                  0.80

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX1M)                    0.00      19.80 r
  library setup time                                     -0.58      19.22
  data required time                                                19.22
  --------------------------------------------------------------------------
  data required time                                                19.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                       18.42


  Startpoint: U0_ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[9]/CK (SDFFRQX1M)                    0.00       0.00 r
  U0_ALU/ALU_OUT_reg[9]/Q (SDFFRQX1M)                     0.80       0.80 f
  U0_ALU/ALU_OUT_reg[10]/SI (SDFFRQX1M)                   0.00       0.80 f
  data arrival time                                                  0.80

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.58      19.22
  data required time                                                19.22
  --------------------------------------------------------------------------
  data required time                                                19.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                       18.42


  Startpoint: U0_ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ALU/ALU_OUT_reg[10]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ALU/ALU_OUT_reg[10]/Q (SDFFRQX1M)                    0.80       0.80 f
  U0_ALU/ALU_OUT_reg[11]/SI (SDFFRQX1M)                   0.00       0.80 f
  data arrival time                                                  0.80

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (SDFFRQX1M)                   0.00      19.80 r
  library setup time                                     -0.58      19.22
  data required time                                                19.22
  --------------------------------------------------------------------------
  data required time                                                19.22
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                       18.42


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U344/Y (NAND2X2M)                            0.62       7.94 f
  U0_RegFile/U304/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U393/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/reg_file_reg[1][4]/D (SDFFRQX4M)             0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][4]/CK (SDFFRQX4M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.07


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U344/Y (NAND2X2M)                            0.62       7.94 f
  U0_RegFile/U304/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U390/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/reg_file_reg[1][1]/D (SDFFRQX4M)             0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][1]/CK (SDFFRQX4M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.07


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U344/Y (NAND2X2M)                            0.62       7.94 f
  U0_RegFile/U304/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U395/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/reg_file_reg[1][7]/D (SDFFRQX4M)             0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][7]/CK (SDFFRQX4M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.07


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U344/Y (NAND2X2M)                            0.62       7.94 f
  U0_RegFile/U304/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U394/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/reg_file_reg[1][5]/D (SDFFRQX4M)             0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][5]/CK (SDFFRQX4M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.07


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U344/Y (NAND2X2M)                            0.62       7.94 f
  U0_RegFile/U304/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U367/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/reg_file_reg[1][6]/D (SDFFRQX2M)             0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][6]/CK (SDFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.07


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U344/Y (NAND2X2M)                            0.62       7.94 f
  U0_RegFile/U304/Y (BUFX4M)                              0.64       8.58 f
  U0_RegFile/U392/Y (OAI2BB2X1M)                          0.66       9.24 f
  U0_RegFile/reg_file_reg[1][3]/D (SDFFRQX2M)             0.00       9.24 f
  data arrival time                                                  9.24

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[1][3]/CK (SDFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.24
  --------------------------------------------------------------------------
  slack (MET)                                                       10.07


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U342/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U309/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U491/Y (OAI2BB2X1M)                          0.67       9.20 f
  U0_RegFile/reg_file_reg[2][0]/D (SDFFSQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[2][0]/CK (SDFFSQX2M)            0.00      19.80 r
  library setup time                                     -0.52      19.28
  data required time                                                19.28
  --------------------------------------------------------------------------
  data required time                                                19.28
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.08


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U343/Y (NAND2X2M)                            0.57       7.89 f
  U0_RegFile/U310/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U493/Y (OAI2BB2X1M)                          0.67       9.20 f
  U0_RegFile/reg_file_reg[3][5]/D (SDFFSQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][5]/CK (SDFFSQX2M)            0.00      19.80 r
  library setup time                                     -0.51      19.29
  data required time                                                19.29
  --------------------------------------------------------------------------
  data required time                                                19.29
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.09


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U342/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U309/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U492/Y (OAI2BB2X1M)                          0.67       9.20 f
  U0_RegFile/reg_file_reg[2][7]/D (SDFFSX1M)              0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[2][7]/CK (SDFFSX1M)             0.00      19.80 r
  library setup time                                     -0.50      19.30
  data required time                                                19.30
  --------------------------------------------------------------------------
  data required time                                                19.30
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.10


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U343/Y (NAND2X2M)                            0.57       7.89 f
  U0_RegFile/U310/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U401/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[3][0]/D (SDFFRQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][0]/CK (SDFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U341/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U311/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U387/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[0][5]/D (SDFFRQX4M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][5]/CK (SDFFRQX4M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U341/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U311/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U388/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[0][7]/D (SDFFRQX4M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][7]/CK (SDFFRQX4M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U341/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U311/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U366/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[0][6]/D (SDFFRQX4M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][6]/CK (SDFFRQX4M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U341/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U311/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U386/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[0][4]/D (SDFFRQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][4]/CK (SDFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U341/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U311/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U382/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[0][0]/D (SDFFRQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][0]/CK (SDFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U341/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U311/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U385/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[0][3]/D (SDFFRQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][3]/CK (SDFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U341/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U311/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U384/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[0][2]/D (SDFFRQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][2]/CK (SDFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U337/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U341/Y (NAND2X2M)                            0.57       7.88 f
  U0_RegFile/U311/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U383/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[0][1]/D (SDFFRQX2M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[0][1]/CK (SDFFRQX2M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.11


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U343/Y (NAND2X2M)                            0.57       7.89 f
  U0_RegFile/U310/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U403/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[3][2]/D (SDFFRQX4M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][2]/CK (SDFFRQX4M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_SYS_CTRL/current_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/reg_file_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_reg[2]/CK (SDFFRQX2M)               0.00       0.00 r
  U0_SYS_CTRL/current_reg[2]/Q (SDFFRQX2M)                1.12       1.12 r
  U0_SYS_CTRL/U71/Y (INVX4M)                              0.69       1.81 f
  U0_SYS_CTRL/U27/Y (NOR2X4M)                             0.92       2.74 r
  U0_SYS_CTRL/U45/Y (NAND2X2M)                            0.83       3.56 f
  U0_SYS_CTRL/U51/Y (NAND2X2M)                            0.83       4.39 r
  U0_SYS_CTRL/WrEn (sys_ctrl_test_1)                      0.00       4.39 r
  U0_RegFile/WrEn (REG_FILE_test_1)                       0.00       4.39 r
  U0_RegFile/U312/Y (INVX2M)                              0.46       4.85 f
  U0_RegFile/U298/Y (NOR2X4M)                             0.68       5.53 r
  U0_RegFile/U269/Y (NOR2BX2M)                            0.88       6.41 r
  U0_RegFile/U338/Y (AND2X2M)                             0.90       7.31 r
  U0_RegFile/U343/Y (NAND2X2M)                            0.57       7.89 f
  U0_RegFile/U310/Y (BUFX4M)                              0.65       8.53 f
  U0_RegFile/U402/Y (OAI2BB2X1M)                          0.66       9.20 f
  U0_RegFile/reg_file_reg[3][1]/D (SDFFRQX4M)             0.00       9.20 f
  data arrival time                                                  9.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/reg_file_reg[3][1]/CK (SDFFRQX4M)            0.00      19.80 r
  library setup time                                     -0.49      19.31
  data required time                                                19.31
  --------------------------------------------------------------------------
  data required time                                                19.31
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       10.12


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U0_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U0_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U0_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U0_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U0_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U0_ClkDiv/U33/Y (AO22XLM)                               0.76       7.44 f
  U0_ClkDiv/count_reg[6]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U0_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U0_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U0_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U0_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U0_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U0_ClkDiv/U32/Y (AO22XLM)                               0.76       7.44 f
  U0_ClkDiv/count_reg[5]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U0_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U0_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U0_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U0_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U0_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U0_ClkDiv/U31/Y (AO22XLM)                               0.76       7.44 f
  U0_ClkDiv/count_reg[4]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U0_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U0_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U0_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U0_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U0_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U0_ClkDiv/U30/Y (AO22XLM)                               0.76       7.44 f
  U0_ClkDiv/count_reg[3]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U0_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U0_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U0_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U0_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U0_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U0_ClkDiv/U29/Y (AO22XLM)                               0.76       7.44 f
  U0_ClkDiv/count_reg[2]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U0_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U0_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U0_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U0_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U0_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U0_ClkDiv/U28/Y (AO22XLM)                               0.76       7.44 f
  U0_ClkDiv/count_reg[1]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U0_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U0_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U0_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U0_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U0_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U0_ClkDiv/U34/Y (AO22XLM)                               0.76       7.44 f
  U0_ClkDiv/count_reg[0]/D (SDFFRQX1M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U1_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U1_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U1_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U1_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U1_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U1_ClkDiv/U34/Y (AO22XLM)                               0.76       7.44 f
  U1_ClkDiv/count_reg[6]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U1_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U1_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U1_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U1_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U1_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U1_ClkDiv/U33/Y (AO22XLM)                               0.76       7.44 f
  U1_ClkDiv/count_reg[5]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[5]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U1_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U1_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U1_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U1_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U1_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U1_ClkDiv/U32/Y (AO22XLM)                               0.76       7.44 f
  U1_ClkDiv/count_reg[4]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[4]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U1_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U1_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U1_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U1_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U1_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U1_ClkDiv/U31/Y (AO22XLM)                               0.76       7.44 f
  U1_ClkDiv/count_reg[3]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[3]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U1_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U1_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U1_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U1_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U1_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U1_ClkDiv/U30/Y (AO22XLM)                               0.76       7.44 f
  U1_ClkDiv/count_reg[2]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[2]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U1_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U1_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U1_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U1_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U1_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U1_ClkDiv/U29/Y (AO22XLM)                               0.76       7.44 f
  U1_ClkDiv/count_reg[1]/D (SDFFRQX2M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[1]/CK (SDFFRQX2M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U1_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U1_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U1_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U1_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U1_ClkDiv/U26/Y (AND3X4M)                               0.77       6.68 f
  U1_ClkDiv/U35/Y (AO22XLM)                               0.76       7.44 f
  U1_ClkDiv/count_reg[0]/D (SDFFRQX1M)                    0.00       7.44 f
  data arrival time                                                  7.44

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00     271.00 r
  library setup time                                     -0.46     270.54
  data required time                                               270.54
  --------------------------------------------------------------------------
  data required time                                               270.54
  data arrival time                                                 -7.44
  --------------------------------------------------------------------------
  slack (MET)                                                      263.10


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U0_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U0_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U0_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U0_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U0_ClkDiv/U52/Y (AOI21X1M)                              0.92       6.84 r
  U0_ClkDiv/U51/Y (CLKXOR2X2M)                            0.51       7.35 f
  U0_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       7.35 f
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00     271.00 r
  library setup time                                     -0.43     270.57
  data required time                                               270.57
  --------------------------------------------------------------------------
  data required time                                               270.57
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.22


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U1_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U1_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U1_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U1_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U1_ClkDiv/U52/Y (AOI21X1M)                              0.92       6.84 r
  U1_ClkDiv/U51/Y (CLKXOR2X2M)                            0.51       7.35 f
  U1_ClkDiv/div_clk_reg/D (SDFFRQX1M)                     0.00       7.35 f
  data arrival time                                                  7.35

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00     271.00 r
  library setup time                                     -0.43     270.57
  data required time                                               270.57
  --------------------------------------------------------------------------
  data required time                                               270.57
  data arrival time                                                 -7.35
  --------------------------------------------------------------------------
  slack (MET)                                                      263.22


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U0_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U0_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U0_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U0_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U0_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U0_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U0_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U0_ClkDiv/U55/Y (OR2X1M)                                0.72       6.64 f
  U0_ClkDiv/U54/Y (XNOR2X1M)                              0.49       7.12 f
  U0_ClkDiv/odd_edge_tog_reg/D (SDFFSQX1M)                0.00       7.12 f
  data arrival time                                                  7.12

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX1M)               0.00     271.00 r
  library setup time                                     -0.52     270.48
  data required time                                               270.48
  --------------------------------------------------------------------------
  data required time                                               270.48
  data arrival time                                                 -7.12
  --------------------------------------------------------------------------
  slack (MET)                                                      263.36


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (SDFFRQX1M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (SDFFRQX1M)                    0.65       0.65 r
  U1_ClkDiv/U6/Y (INVXLM)                                 0.45       1.10 f
  U1_ClkDiv/U11/Y (INVX4M)                                0.69       1.78 r
  U1_ClkDiv/U69/Y (CLKXOR2X2M)                            0.62       2.41 f
  U1_ClkDiv/U66/Y (NOR4X1M)                               0.93       3.34 r
  U1_ClkDiv/U65/Y (NAND4X1M)                              0.76       4.10 f
  U1_ClkDiv/U57/Y (MXI2X1M)                               0.70       4.80 r
  U1_ClkDiv/U56/Y (CLKNAND2X2M)                           1.12       5.92 f
  U1_ClkDiv/U55/Y (OR2X1M)                                0.72       6.63 f
  U1_ClkDiv/U54/Y (XNOR2X1M)                              0.49       7.12 f
  U1_ClkDiv/odd_edge_tog_reg/D (SDFFSQX1M)                0.00       7.12 f
  data arrival time                                                  7.12

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/odd_edge_tog_reg/CK (SDFFSQX1M)               0.00     271.00 r
  library setup time                                     -0.52     270.48
  data required time                                               270.48
  --------------------------------------------------------------------------
  data required time                                               270.48
  data arrival time                                                 -7.12
  --------------------------------------------------------------------------
  slack (MET)                                                      263.36


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_ClkDiv/count_reg[6]/Q (SDFFRQX2M)                    1.05       1.05 r
  U0_ClkDiv/U78/Y (DLY1X1M)                               0.87       1.92 r
  U0_ClkDiv/div_clk_reg/SI (SDFFRQX1M)                    0.00       1.92 r
  data arrival time                                                  1.92

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00     271.00 r
  library setup time                                     -0.39     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                      268.69


  Startpoint: U1_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[6]/CK (SDFFRQX2M)                   0.00       0.00 r
  U1_ClkDiv/count_reg[6]/Q (SDFFRQX2M)                    1.05       1.05 r
  U1_ClkDiv/U77/Y (DLY1X1M)                               0.87       1.92 r
  U1_ClkDiv/div_clk_reg/SI (SDFFRQX1M)                    0.00       1.92 r
  data arrival time                                                  1.92

  clock UART_CLK (rise edge)                            271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U1_ClkDiv/div_clk_reg/CK (SDFFRQX1M)                    0.00     271.00 r
  library setup time                                     -0.39     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                      268.69


  Startpoint: U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/Q (SDFFSRX4M)
                                                          1.32       1.32 r
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error (RX_parity_check_data_width8_test_1)
                                                          0.00       1.32 r
  U0_UART/u0_UART_RX/Parity_Error (UART_RX_DATAWIDTH8_test_1)
                                                          0.00       1.32 r
  U0_UART/Parity_Error (UART_test_1)                      0.00       1.32 r
  parity_error (out)                                      0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  output external delay                                 -54.24     216.76
  data required time                                               216.76
  --------------------------------------------------------------------------
  data required time                                               216.76
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      215.44


  Startpoint: U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: str_glitch (output port clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/Q (SDFFSRX4M)
                                                          1.32       1.32 r
  U0_UART/u0_UART_RX/U2_str_check/str_glitch (RX_str_check_test_1)
                                                          0.00       1.32 r
  U0_UART/u0_UART_RX/str_glitch (UART_RX_DATAWIDTH8_test_1)
                                                          0.00       1.32 r
  U0_UART/str_glitch (UART_test_1)                        0.00       1.32 r
  str_glitch (out)                                        0.00       1.32 r
  data arrival time                                                  1.32

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  output external delay                                 -54.24     216.76
  data required time                                               216.76
  --------------------------------------------------------------------------
  data required time                                               216.76
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                      215.44


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/U35/Y (NOR2BX8M)     0.60       7.21 r
  U0_UART/u0_UART_RX/U4_deserializer/U30/Y (OAI21X4M)     0.43       7.64 f
  U0_UART/u0_UART_RX/U4_deserializer/U34/Y (NOR2X4M)      0.91       8.55 r
  U0_UART/u0_UART_RX/U4_deserializer/U12/Y (CLKINVX2M)
                                                          0.74       9.29 f
  U0_UART/u0_UART_RX/U4_deserializer/U11/Y (AOI32X1M)     0.83      10.12 r
  U0_UART/u0_UART_RX/U4_deserializer/U42/Y (INVX2M)       0.32      10.44 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/D (SDFFSRX2M)
                                                          0.00      10.44 f
  data arrival time                                                 10.44

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[0]/CK (SDFFSRX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.53     270.47
  data required time                                               270.47
  --------------------------------------------------------------------------
  data required time                                               270.47
  data arrival time                                                -10.44
  --------------------------------------------------------------------------
  slack (MET)                                                      260.03


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/U35/Y (NOR2BX8M)     0.60       7.21 r
  U0_UART/u0_UART_RX/U4_deserializer/U30/Y (OAI21X4M)     0.43       7.64 f
  U0_UART/u0_UART_RX/U4_deserializer/U34/Y (NOR2X4M)      0.91       8.55 r
  U0_UART/u0_UART_RX/U4_deserializer/U12/Y (CLKINVX2M)
                                                          0.74       9.29 f
  U0_UART/u0_UART_RX/U4_deserializer/U41/Y (OAI2BB2X1M)
                                                          0.71      10.00 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/D (SDFFSRX2M)
                                                          0.00      10.00 f
  data arrival time                                                 10.00

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[1]/CK (SDFFSRX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.58     270.42
  data required time                                               270.42
  --------------------------------------------------------------------------
  data required time                                               270.42
  data arrival time                                                -10.00
  --------------------------------------------------------------------------
  slack (MET)                                                      260.42


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/U35/Y (NOR2BX8M)     0.60       7.21 r
  U0_UART/u0_UART_RX/U4_deserializer/U30/Y (OAI21X4M)     0.43       7.64 f
  U0_UART/u0_UART_RX/U4_deserializer/U29/Y (NOR2BX4M)     0.92       8.57 r
  U0_UART/u0_UART_RX/U4_deserializer/U31/Y (INVX4M)       0.57       9.13 f
  U0_UART/u0_UART_RX/U4_deserializer/U40/Y (OAI22X1M)     0.75       9.89 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/D (SDFFRX1M)
                                                          0.00       9.89 r
  data arrival time                                                  9.89

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[5]/CK (SDFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.39     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                 -9.89
  --------------------------------------------------------------------------
  slack (MET)                                                      260.73


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/U35/Y (NOR2BX8M)     0.60       7.21 r
  U0_UART/u0_UART_RX/U4_deserializer/U30/Y (OAI21X4M)     0.43       7.64 f
  U0_UART/u0_UART_RX/U4_deserializer/U29/Y (NOR2BX4M)     0.92       8.57 r
  U0_UART/u0_UART_RX/U4_deserializer/U31/Y (INVX4M)       0.57       9.13 f
  U0_UART/u0_UART_RX/U4_deserializer/U39/Y (OAI22X1M)     0.75       9.89 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/D (SDFFRX1M)
                                                          0.00       9.89 r
  data arrival time                                                  9.89

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[4]/CK (SDFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.39     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                 -9.89
  --------------------------------------------------------------------------
  slack (MET)                                                      260.73


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/U35/Y (NOR2BX8M)     0.60       7.21 r
  U0_UART/u0_UART_RX/U4_deserializer/U30/Y (OAI21X4M)     0.43       7.64 f
  U0_UART/u0_UART_RX/U4_deserializer/U29/Y (NOR2BX4M)     0.92       8.57 r
  U0_UART/u0_UART_RX/U4_deserializer/U31/Y (INVX4M)       0.57       9.13 f
  U0_UART/u0_UART_RX/U4_deserializer/U38/Y (OAI22X1M)     0.75       9.89 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/D (SDFFRX1M)
                                                          0.00       9.89 r
  data arrival time                                                  9.89

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[3]/CK (SDFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.39     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                 -9.89
  --------------------------------------------------------------------------
  slack (MET)                                                      260.73


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/U35/Y (NOR2BX8M)     0.60       7.21 r
  U0_UART/u0_UART_RX/U4_deserializer/U30/Y (OAI21X4M)     0.43       7.64 f
  U0_UART/u0_UART_RX/U4_deserializer/U29/Y (NOR2BX4M)     0.92       8.57 r
  U0_UART/u0_UART_RX/U4_deserializer/U31/Y (INVX4M)       0.57       9.13 f
  U0_UART/u0_UART_RX/U4_deserializer/U37/Y (OAI22X1M)     0.75       9.89 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/D (SDFFRX1M)
                                                          0.00       9.89 r
  data arrival time                                                  9.89

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[2]/CK (SDFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.39     270.61
  data required time                                               270.61
  --------------------------------------------------------------------------
  data required time                                               270.61
  data arrival time                                                 -9.89
  --------------------------------------------------------------------------
  slack (MET)                                                      260.73


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/Q (SDFFSRX1M)
                                                          0.74       0.74 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U3/Y (INVXLM)        0.61       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U4/Y (INVX6M)        0.58       1.94 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U59/Y (OAI32X2M)     0.90       2.84 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U23/Y (AOI32X1M)     0.60       3.44 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U63/Y (NOR2X2M)      0.61       4.05 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U62/Y (AND4X4M)      0.81       4.86 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U46/Y (NAND4X2M)     0.85       5.71 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U56/Y (NAND2X4M)     0.80       6.52 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U49/Y (INVX2M)       0.52       7.04 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U57/Y (AOI21BX2M)
                                                          0.69       7.73 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U78/Y (OA21X2M)      0.56       8.30 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U76/Y (OAI21X2M)     0.34       8.64 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U74/Y (AOI32X1M)     0.74       9.37 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U73/Y (NOR2X2M)      0.31       9.68 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[3]/D (SDFFSRX1M)
                                                          0.00       9.68 f
  data arrival time                                                  9.68

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.52     270.48
  data required time                                               270.48
  --------------------------------------------------------------------------
  data required time                                               270.48
  data arrival time                                                 -9.68
  --------------------------------------------------------------------------
  slack (MET)                                                      260.80


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U0_fsm/take_sample (RX_FSM_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U0_fsm/U31/Y (INVX2M)                0.57       7.18 f
  U0_UART/u0_UART_RX/U0_fsm/U7/Y (NOR2X1M)                0.70       7.88 r
  U0_UART/u0_UART_RX/U0_fsm/stp_chk_en (RX_FSM_test_1)
                                                          0.00       7.88 r
  U0_UART/u0_UART_RX/U3_stp_chk/stp_chk_en (RX_stp_chk_test_1)
                                                          0.00       7.88 r
  U0_UART/u0_UART_RX/U3_stp_chk/U3/Y (CLKINVX2M)          0.66       8.54 f
  U0_UART/u0_UART_RX/U3_stp_chk/U2/Y (OAI2BB2X1M)         0.68       9.23 f
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/D (SDFFSRX4M)
                                                          0.00       9.23 f
  data arrival time                                                  9.23

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U3_stp_chk/Stop_Error_reg/CK (SDFFSRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.61     270.39
  data required time                                               270.39
  --------------------------------------------------------------------------
  data required time                                               270.39
  data arrival time                                                 -9.23
  --------------------------------------------------------------------------
  slack (MET)                                                      261.16


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U0_fsm/take_sample (RX_FSM_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U0_fsm/U31/Y (INVX2M)                0.57       7.18 f
  U0_UART/u0_UART_RX/U0_fsm/U50/Y (NOR3X2M)               0.78       7.96 r
  U0_UART/u0_UART_RX/U0_fsm/par_chk_en (RX_FSM_test_1)
                                                          0.00       7.96 r
  U0_UART/u0_UART_RX/U1_parity_check/par_chk_en (RX_parity_check_data_width8_test_1)
                                                          0.00       7.96 r
  U0_UART/u0_UART_RX/U1_parity_check/U10/Y (INVX2M)       0.46       8.42 f
  U0_UART/u0_UART_RX/U1_parity_check/U8/Y (OAI2BB2X1M)
                                                          0.62       9.04 f
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/D (SDFFSRX4M)
                                                          0.00       9.04 f
  data arrival time                                                  9.04

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U1_parity_check/Parity_Error_reg/CK (SDFFSRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.61     270.39
  data required time                                               270.39
  --------------------------------------------------------------------------
  data required time                                               270.39
  data arrival time                                                 -9.04
  --------------------------------------------------------------------------
  slack (MET)                                                      261.35


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/U35/Y (NOR2BX8M)     0.60       7.21 r
  U0_UART/u0_UART_RX/U4_deserializer/U30/Y (OAI21X4M)     0.43       7.64 f
  U0_UART/u0_UART_RX/U4_deserializer/U29/Y (NOR2BX4M)     0.92       8.57 r
  U0_UART/u0_UART_RX/U4_deserializer/U45/Y (OAI2BB2X1M)
                                                          0.55       9.12 f
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]/D (SDFFRX1M)
                                                          0.00       9.12 f
  data arrival time                                                  9.12

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[6]/CK (SDFFRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.51     270.49
  data required time                                               270.49
  --------------------------------------------------------------------------
  data required time                                               270.49
  data arrival time                                                 -9.12
  --------------------------------------------------------------------------
  slack (MET)                                                      261.37


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/Q (SDFFSRX1M)
                                                          0.74       0.74 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U3/Y (INVXLM)        0.61       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U4/Y (INVX6M)        0.58       1.94 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U59/Y (OAI32X2M)     0.90       2.84 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U23/Y (AOI32X1M)     0.60       3.44 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U63/Y (NOR2X2M)      0.61       4.05 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U62/Y (AND4X4M)      0.81       4.86 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U46/Y (NAND4X2M)     0.85       5.71 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U56/Y (NAND2X4M)     0.80       6.52 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U58/Y (NAND2X2M)     0.54       7.06 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U57/Y (AOI21BX2M)
                                                          0.49       7.55 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U78/Y (OA21X2M)      0.43       7.98 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U66/Y (OAI33X2M)     0.78       8.76 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/D (SDFFSRX1M)
                                                          0.00       8.76 r
  data arrival time                                                  8.76

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[2]/CK (SDFFSRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.61     270.39
  data required time                                               270.39
  --------------------------------------------------------------------------
  data required time                                               270.39
  data arrival time                                                 -8.76
  --------------------------------------------------------------------------
  slack (MET)                                                      261.63


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U0_fsm/take_sample (RX_FSM_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U0_fsm/U31/Y (INVX2M)                0.57       7.18 f
  U0_UART/u0_UART_RX/U0_fsm/U53/Y (NOR3X4M)               0.76       7.94 r
  U0_UART/u0_UART_RX/U0_fsm/str_chk_en (RX_FSM_test_1)
                                                          0.00       7.94 r
  U0_UART/u0_UART_RX/U2_str_check/str_chk_en (RX_str_check_test_1)
                                                          0.00       7.94 r
  U0_UART/u0_UART_RX/U2_str_check/U4/Y (AO2B2XLM)         0.73       8.67 f
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/D (SDFFSRX4M)
                                                          0.00       8.67 f
  data arrival time                                                  8.67

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U2_str_check/str_glitch_reg/CK (SDFFSRX4M)
                                                          0.00     271.00 r
  library setup time                                     -0.60     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                 -8.67
  --------------------------------------------------------------------------
  slack (MET)                                                      261.74


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/CK (SDFFSRX4M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[2]/Q (SDFFSRX4M)
                                                          1.36       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt[2] (RX_edge_bit_cnt_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/edge_cnt[2] (RX_data_sampling_test_1)
                                                          0.00       1.36 r
  U0_UART/u0_UART_RX/U6_data_sampling/U15/Y (CLKINVX1M)
                                                          0.95       2.31 f
  U0_UART/u0_UART_RX/U6_data_sampling/U14/Y (NOR3X6M)     0.93       3.24 r
  U0_UART/u0_UART_RX/U6_data_sampling/U34/Y (AND2X2M)     0.91       4.15 r
  U0_UART/u0_UART_RX/U6_data_sampling/U43/Y (NAND3X2M)
                                                          0.67       4.82 f
  U0_UART/u0_UART_RX/U6_data_sampling/U38/Y (INVX2M)      0.60       5.42 r
  U0_UART/u0_UART_RX/U6_data_sampling/U54/Y (OAI21BX1M)
                                                          0.46       5.88 f
  U0_UART/u0_UART_RX/U6_data_sampling/U52/Y (NAND2X2M)
                                                          0.73       6.61 r
  U0_UART/u0_UART_RX/U6_data_sampling/take_sample (RX_data_sampling_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/take_sample (RX_deserializer_data_width8_test_1)
                                                          0.00       6.61 r
  U0_UART/u0_UART_RX/U4_deserializer/U35/Y (NOR2BX8M)     0.60       7.21 r
  U0_UART/u0_UART_RX/U4_deserializer/U16/Y (NAND3XLM)     0.88       8.09 f
  U0_UART/u0_UART_RX/U4_deserializer/U43/Y (NAND2X2M)     0.54       8.63 r
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[7]/D (SDFFSRX1M)
                                                          0.00       8.63 r
  data arrival time                                                  8.63

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U4_deserializer/P_DATA_reg[7]/CK (SDFFSRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.52     270.48
  data required time                                               270.48
  --------------------------------------------------------------------------
  data required time                                               270.48
  data arrival time                                                 -8.63
  --------------------------------------------------------------------------
  slack (MET)                                                      261.85


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/Q (SDFFSRX1M)
                                                          0.74       0.74 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U3/Y (INVXLM)        0.61       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U4/Y (INVX6M)        0.58       1.94 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U59/Y (OAI32X2M)     0.90       2.84 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U23/Y (AOI32X1M)     0.60       3.44 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U63/Y (NOR2X2M)      0.61       4.05 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U62/Y (AND4X4M)      0.81       4.86 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U46/Y (NAND4X2M)     0.85       5.71 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U56/Y (NAND2X4M)     0.80       6.52 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U58/Y (NAND2X2M)     0.54       7.06 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U50/Y (NAND2BX4M)
                                                          0.77       7.83 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U67/Y (OAI32X2M)     0.62       8.45 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]/D (SDFFSRX2M)
                                                          0.00       8.45 r
  data arrival time                                                  8.45

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[0]/CK (SDFFSRX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.54     270.46
  data required time                                               270.46
  --------------------------------------------------------------------------
  data required time                                               270.46
  data arrival time                                                 -8.45
  --------------------------------------------------------------------------
  slack (MET)                                                      262.01


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/Q (SDFFSRX1M)
                                                          0.74       0.74 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U3/Y (INVXLM)        0.61       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U4/Y (INVX6M)        0.58       1.94 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U59/Y (OAI32X2M)     0.90       2.84 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U23/Y (AOI32X1M)     0.60       3.44 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U63/Y (NOR2X2M)      0.61       4.05 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U62/Y (AND4X4M)      0.81       4.86 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U46/Y (NAND4X2M)     0.85       5.71 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U56/Y (NAND2X4M)     0.80       6.52 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U58/Y (NAND2X2M)     0.54       7.06 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U50/Y (NAND2BX4M)
                                                          0.77       7.83 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U53/Y (NOR2BX2M)     0.59       8.43 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/D (SDFFSRX1M)
                                                          0.00       8.43 r
  data arrival time                                                  8.43

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.54     270.46
  data required time                                               270.46
  --------------------------------------------------------------------------
  data required time                                               270.46
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                      262.04


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/Q (SDFFSRX1M)
                                                          0.74       0.74 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U3/Y (INVXLM)        0.61       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U4/Y (INVX6M)        0.58       1.94 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U59/Y (OAI32X2M)     0.90       2.84 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U23/Y (AOI32X1M)     0.60       3.44 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U63/Y (NOR2X2M)      0.61       4.05 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U62/Y (AND4X4M)      0.81       4.86 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U46/Y (NAND4X2M)     0.85       5.71 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U56/Y (NAND2X4M)     0.80       6.52 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U58/Y (NAND2X2M)     0.54       7.06 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U50/Y (NAND2BX4M)
                                                          0.77       7.83 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U72/Y (NOR2X2M)      0.59       8.42 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]/D (SDFFSRX1M)
                                                          0.00       8.42 r
  data arrival time                                                  8.42

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[0]/CK (SDFFSRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.54     270.46
  data required time                                               270.46
  --------------------------------------------------------------------------
  data required time                                               270.46
  data arrival time                                                 -8.42
  --------------------------------------------------------------------------
  slack (MET)                                                      262.05


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/Q (SDFFSRX1M)
                                                          0.74       0.74 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U3/Y (INVXLM)        0.61       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U4/Y (INVX6M)        0.58       1.94 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U59/Y (OAI32X2M)     0.90       2.84 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U23/Y (AOI32X1M)     0.60       3.44 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U63/Y (NOR2X2M)      0.61       4.05 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U62/Y (AND4X4M)      0.81       4.86 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U46/Y (NAND4X2M)     0.85       5.71 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U56/Y (NAND2X4M)     0.80       6.52 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U58/Y (NAND2X2M)     0.54       7.06 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U50/Y (NAND2BX4M)
                                                          0.77       7.83 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U70/Y (NOR2X2M)      0.59       8.42 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]/D (SDFFSRX1M)
                                                          0.00       8.42 r
  data arrival time                                                  8.42

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[5]/CK (SDFFSRX1M)
                                                          0.00     271.00 r
  library setup time                                     -0.54     270.46
  data required time                                               270.46
  --------------------------------------------------------------------------
  data required time                                               270.46
  data arrival time                                                 -8.42
  --------------------------------------------------------------------------
  slack (MET)                                                      262.05


  Startpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/CK (SDFFSRX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/edge_cnt_reg[3]/Q (SDFFSRX1M)
                                                          0.74       0.74 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U3/Y (INVXLM)        0.61       1.36 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U4/Y (INVX6M)        0.58       1.94 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U59/Y (OAI32X2M)     0.90       2.84 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U23/Y (AOI32X1M)     0.60       3.44 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U63/Y (NOR2X2M)      0.61       4.05 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U62/Y (AND4X4M)      0.81       4.86 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U46/Y (NAND4X2M)     0.85       5.71 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U56/Y (NAND2X4M)     0.80       6.52 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U58/Y (NAND2X2M)     0.54       7.06 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U57/Y (AOI21BX2M)
                                                          0.49       7.55 f
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/U68/Y (OAI32X2M)     0.84       8.39 r
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/D (SDFFSRX2M)
                                                          0.00       8.39 r
  data arrival time                                                  8.39

  clock UART_RX_CLK (rise edge)                         271.20     271.20
  clock network delay (ideal)                             0.00     271.20
  clock uncertainty                                      -0.20     271.00
  U0_UART/u0_UART_RX/U5_edge_bit_cnt/bit_cnt_reg[1]/CK (SDFFSRX2M)
                                                          0.00     271.00 r
  library setup time                                     -0.54     270.46
  data required time                                               270.46
  --------------------------------------------------------------------------
  data required time                                               270.46
  data arrival time                                                 -8.39
  --------------------------------------------------------------------------
  slack (MET)                                                      262.07


  Startpoint: U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                        8407.20    8407.20
  clock network delay (ideal)                             0.00    8407.20
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/CK (SDFFSRX2M)
                                                          0.00    8407.20 r
  U0_UART/u0_UART_RX/U6_data_sampling/sampled_bit_reg/QN (SDFFSRX2M)
                                                          0.60    8407.80 f
  U0_UART/u0_UART_RX/U6_data_sampling/test_so (RX_data_sampling_test_1)
                                                          0.00    8407.80 f
  U0_UART/u0_UART_RX/test_so (UART_RX_DATAWIDTH8_test_1)
                                                          0.00    8407.80 f
  U0_UART/u0_UART_TX/test_si1 (UART_TX_DATAWIDTH8_test_1)
                                                          0.00    8407.80 f
  U0_UART/u0_UART_TX/u0_fsm/test_si (TX_fsm_datawidth8_test_1)
                                                          0.00    8407.80 f
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/SI (SDFFRQX1M)
                                                          0.00    8407.80 f
  data arrival time                                               8407.80

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.52    8677.68
  data required time                                              8677.68
  --------------------------------------------------------------------------
  data required time                                              8677.68
  data arrival time                                              -8407.80
  --------------------------------------------------------------------------
  slack (MET)                                                      269.87


  Startpoint: U0_UART/u0_UART_TX/u0_mux/tx_out_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_mux/tx_out_reg/CK (SDFFRQX4M)     0.00       0.00 r
  U0_UART/u0_UART_TX/u0_mux/tx_out_reg/Q (SDFFRQX4M)      0.94       0.94 r
  U0_UART/u0_UART_TX/u0_mux/tx_out (TX_mux_test_1)        0.00       0.94 r
  U0_UART/u0_UART_TX/TX_OUT (UART_TX_DATAWIDTH8_test_1)
                                                          0.00       0.94 r
  U0_UART/TX_OUT (UART_test_1)                            0.00       0.94 r
  UART_TX_O (out)                                         0.00       0.94 r
  data arrival time                                                  0.94

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  output external delay                               -1736.10    6942.10
  data required time                                              6942.10
  --------------------------------------------------------------------------
  data required time                                              6942.10
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (MET)                                                     6941.16


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U18/Y (NAND3X1M)       1.09       5.96 f
  U0_UART/u0_UART_TX/u0_serializer/U40/Y (OAI32X2M)       0.99       6.96 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[3]/D (SDFFRQX1M)
                                                          0.00       6.96 r
  data arrival time                                                  6.96

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/count_reg[3]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.40    8677.80
  data required time                                              8677.80
  --------------------------------------------------------------------------
  data required time                                              8677.80
  data arrival time                                                 -6.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.84


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U18/Y (NAND3X1M)       1.09       5.96 f
  U0_UART/u0_UART_TX/u0_serializer/U45/Y (OAI22X1M)       0.97       6.93 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/D (SDFFRQX2M)
                                                          0.00       6.93 r
  data arrival time                                                  6.93

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/count_reg[2]/CK (SDFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.38    8677.82
  data required time                                              8677.82
  --------------------------------------------------------------------------
  data required time                                              8677.82
  data arrival time                                                 -6.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.88


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_mux/tx_out_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U12/Y (AOI211X2M)             0.89       3.38 r
  U0_UART/u0_UART_TX/u0_fsm/U11/Y (BUFX2M)                0.69       4.07 r
  U0_UART/u0_UART_TX/u0_fsm/mux_sel[1] (TX_fsm_datawidth8_test_1)
                                                          0.00       4.07 r
  U0_UART/u0_UART_TX/u0_mux/mux_sel[1] (TX_mux_test_1)
                                                          0.00       4.07 r
  U0_UART/u0_UART_TX/u0_mux/U6/Y (AOI2B1X1M)              0.54       4.61 f
  U0_UART/u0_UART_TX/u0_mux/U10/Y (AOI31X1M)              0.77       5.38 r
  U0_UART/u0_UART_TX/u0_mux/U8/Y (OAI32X2M)               0.43       5.81 f
  U0_UART/u0_UART_TX/u0_mux/U7/Y (AO21XLM)                0.68       6.48 f
  U0_UART/u0_UART_TX/u0_mux/tx_out_reg/D (SDFFRQX4M)      0.00       6.48 f
  data arrival time                                                  6.48

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_mux/tx_out_reg/CK (SDFFRQX4M)     0.00    8678.20 r
  library setup time                                     -0.46    8677.74
  data required time                                              8677.74
  --------------------------------------------------------------------------
  data required time                                              8677.74
  data arrival time                                                 -6.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.25


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U46/Y (AOI2B1X1M)      0.57       5.44 f
  U0_UART/u0_UART_TX/u0_serializer/ser_done_reg/D (SDFFRQX2M)
                                                          0.00       5.44 f
  data arrival time                                                  5.44

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/ser_done_reg/CK (SDFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.48    8677.72
  data required time                                              8677.72
  --------------------------------------------------------------------------
  data required time                                              8677.72
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.28


  Startpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_parity/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[1]/CK (SDFFRQX4M)         0.00       0.00 r
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[1]/Q (SDFFRQX4M)          0.92       0.92 r
  U0_FIFO/u0_FIFO_RD/raddr[1] (fifo_rd_pointer_width4_test_1)
                                                          0.00       0.92 r
  U0_FIFO/u0_FIFO_MEMORY/raddr[1] (fifo_mem_DATA8_DEPTH8_pointer_width4_test_1)
                                                          0.00       0.92 r
  U0_FIFO/u0_FIFO_MEMORY/U245/Y (INVX2M)                  0.46       1.38 f
  U0_FIFO/u0_FIFO_MEMORY/U159/Y (INVX4M)                  0.87       2.26 r
  U0_FIFO/u0_FIFO_MEMORY/U243/Y (MX4X1M)                  0.46       2.72 r
  U0_FIFO/u0_FIFO_MEMORY/U242/Y (MX2X2M)                  0.57       3.28 r
  U0_FIFO/u0_FIFO_MEMORY/rdata[6] (fifo_mem_DATA8_DEPTH8_pointer_width4_test_1)
                                                          0.00       3.28 r
  U0_FIFO/RD_DATA[6] (fifo_top_data_width8_FIFO_DEPTH8_pointer_width4_test_1)
                                                          0.00       3.28 r
  U0_UART/RD_DATA[6] (UART_test_1)                        0.00       3.28 r
  U0_UART/u0_UART_TX/P_DATA[6] (UART_TX_DATAWIDTH8_test_1)
                                                          0.00       3.28 r
  U0_UART/u0_UART_TX/u0_parity/p_data[6] (TX_parity_datawidth8_test_1)
                                                          0.00       3.28 r
  U0_UART/u0_UART_TX/u0_parity/U5/Y (CLKXOR2X2M)          0.60       3.88 f
  U0_UART/u0_UART_TX/u0_parity/U8/Y (XOR3XLM)             0.72       4.60 r
  U0_UART/u0_UART_TX/u0_parity/U6/Y (XOR3XLM)             0.83       5.43 f
  U0_UART/u0_UART_TX/u0_parity/par_bit_reg/D (SDFFRQX1M)
                                                          0.00       5.43 f
  data arrival time                                                  5.43

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_parity/par_bit_reg/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.47    8677.73
  data required time                                              8677.73
  --------------------------------------------------------------------------
  data required time                                              8677.73
  data arrival time                                                 -5.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.30


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U56/Y (AO22X1M)        0.52       5.39 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]/D (SDFFRQX1M)
                                                          0.00       5.39 r
  data arrival time                                                  5.39

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[6]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.50


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U55/Y (AO22X1M)        0.52       5.39 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/D (SDFFRQX1M)
                                                          0.00       5.39 r
  data arrival time                                                  5.39

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[5]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.50


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U54/Y (AO22X1M)        0.52       5.39 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/D (SDFFRQX1M)
                                                          0.00       5.39 r
  data arrival time                                                  5.39

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[4]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.50


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U53/Y (AO22X1M)        0.52       5.39 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]/D (SDFFRQX1M)
                                                          0.00       5.39 r
  data arrival time                                                  5.39

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[3]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.50


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U52/Y (AO22X1M)        0.52       5.39 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/D (SDFFRQX1M)
                                                          0.00       5.39 r
  data arrival time                                                  5.39

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[2]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.50


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U51/Y (AO22X1M)        0.52       5.39 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/D (SDFFRQX1M)
                                                          0.00       5.39 r
  data arrival time                                                  5.39

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[1]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.50


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U50/Y (AO22X1M)        0.52       5.39 r
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]/D (SDFFRQX1M)
                                                          0.00       5.39 r
  data arrival time                                                  5.39

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -5.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.50


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U36/Y (INVX6M)         0.85       4.87 r
  U0_UART/u0_UART_TX/u0_serializer/U49/Y (AO22X1M)        0.47       5.34 r
  U0_UART/u0_UART_TX/u0_serializer/ser_data_reg/D (SDFFRQX1M)
                                                          0.00       5.34 r
  data arrival time                                                  5.34

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/ser_data_reg/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.31    8677.89
  data required time                                              8677.89
  --------------------------------------------------------------------------
  data required time                                              8677.89
  data arrival time                                                 -5.34
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.54


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U33/Y (NOR2X2M)        0.91       4.94 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[0]/D (SDFFRQX2M)
                                                          0.00       4.94 r
  data arrival time                                                  4.94

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/count_reg[0]/CK (SDFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.39    8677.81
  data required time                                              8677.81
  --------------------------------------------------------------------------
  data required time                                              8677.81
  data arrival time                                                 -4.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.87


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/Q (SDFFRQX1M)     0.90       0.90 r
  U0_FIFO/u_w2r_sync/SYNC[3] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00       0.90 r
  U0_FIFO/u0_FIFO_RD/gray_wr_ptr[3] (fifo_rd_pointer_width4_test_1)
                                                          0.00       0.90 r
  U0_FIFO/u0_FIFO_RD/U29/Y (XNOR2X2M)                     0.40       1.31 f
  U0_FIFO/u0_FIFO_RD/U28/Y (NAND4X2M)                     0.57       1.87 r
  U0_FIFO/u0_FIFO_RD/U33/Y (NAND2X2M)                     0.49       2.36 f
  U0_FIFO/u0_FIFO_RD/U23/Y (NOR2X2M)                      0.87       3.23 r
  U0_FIFO/u0_FIFO_RD/U32/Y (NAND2X2M)                     0.58       3.81 f
  U0_FIFO/u0_FIFO_RD/U27/Y (NAND2BX2M)                    0.45       4.26 f
  U0_FIFO/u0_FIFO_RD/U26/Y (XNOR2X2M)                     0.39       4.65 f
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/D (SDFFRQX2M)          0.00       4.65 f
  data arrival time                                                  4.65

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[3]/CK (SDFFRQX2M)         0.00    8678.20 r
  library setup time                                     -0.46    8677.74
  data required time                                              8677.74
  --------------------------------------------------------------------------
  data required time                                              8677.74
  data arrival time                                                 -4.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.09


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U38/Y (NOR2BX2M)       0.33       3.68 f
  U0_UART/u0_UART_TX/u0_serializer/U37/Y (BUFX4M)         0.58       4.26 f
  U0_UART/u0_UART_TX/u0_serializer/U39/Y (AND2X2M)        0.42       4.68 f
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[7]/D (SDFFRQX1M)
                                                          0.00       4.68 f
  data arrival time                                                  4.68

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/lfsr_reg[7]/CK (SDFFRQX1M)
                                                          0.00    8678.20 r
  library setup time                                     -0.40    8677.80
  data required time                                              8677.80
  --------------------------------------------------------------------------
  data required time                                              8677.80
  data arrival time                                                 -4.68
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.12


  Startpoint: U0_UART/u0_UART_TX/u0_fsm/current_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/u0_UART_TX/u0_serializer/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/u0_UART_TX/u0_fsm/current_reg[0]/Q (SDFFRQX1M)
                                                          0.81       0.81 f
  U0_UART/u0_UART_TX/u0_fsm/U13/Y (INVX2M)                0.87       1.68 r
  U0_UART/u0_UART_TX/u0_fsm/U15/Y (NAND2X2M)              0.81       2.49 f
  U0_UART/u0_UART_TX/u0_fsm/U6/Y (AOI21X4M)               0.87       3.36 r
  U0_UART/u0_UART_TX/u0_fsm/ser_en (TX_fsm_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/ser_en (TX_serializer_datawidth8_test_1)
                                                          0.00       3.36 r
  U0_UART/u0_UART_TX/u0_serializer/U42/Y (NAND2X4M)       0.67       4.03 f
  U0_UART/u0_UART_TX/u0_serializer/U47/Y (NOR2X2M)        0.54       4.57 r
  U0_UART/u0_UART_TX/u0_serializer/count_reg[1]/D (SDFFRQX2M)
                                                          0.00       4.57 r
  data arrival time                                                  4.57

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_UART/u0_UART_TX/u0_serializer/count_reg[1]/CK (SDFFRQX2M)
                                                          0.00    8678.20 r
  library setup time                                     -0.33    8677.87
  data required time                                              8677.87
  --------------------------------------------------------------------------
  data required time                                              8677.87
  data arrival time                                                 -4.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.31


  Startpoint: U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U0_FIFO/u_w2r_sync/sync_reg_reg[3][1]/Q (SDFFRQX1M)     0.90       0.90 r
  U0_FIFO/u_w2r_sync/SYNC[3] (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_test_1)
                                                          0.00       0.90 r
  U0_FIFO/u0_FIFO_RD/gray_wr_ptr[3] (fifo_rd_pointer_width4_test_1)
                                                          0.00       0.90 r
  U0_FIFO/u0_FIFO_RD/U29/Y (XNOR2X2M)                     0.40       1.31 f
  U0_FIFO/u0_FIFO_RD/U28/Y (NAND4X2M)                     0.57       1.87 r
  U0_FIFO/u0_FIFO_RD/U33/Y (NAND2X2M)                     0.49       2.36 f
  U0_FIFO/u0_FIFO_RD/U23/Y (NOR2X2M)                      0.87       3.23 r
  U0_FIFO/u0_FIFO_RD/U32/Y (NAND2X2M)                     0.58       3.81 f
  U0_FIFO/u0_FIFO_RD/U37/Y (XNOR2X2M)                     0.42       4.23 f
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/D (SDFFRQX2M)          0.00       4.23 f
  data arrival time                                                  4.23

  clock UART_TX_CLK (rise edge)                        8678.40    8678.40
  clock network delay (ideal)                             0.00    8678.40
  clock uncertainty                                      -0.20    8678.20
  U0_FIFO/u0_FIFO_RD/rd_ptr_reg[2]/CK (SDFFRQX2M)         0.00    8678.20 r
  library setup time                                     -0.47    8677.73
  data required time                                              8677.73
  --------------------------------------------------------------------------
  data required time                                              8677.73
  data arrival time                                                 -4.23
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.49


1
