// Seed: 3373467649
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10, id_11;
  assign id_5 = 1'd0;
  wire  id_12;
  uwire id_13 = 1 <= id_6 * 1;
  tri0  id_14 = 1 - 1;
  wire  id_15;
  id_16(
      .id_0(id_7),
      .id_1(id_13),
      .id_2(id_1),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_1),
      .id_6(1'b0),
      .id_7(id_12),
      .id_8(),
      .id_9(1),
      .id_10(id_4),
      .id_11(1 == id_13)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_9(
      .id_0(1), .id_1(1'b0 - 1'b0)
  ); module_0(
      id_4, id_4, id_5, id_1, id_6, id_4, id_7, id_4
  );
endmodule
