$date
	Thu Nov 23 22:07:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % reset $end
$scope module dut $end
$var wire 1 % clk $end
$var wire 1 $ d $end
$var wire 1 # reset $end
$var reg 1 " q $end
$var reg 1 ! qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5
1%
#10
1$
1#
#15
0$
#20
0#
#25
1$
#30
1#
#40
0#
