

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS'
================================================================
* Date:           Sat Sep 28 22:24:49 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.053 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    20006|    20006|  0.160 ms|  0.160 ms|  20001|  20001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUTER_ROWS_OUTER_COLS  |    20004|    20004|         6|          1|          1|  20000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     88|        -|        -|     -|
|Expression           |        -|      -|        0|     1260|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     63|        0|      315|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       72|     -|
|Register             |        -|      -|     3431|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|    151|     3431|     1647|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      4|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_16_1_1_U12  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U13  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U14  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U15  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U16  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U17  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U18  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U19  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U20  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U21  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U22  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U23  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U24  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U25  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U26  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U27  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U28  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U29  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U30  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U31  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U32  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U33  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U34  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U35  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U36  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U37  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U38  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U39  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U40  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U41  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U42  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U43  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U44  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U45  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U46  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U47  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U48  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U49  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U50  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U51  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U52  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U53  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U54  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U55  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U56  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U57  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U58  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U59  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U60  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U61  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U62  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U63  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U64  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U65  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U66  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U67  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U68  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U69  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U70  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U71  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U72  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U73  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_16_1_1_U74  |mul_16s_16s_16_1_1  |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  63|  0| 315|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U76   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U77   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U78   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U79   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U80   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U81   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U82   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U83   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U84   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U85   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U86   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U87   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U88   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U89   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U90   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U91   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U92   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U93   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U94   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U95   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U96   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U97   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U98   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U99   |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U100  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U101  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U102  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U103  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U104  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U105  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U106  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U107  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U108  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U109  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U110  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U111  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U112  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U113  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U114  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U115  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U116  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U117  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U118  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U119  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U120  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U121  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U122  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U123  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U124  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U125  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U126  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U127  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U128  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U129  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U130  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U131  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U132  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U133  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U134  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U135  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U136  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U137  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U138  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U139  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U140  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U141  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U142  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U143  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U144  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U145  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U146  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U147  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U148  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U149  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U150  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U151  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U152  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U153  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U154  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U155  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U156  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U157  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U158  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U159  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U160  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U161  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U162  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_7ns_8ns_15_4_1_U75    |mac_muladd_8ns_7ns_8ns_15_4_1   |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_721_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln57_fu_733_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln59_fu_775_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln63_103_fu_4371_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_107_fu_4375_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln63_108_fu_4379_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_109_fu_4385_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_10_fu_4203_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_110_fu_4391_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_113_fu_4397_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_117_fu_4401_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln63_118_fu_4405_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_122_fu_4411_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_126_fu_4415_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln63_127_fu_4419_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_128_fu_4425_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_131_fu_4185_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln63_135_fu_4431_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln63_136_fu_4435_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_140_fu_4440_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_144_fu_4444_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln63_145_fu_4448_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_146_fu_4454_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_147_fu_4460_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_148_fu_4466_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_149_fu_4472_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln63_14_fu_4207_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_15_fu_4211_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_16_fu_4217_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_19_fu_4169_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_23_fu_4223_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_24_fu_4227_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_28_fu_4232_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_2_fu_4189_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln63_32_fu_4236_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_33_fu_4240_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_34_fu_4246_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_35_fu_4252_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_38_fu_4258_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_42_fu_4262_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_43_fu_4266_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_47_fu_4272_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_51_fu_4276_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_52_fu_4280_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_53_fu_4286_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_56_fu_4173_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_60_fu_4292_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_61_fu_4296_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_65_fu_4301_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_69_fu_4305_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_6_fu_4193_p2    |         +|   0|  0|  23|          16|          16|
    |add_ln63_70_fu_4309_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_71_fu_4315_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_72_fu_4321_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_73_fu_4327_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_76_fu_4177_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_7_fu_4197_p2    |         +|   0|  0|  16|          16|          16|
    |add_ln63_80_fu_4333_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_81_fu_4337_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_85_fu_4342_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_89_fu_4346_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_90_fu_4350_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_91_fu_4356_p2   |         +|   0|  0|  16|          16|          16|
    |add_ln63_94_fu_4181_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_98_fu_4362_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln63_99_fu_4366_p2   |         +|   0|  0|  16|          16|          16|
    |icmp_ln57_fu_715_p2      |      icmp|   0|  0|  22|          15|          15|
    |icmp_ln59_fu_739_p2      |      icmp|   0|  0|  15|           8|           7|
    |select_ln57_1_fu_753_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln57_fu_745_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1260|        1064|        1043|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten21_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                 |   9|          2|    8|         16|
    |i_fu_646                                |   9|          2|    7|         14|
    |indvar_flatten21_fu_650                 |   9|          2|   15|         30|
    |j_fu_642                                |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   62|        124|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |MatC_addr_reg_6342                   |  15|   0|   15|          0|
    |MatC_addr_reg_6342_pp0_iter4_reg     |  15|   0|   15|          0|
    |add_ln63_100_reg_6548                |  16|   0|   16|          0|
    |add_ln63_104_reg_6558                |  16|   0|   16|          0|
    |add_ln63_111_reg_6568                |  16|   0|   16|          0|
    |add_ln63_112_reg_6573                |  16|   0|   16|          0|
    |add_ln63_114_reg_6578                |  16|   0|   16|          0|
    |add_ln63_119_reg_6588                |  16|   0|   16|          0|
    |add_ln63_11_reg_6378                 |  16|   0|   16|          0|
    |add_ln63_123_reg_6598                |  16|   0|   16|          0|
    |add_ln63_131_reg_6608                |  16|   0|   16|          0|
    |add_ln63_132_reg_6613                |  16|   0|   16|          0|
    |add_ln63_137_reg_6623                |  16|   0|   16|          0|
    |add_ln63_141_reg_6633                |  16|   0|   16|          0|
    |add_ln63_19_reg_6388                 |  16|   0|   16|          0|
    |add_ln63_1_reg_6353                  |  16|   0|   16|          0|
    |add_ln63_20_reg_6393                 |  16|   0|   16|          0|
    |add_ln63_25_reg_6403                 |  16|   0|   16|          0|
    |add_ln63_29_reg_6413                 |  16|   0|   16|          0|
    |add_ln63_36_reg_6423                 |  16|   0|   16|          0|
    |add_ln63_37_reg_6428                 |  16|   0|   16|          0|
    |add_ln63_39_reg_6433                 |  16|   0|   16|          0|
    |add_ln63_3_reg_6358                  |  16|   0|   16|          0|
    |add_ln63_44_reg_6443                 |  16|   0|   16|          0|
    |add_ln63_48_reg_6453                 |  16|   0|   16|          0|
    |add_ln63_56_reg_6463                 |  16|   0|   16|          0|
    |add_ln63_57_reg_6468                 |  16|   0|   16|          0|
    |add_ln63_62_reg_6478                 |  16|   0|   16|          0|
    |add_ln63_66_reg_6488                 |  16|   0|   16|          0|
    |add_ln63_76_reg_6498                 |  16|   0|   16|          0|
    |add_ln63_77_reg_6503                 |  16|   0|   16|          0|
    |add_ln63_82_reg_6513                 |  16|   0|   16|          0|
    |add_ln63_86_reg_6523                 |  16|   0|   16|          0|
    |add_ln63_8_reg_6368                  |  16|   0|   16|          0|
    |add_ln63_94_reg_6533                 |  16|   0|   16|          0|
    |add_ln63_95_reg_6538                 |  16|   0|   16|          0|
    |add_ln63_9_reg_6373                  |  16|   0|   16|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |empty_28_reg_5152                    |  16|   0|   16|          0|
    |i_fu_646                             |   7|   0|    7|          0|
    |indvar_flatten21_fu_650              |  15|   0|   15|          0|
    |j_fu_642                             |   8|   0|    8|          0|
    |mul_ln63_100_reg_6237                |  16|   0|   16|          0|
    |mul_ln63_100_reg_6237_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_102_reg_6242                |  16|   0|   16|          0|
    |mul_ln63_102_reg_6242_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_103_reg_6247                |  16|   0|   16|          0|
    |mul_ln63_103_reg_6247_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_107_reg_6252                |  16|   0|   16|          0|
    |mul_ln63_107_reg_6252_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_10_reg_6042                 |  16|   0|   16|          0|
    |mul_ln63_10_reg_6042_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_110_reg_6257                |  16|   0|   16|          0|
    |mul_ln63_110_reg_6257_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_114_reg_6262                |  16|   0|   16|          0|
    |mul_ln63_114_reg_6262_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_115_reg_6267                |  16|   0|   16|          0|
    |mul_ln63_115_reg_6267_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_116_reg_6272                |  16|   0|   16|          0|
    |mul_ln63_116_reg_6272_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_117_reg_6277                |  16|   0|   16|          0|
    |mul_ln63_117_reg_6277_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_119_reg_6282                |  16|   0|   16|          0|
    |mul_ln63_119_reg_6282_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_120_reg_6287                |  16|   0|   16|          0|
    |mul_ln63_120_reg_6287_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_122_reg_6292                |  16|   0|   16|          0|
    |mul_ln63_122_reg_6292_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_123_reg_6297                |  16|   0|   16|          0|
    |mul_ln63_123_reg_6297_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_124_reg_6302                |  16|   0|   16|          0|
    |mul_ln63_124_reg_6302_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_12_reg_6047                 |  16|   0|   16|          0|
    |mul_ln63_12_reg_6047_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_134_reg_6307                |  16|   0|   16|          0|
    |mul_ln63_134_reg_6307_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_136_reg_6312                |  16|   0|   16|          0|
    |mul_ln63_136_reg_6312_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_137_reg_6317                |  16|   0|   16|          0|
    |mul_ln63_137_reg_6317_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_13_reg_6052                 |  16|   0|   16|          0|
    |mul_ln63_13_reg_6052_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_141_reg_6322                |  16|   0|   16|          0|
    |mul_ln63_141_reg_6322_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_144_reg_6327                |  16|   0|   16|          0|
    |mul_ln63_144_reg_6327_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_146_reg_6332                |  16|   0|   16|          0|
    |mul_ln63_146_reg_6332_pp0_iter2_reg  |  16|   0|   16|          0|
    |mul_ln63_14_reg_6057                 |  16|   0|   16|          0|
    |mul_ln63_14_reg_6057_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_17_reg_6062                 |  16|   0|   16|          0|
    |mul_ln63_17_reg_6062_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_19_reg_6067                 |  16|   0|   16|          0|
    |mul_ln63_19_reg_6067_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_23_reg_6072                 |  16|   0|   16|          0|
    |mul_ln63_23_reg_6072_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_24_reg_6077                 |  16|   0|   16|          0|
    |mul_ln63_24_reg_6077_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_26_reg_6082                 |  16|   0|   16|          0|
    |mul_ln63_26_reg_6082_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_27_reg_6087                 |  16|   0|   16|          0|
    |mul_ln63_27_reg_6087_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_28_reg_6092                 |  16|   0|   16|          0|
    |mul_ln63_28_reg_6092_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_29_reg_6097                 |  16|   0|   16|          0|
    |mul_ln63_29_reg_6097_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_2_reg_6027                  |  16|   0|   16|          0|
    |mul_ln63_2_reg_6027_pp0_iter2_reg    |  16|   0|   16|          0|
    |mul_ln63_32_reg_6102                 |  16|   0|   16|          0|
    |mul_ln63_32_reg_6102_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_39_reg_6107                 |  16|   0|   16|          0|
    |mul_ln63_39_reg_6107_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_3_reg_6032                  |  16|   0|   16|          0|
    |mul_ln63_3_reg_6032_pp0_iter2_reg    |  16|   0|   16|          0|
    |mul_ln63_42_reg_6112                 |  16|   0|   16|          0|
    |mul_ln63_42_reg_6112_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_45_reg_6117                 |  16|   0|   16|          0|
    |mul_ln63_45_reg_6117_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_46_reg_6122                 |  16|   0|   16|          0|
    |mul_ln63_46_reg_6122_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_50_reg_6127                 |  16|   0|   16|          0|
    |mul_ln63_50_reg_6127_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_51_reg_6132                 |  16|   0|   16|          0|
    |mul_ln63_51_reg_6132_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_54_reg_6137                 |  16|   0|   16|          0|
    |mul_ln63_54_reg_6137_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_55_reg_6142                 |  16|   0|   16|          0|
    |mul_ln63_55_reg_6142_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_56_reg_6147                 |  16|   0|   16|          0|
    |mul_ln63_56_reg_6147_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_62_reg_6152                 |  16|   0|   16|          0|
    |mul_ln63_62_reg_6152_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_63_reg_6157                 |  16|   0|   16|          0|
    |mul_ln63_63_reg_6157_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_64_reg_6162                 |  16|   0|   16|          0|
    |mul_ln63_64_reg_6162_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_66_reg_6167                 |  16|   0|   16|          0|
    |mul_ln63_66_reg_6167_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_67_reg_6172                 |  16|   0|   16|          0|
    |mul_ln63_67_reg_6172_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_69_reg_6177                 |  16|   0|   16|          0|
    |mul_ln63_69_reg_6177_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_6_reg_6037                  |  16|   0|   16|          0|
    |mul_ln63_6_reg_6037_pp0_iter2_reg    |  16|   0|   16|          0|
    |mul_ln63_70_reg_6182                 |  16|   0|   16|          0|
    |mul_ln63_70_reg_6182_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_73_reg_6187                 |  16|   0|   16|          0|
    |mul_ln63_73_reg_6187_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_76_reg_6192                 |  16|   0|   16|          0|
    |mul_ln63_76_reg_6192_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_77_reg_6197                 |  16|   0|   16|          0|
    |mul_ln63_77_reg_6197_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_79_reg_6202                 |  16|   0|   16|          0|
    |mul_ln63_79_reg_6202_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_81_reg_6207                 |  16|   0|   16|          0|
    |mul_ln63_81_reg_6207_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_85_reg_6212                 |  16|   0|   16|          0|
    |mul_ln63_85_reg_6212_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_88_reg_6217                 |  16|   0|   16|          0|
    |mul_ln63_88_reg_6217_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_89_reg_6222                 |  16|   0|   16|          0|
    |mul_ln63_89_reg_6222_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_92_reg_6227                 |  16|   0|   16|          0|
    |mul_ln63_92_reg_6227_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_97_reg_6232                 |  16|   0|   16|          0|
    |mul_ln63_97_reg_6232_pp0_iter2_reg   |  16|   0|   16|          0|
    |mul_ln63_reg_6022                    |  16|   0|   16|          0|
    |mul_ln63_reg_6022_pp0_iter2_reg      |  16|   0|   16|          0|
    |select_ln57_reg_5132                 |   8|   0|    8|          0|
    |select_ln57_reg_5132_pp0_iter1_reg   |   8|   0|    8|          0|
    |tmp_103_reg_5452                     |  16|   0|   16|          0|
    |tmp_108_reg_5467                     |  16|   0|   16|          0|
    |tmp_117_reg_5492                     |  16|   0|   16|          0|
    |tmp_122_reg_5507                     |  16|   0|   16|          0|
    |tmp_127_reg_5522                     |  16|   0|   16|          0|
    |tmp_136_reg_5547                     |  16|   0|   16|          0|
    |tmp_13_reg_5192                      |  16|   0|   16|          0|
    |tmp_141_reg_5562                     |  16|   0|   16|          0|
    |tmp_146_reg_5577                     |  16|   0|   16|          0|
    |tmp_153_reg_5602                     |  16|   0|   16|          0|
    |tmp_162_reg_5627                     |  16|   0|   16|          0|
    |tmp_171_reg_5652                     |  16|   0|   16|          0|
    |tmp_176_reg_5667                     |  16|   0|   16|          0|
    |tmp_181_reg_5682                     |  16|   0|   16|          0|
    |tmp_190_reg_5707                     |  16|   0|   16|          0|
    |tmp_195_reg_5722                     |  16|   0|   16|          0|
    |tmp_200_reg_5737                     |  16|   0|   16|          0|
    |tmp_209_reg_5762                     |  16|   0|   16|          0|
    |tmp_214_reg_5777                     |  16|   0|   16|          0|
    |tmp_219_reg_5792                     |  16|   0|   16|          0|
    |tmp_228_reg_5817                     |  16|   0|   16|          0|
    |tmp_22_reg_5217                      |  16|   0|   16|          0|
    |tmp_233_reg_5832                     |  16|   0|   16|          0|
    |tmp_238_reg_5847                     |  16|   0|   16|          0|
    |tmp_247_reg_5872                     |  16|   0|   16|          0|
    |tmp_252_reg_5887                     |  16|   0|   16|          0|
    |tmp_257_reg_5902                     |  16|   0|   16|          0|
    |tmp_266_reg_5927                     |  16|   0|   16|          0|
    |tmp_271_reg_5942                     |  16|   0|   16|          0|
    |tmp_276_reg_5957                     |  16|   0|   16|          0|
    |tmp_27_reg_5232                      |  16|   0|   16|          0|
    |tmp_285_reg_5982                     |  16|   0|   16|          0|
    |tmp_290_reg_5997                     |  16|   0|   16|          0|
    |tmp_295_reg_6012                     |  16|   0|   16|          0|
    |tmp_32_reg_5247                      |  16|   0|   16|          0|
    |tmp_41_reg_5272                      |  16|   0|   16|          0|
    |tmp_46_reg_5287                      |  16|   0|   16|          0|
    |tmp_4_reg_5167                       |  16|   0|   16|          0|
    |tmp_51_reg_5302                      |  16|   0|   16|          0|
    |tmp_60_reg_5327                      |  16|   0|   16|          0|
    |tmp_65_reg_5342                      |  16|   0|   16|          0|
    |tmp_70_reg_5357                      |  16|   0|   16|          0|
    |tmp_79_reg_5382                      |  16|   0|   16|          0|
    |tmp_84_reg_5397                      |  16|   0|   16|          0|
    |tmp_89_reg_5412                      |  16|   0|   16|          0|
    |tmp_98_reg_5437                      |  16|   0|   16|          0|
    |trunc_ln63_reg_5587                  |  16|   0|   16|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |3431|   0| 3431|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+------+------------+--------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits |  Protocol  |                Source Object               |    C Type    |
+---------------+-----+------+------------+--------------------------------------------+--------------+
|ap_clk         |   in|     1|  ap_ctrl_hs|  real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS|  return value|
|ap_rst         |   in|     1|  ap_ctrl_hs|  real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS|  return value|
|ap_start       |   in|     1|  ap_ctrl_hs|  real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS|  return value|
|ap_done        |  out|     1|  ap_ctrl_hs|  real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS|  return value|
|ap_idle        |  out|     1|  ap_ctrl_hs|  real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS|  return value|
|ap_ready       |  out|     1|  ap_ctrl_hs|  real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS|  return value|
|MatA_address0  |  out|     7|   ap_memory|                                        MatA|         array|
|MatA_ce0       |  out|     1|   ap_memory|                                        MatA|         array|
|MatA_q0        |   in|  2400|   ap_memory|                                        MatA|         array|
|MatC_address0  |  out|    15|   ap_memory|                                        MatC|         array|
|MatC_ce0       |  out|     1|   ap_memory|                                        MatC|         array|
|MatC_we0       |  out|     1|   ap_memory|                                        MatC|         array|
|MatC_d0        |  out|    16|   ap_memory|                                        MatC|         array|
|MatC_address1  |  out|    15|   ap_memory|                                        MatC|         array|
|MatC_ce1       |  out|     1|   ap_memory|                                        MatC|         array|
|MatC_q1        |   in|    16|   ap_memory|                                        MatC|         array|
|MatB_address0  |  out|     8|   ap_memory|                                        MatB|         array|
|MatB_ce0       |  out|     1|   ap_memory|                                        MatB|         array|
|MatB_q0        |   in|  2400|   ap_memory|                                        MatB|         array|
+---------------+-----+------+------------+--------------------------------------------+--------------+

