// Generated by CIRCT firtool-1.76.0
module Q_3(	// src/main/scala/Frontend/instruction_fetch.scala:35:7
  input         clock,	// src/main/scala/Frontend/instruction_fetch.scala:35:7
                reset,	// src/main/scala/Frontend/instruction_fetch.scala:35:7
  output        io_in_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [31:0] io_in_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_0_ready_bits_RS1_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_0_ready_bits_RS2_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_0_RD,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_0_RD_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_0_RS1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_0_RS1_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_0_RS2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_0_RS2_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [20:0] io_in_bits_decoded_instruction_0_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [2:0]  io_in_bits_decoded_instruction_0_FUNCT3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_0_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [5:0]  io_in_bits_decoded_instruction_0_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [3:0]  io_in_bits_decoded_instruction_0_MOB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_0_FTQ_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [4:0]  io_in_bits_decoded_instruction_0_instructionType,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_0_portID,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_0_RS_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_0_needs_ALU,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_0_needs_branch_unit,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_0_needs_CSRs,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_0_SUBTRACT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_0_MULTIPLY,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_0_IS_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_0_memory_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_0_access_width,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_1_ready_bits_RS1_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_1_ready_bits_RS2_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_1_RD,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_1_RD_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_1_RS1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_1_RS1_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_1_RS2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_1_RS2_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [20:0] io_in_bits_decoded_instruction_1_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [2:0]  io_in_bits_decoded_instruction_1_FUNCT3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_1_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [5:0]  io_in_bits_decoded_instruction_1_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [3:0]  io_in_bits_decoded_instruction_1_MOB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_1_FTQ_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [4:0]  io_in_bits_decoded_instruction_1_instructionType,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_1_portID,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_1_RS_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_1_needs_ALU,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_1_needs_branch_unit,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_1_needs_CSRs,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_1_SUBTRACT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_1_MULTIPLY,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_1_IS_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_1_memory_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_1_access_width,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_2_ready_bits_RS1_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_2_ready_bits_RS2_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_2_RD,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_2_RD_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_2_RS1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_2_RS1_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_2_RS2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_2_RS2_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [20:0] io_in_bits_decoded_instruction_2_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [2:0]  io_in_bits_decoded_instruction_2_FUNCT3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_2_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [5:0]  io_in_bits_decoded_instruction_2_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [3:0]  io_in_bits_decoded_instruction_2_MOB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_2_FTQ_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [4:0]  io_in_bits_decoded_instruction_2_instructionType,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_2_portID,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_2_RS_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_2_needs_ALU,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_2_needs_branch_unit,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_2_needs_CSRs,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_2_SUBTRACT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_2_MULTIPLY,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_2_IS_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_2_memory_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_2_access_width,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_3_ready_bits_RS1_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_3_ready_bits_RS2_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_3_RD,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_3_RD_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_3_RS1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_3_RS1_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [6:0]  io_in_bits_decoded_instruction_3_RS2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_3_RS2_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [20:0] io_in_bits_decoded_instruction_3_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [2:0]  io_in_bits_decoded_instruction_3_FUNCT3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_3_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [5:0]  io_in_bits_decoded_instruction_3_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [3:0]  io_in_bits_decoded_instruction_3_MOB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_3_FTQ_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [4:0]  io_in_bits_decoded_instruction_3_instructionType,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_3_portID,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_3_RS_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_decoded_instruction_3_needs_ALU,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_3_needs_branch_unit,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_3_needs_CSRs,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_3_SUBTRACT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_3_MULTIPLY,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_3_IS_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [1:0]  io_in_bits_decoded_instruction_3_memory_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_decoded_instruction_3_access_width,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_in_bits_valid_bits_0,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_valid_bits_1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_valid_bits_2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_in_bits_valid_bits_3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [3:0]  io_in_bits_RAT_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input  [7:0]  io_in_bits_free_list_front_pointer,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_out_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [31:0] io_out_bits_fetch_PC,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_0_ready_bits_RS1_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_0_ready_bits_RS2_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_0_RD,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_0_RD_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_0_RS1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_0_RS1_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_0_RS2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_0_RS2_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [20:0] io_out_bits_decoded_instruction_0_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [2:0]  io_out_bits_decoded_instruction_0_FUNCT3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_0_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [5:0]  io_out_bits_decoded_instruction_0_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [3:0]  io_out_bits_decoded_instruction_0_MOB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_0_FTQ_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [4:0]  io_out_bits_decoded_instruction_0_instructionType,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_0_portID,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_0_RS_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_0_needs_ALU,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_0_needs_branch_unit,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_0_needs_CSRs,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_0_SUBTRACT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_0_MULTIPLY,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_0_IS_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_0_memory_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_0_access_width,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_1_ready_bits_RS1_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_1_ready_bits_RS2_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_1_RD,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_1_RD_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_1_RS1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_1_RS1_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_1_RS2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_1_RS2_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [20:0] io_out_bits_decoded_instruction_1_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [2:0]  io_out_bits_decoded_instruction_1_FUNCT3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_1_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [5:0]  io_out_bits_decoded_instruction_1_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [3:0]  io_out_bits_decoded_instruction_1_MOB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_1_FTQ_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [4:0]  io_out_bits_decoded_instruction_1_instructionType,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_1_portID,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_1_RS_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_1_needs_ALU,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_1_needs_branch_unit,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_1_needs_CSRs,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_1_SUBTRACT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_1_MULTIPLY,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_1_IS_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_1_memory_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_1_access_width,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_2_ready_bits_RS1_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_2_ready_bits_RS2_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_2_RD,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_2_RD_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_2_RS1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_2_RS1_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_2_RS2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_2_RS2_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [20:0] io_out_bits_decoded_instruction_2_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [2:0]  io_out_bits_decoded_instruction_2_FUNCT3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_2_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [5:0]  io_out_bits_decoded_instruction_2_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [3:0]  io_out_bits_decoded_instruction_2_MOB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_2_FTQ_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [4:0]  io_out_bits_decoded_instruction_2_instructionType,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_2_portID,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_2_RS_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_2_needs_ALU,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_2_needs_branch_unit,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_2_needs_CSRs,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_2_SUBTRACT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_2_MULTIPLY,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_2_IS_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_2_memory_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_2_access_width,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_3_ready_bits_RS1_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_3_ready_bits_RS2_ready,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_3_RD,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_3_RD_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_3_RS1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_3_RS1_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [6:0]  io_out_bits_decoded_instruction_3_RS2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_3_RS2_valid,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [20:0] io_out_bits_decoded_instruction_3_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [2:0]  io_out_bits_decoded_instruction_3_FUNCT3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_3_packet_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [5:0]  io_out_bits_decoded_instruction_3_ROB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [3:0]  io_out_bits_decoded_instruction_3_MOB_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_3_FTQ_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [4:0]  io_out_bits_decoded_instruction_3_instructionType,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_3_portID,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_3_RS_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_decoded_instruction_3_needs_ALU,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_3_needs_branch_unit,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_3_needs_CSRs,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_3_SUBTRACT,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_3_MULTIPLY,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_3_IS_IMM,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [1:0]  io_out_bits_decoded_instruction_3_memory_type,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_decoded_instruction_3_access_width,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output        io_out_bits_valid_bits_0,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_valid_bits_1,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_valid_bits_2,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
                io_out_bits_valid_bits_3,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [3:0]  io_out_bits_RAT_index,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  output [7:0]  io_out_bits_free_list_front_pointer,	// src/main/scala/Frontend/instruction_fetch.scala:36:14
  input         io_flush	// src/main/scala/Frontend/instruction_fetch.scala:36:14
);

  Queue16_decoded_fetch_packet queue (	// src/main/scala/Frontend/instruction_fetch.scala:51:21
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_ready                                           (io_in_ready),
    .io_enq_valid                                           (io_in_valid),
    .io_enq_bits_fetch_PC                                   (io_in_bits_fetch_PC),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_0_RD
      (io_in_bits_decoded_instruction_0_RD),
    .io_enq_bits_decoded_instruction_0_RD_valid
      (io_in_bits_decoded_instruction_0_RD_valid),
    .io_enq_bits_decoded_instruction_0_RS1
      (io_in_bits_decoded_instruction_0_RS1),
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (io_in_bits_decoded_instruction_0_RS1_valid),
    .io_enq_bits_decoded_instruction_0_RS2
      (io_in_bits_decoded_instruction_0_RS2),
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (io_in_bits_decoded_instruction_0_RS2_valid),
    .io_enq_bits_decoded_instruction_0_IMM
      (io_in_bits_decoded_instruction_0_IMM),
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (io_in_bits_decoded_instruction_0_FUNCT3),
    .io_enq_bits_decoded_instruction_0_packet_index
      (io_in_bits_decoded_instruction_0_packet_index),
    .io_enq_bits_decoded_instruction_0_ROB_index
      (io_in_bits_decoded_instruction_0_ROB_index),
    .io_enq_bits_decoded_instruction_0_MOB_index
      (io_in_bits_decoded_instruction_0_MOB_index),
    .io_enq_bits_decoded_instruction_0_FTQ_index
      (io_in_bits_decoded_instruction_0_FTQ_index),
    .io_enq_bits_decoded_instruction_0_instructionType
      (io_in_bits_decoded_instruction_0_instructionType),
    .io_enq_bits_decoded_instruction_0_portID
      (io_in_bits_decoded_instruction_0_portID),
    .io_enq_bits_decoded_instruction_0_RS_type
      (io_in_bits_decoded_instruction_0_RS_type),
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (io_in_bits_decoded_instruction_0_needs_ALU),
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (io_in_bits_decoded_instruction_0_needs_branch_unit),
    .io_enq_bits_decoded_instruction_0_needs_CSRs
      (io_in_bits_decoded_instruction_0_needs_CSRs),
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (io_in_bits_decoded_instruction_0_SUBTRACT),
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (io_in_bits_decoded_instruction_0_MULTIPLY),
    .io_enq_bits_decoded_instruction_0_IS_IMM
      (io_in_bits_decoded_instruction_0_IS_IMM),
    .io_enq_bits_decoded_instruction_0_memory_type
      (io_in_bits_decoded_instruction_0_memory_type),
    .io_enq_bits_decoded_instruction_0_access_width
      (io_in_bits_decoded_instruction_0_access_width),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_1_RD
      (io_in_bits_decoded_instruction_1_RD),
    .io_enq_bits_decoded_instruction_1_RD_valid
      (io_in_bits_decoded_instruction_1_RD_valid),
    .io_enq_bits_decoded_instruction_1_RS1
      (io_in_bits_decoded_instruction_1_RS1),
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (io_in_bits_decoded_instruction_1_RS1_valid),
    .io_enq_bits_decoded_instruction_1_RS2
      (io_in_bits_decoded_instruction_1_RS2),
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (io_in_bits_decoded_instruction_1_RS2_valid),
    .io_enq_bits_decoded_instruction_1_IMM
      (io_in_bits_decoded_instruction_1_IMM),
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (io_in_bits_decoded_instruction_1_FUNCT3),
    .io_enq_bits_decoded_instruction_1_packet_index
      (io_in_bits_decoded_instruction_1_packet_index),
    .io_enq_bits_decoded_instruction_1_ROB_index
      (io_in_bits_decoded_instruction_1_ROB_index),
    .io_enq_bits_decoded_instruction_1_MOB_index
      (io_in_bits_decoded_instruction_1_MOB_index),
    .io_enq_bits_decoded_instruction_1_FTQ_index
      (io_in_bits_decoded_instruction_1_FTQ_index),
    .io_enq_bits_decoded_instruction_1_instructionType
      (io_in_bits_decoded_instruction_1_instructionType),
    .io_enq_bits_decoded_instruction_1_portID
      (io_in_bits_decoded_instruction_1_portID),
    .io_enq_bits_decoded_instruction_1_RS_type
      (io_in_bits_decoded_instruction_1_RS_type),
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (io_in_bits_decoded_instruction_1_needs_ALU),
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (io_in_bits_decoded_instruction_1_needs_branch_unit),
    .io_enq_bits_decoded_instruction_1_needs_CSRs
      (io_in_bits_decoded_instruction_1_needs_CSRs),
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (io_in_bits_decoded_instruction_1_SUBTRACT),
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (io_in_bits_decoded_instruction_1_MULTIPLY),
    .io_enq_bits_decoded_instruction_1_IS_IMM
      (io_in_bits_decoded_instruction_1_IS_IMM),
    .io_enq_bits_decoded_instruction_1_memory_type
      (io_in_bits_decoded_instruction_1_memory_type),
    .io_enq_bits_decoded_instruction_1_access_width
      (io_in_bits_decoded_instruction_1_access_width),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_2_RD
      (io_in_bits_decoded_instruction_2_RD),
    .io_enq_bits_decoded_instruction_2_RD_valid
      (io_in_bits_decoded_instruction_2_RD_valid),
    .io_enq_bits_decoded_instruction_2_RS1
      (io_in_bits_decoded_instruction_2_RS1),
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (io_in_bits_decoded_instruction_2_RS1_valid),
    .io_enq_bits_decoded_instruction_2_RS2
      (io_in_bits_decoded_instruction_2_RS2),
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (io_in_bits_decoded_instruction_2_RS2_valid),
    .io_enq_bits_decoded_instruction_2_IMM
      (io_in_bits_decoded_instruction_2_IMM),
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (io_in_bits_decoded_instruction_2_FUNCT3),
    .io_enq_bits_decoded_instruction_2_packet_index
      (io_in_bits_decoded_instruction_2_packet_index),
    .io_enq_bits_decoded_instruction_2_ROB_index
      (io_in_bits_decoded_instruction_2_ROB_index),
    .io_enq_bits_decoded_instruction_2_MOB_index
      (io_in_bits_decoded_instruction_2_MOB_index),
    .io_enq_bits_decoded_instruction_2_FTQ_index
      (io_in_bits_decoded_instruction_2_FTQ_index),
    .io_enq_bits_decoded_instruction_2_instructionType
      (io_in_bits_decoded_instruction_2_instructionType),
    .io_enq_bits_decoded_instruction_2_portID
      (io_in_bits_decoded_instruction_2_portID),
    .io_enq_bits_decoded_instruction_2_RS_type
      (io_in_bits_decoded_instruction_2_RS_type),
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (io_in_bits_decoded_instruction_2_needs_ALU),
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (io_in_bits_decoded_instruction_2_needs_branch_unit),
    .io_enq_bits_decoded_instruction_2_needs_CSRs
      (io_in_bits_decoded_instruction_2_needs_CSRs),
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (io_in_bits_decoded_instruction_2_SUBTRACT),
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (io_in_bits_decoded_instruction_2_MULTIPLY),
    .io_enq_bits_decoded_instruction_2_IS_IMM
      (io_in_bits_decoded_instruction_2_IS_IMM),
    .io_enq_bits_decoded_instruction_2_memory_type
      (io_in_bits_decoded_instruction_2_memory_type),
    .io_enq_bits_decoded_instruction_2_access_width
      (io_in_bits_decoded_instruction_2_access_width),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_3_RD
      (io_in_bits_decoded_instruction_3_RD),
    .io_enq_bits_decoded_instruction_3_RD_valid
      (io_in_bits_decoded_instruction_3_RD_valid),
    .io_enq_bits_decoded_instruction_3_RS1
      (io_in_bits_decoded_instruction_3_RS1),
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (io_in_bits_decoded_instruction_3_RS1_valid),
    .io_enq_bits_decoded_instruction_3_RS2
      (io_in_bits_decoded_instruction_3_RS2),
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (io_in_bits_decoded_instruction_3_RS2_valid),
    .io_enq_bits_decoded_instruction_3_IMM
      (io_in_bits_decoded_instruction_3_IMM),
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (io_in_bits_decoded_instruction_3_FUNCT3),
    .io_enq_bits_decoded_instruction_3_packet_index
      (io_in_bits_decoded_instruction_3_packet_index),
    .io_enq_bits_decoded_instruction_3_ROB_index
      (io_in_bits_decoded_instruction_3_ROB_index),
    .io_enq_bits_decoded_instruction_3_MOB_index
      (io_in_bits_decoded_instruction_3_MOB_index),
    .io_enq_bits_decoded_instruction_3_FTQ_index
      (io_in_bits_decoded_instruction_3_FTQ_index),
    .io_enq_bits_decoded_instruction_3_instructionType
      (io_in_bits_decoded_instruction_3_instructionType),
    .io_enq_bits_decoded_instruction_3_portID
      (io_in_bits_decoded_instruction_3_portID),
    .io_enq_bits_decoded_instruction_3_RS_type
      (io_in_bits_decoded_instruction_3_RS_type),
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (io_in_bits_decoded_instruction_3_needs_ALU),
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (io_in_bits_decoded_instruction_3_needs_branch_unit),
    .io_enq_bits_decoded_instruction_3_needs_CSRs
      (io_in_bits_decoded_instruction_3_needs_CSRs),
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (io_in_bits_decoded_instruction_3_SUBTRACT),
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (io_in_bits_decoded_instruction_3_MULTIPLY),
    .io_enq_bits_decoded_instruction_3_IS_IMM
      (io_in_bits_decoded_instruction_3_IS_IMM),
    .io_enq_bits_decoded_instruction_3_memory_type
      (io_in_bits_decoded_instruction_3_memory_type),
    .io_enq_bits_decoded_instruction_3_access_width
      (io_in_bits_decoded_instruction_3_access_width),
    .io_enq_bits_valid_bits_0                               (io_in_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1                               (io_in_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2                               (io_in_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3                               (io_in_bits_valid_bits_3),
    .io_enq_bits_RAT_index                                  (io_in_bits_RAT_index),
    .io_enq_bits_free_list_front_pointer
      (io_in_bits_free_list_front_pointer),
    .io_deq_ready                                           (io_out_ready),
    .io_deq_valid                                           (io_out_valid),
    .io_deq_bits_fetch_PC                                   (io_out_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_out_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_out_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_0_RD
      (io_out_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (io_out_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (io_out_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (io_out_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (io_out_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (io_out_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (io_out_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (io_out_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (io_out_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_ROB_index
      (io_out_bits_decoded_instruction_0_ROB_index),
    .io_deq_bits_decoded_instruction_0_MOB_index
      (io_out_bits_decoded_instruction_0_MOB_index),
    .io_deq_bits_decoded_instruction_0_FTQ_index
      (io_out_bits_decoded_instruction_0_FTQ_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (io_out_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (io_out_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (io_out_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (io_out_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (io_out_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (io_out_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (io_out_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (io_out_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IS_IMM
      (io_out_bits_decoded_instruction_0_IS_IMM),
    .io_deq_bits_decoded_instruction_0_memory_type
      (io_out_bits_decoded_instruction_0_memory_type),
    .io_deq_bits_decoded_instruction_0_access_width
      (io_out_bits_decoded_instruction_0_access_width),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_out_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_out_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_1_RD
      (io_out_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (io_out_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (io_out_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (io_out_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (io_out_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (io_out_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (io_out_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (io_out_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (io_out_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_ROB_index
      (io_out_bits_decoded_instruction_1_ROB_index),
    .io_deq_bits_decoded_instruction_1_MOB_index
      (io_out_bits_decoded_instruction_1_MOB_index),
    .io_deq_bits_decoded_instruction_1_FTQ_index
      (io_out_bits_decoded_instruction_1_FTQ_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (io_out_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (io_out_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (io_out_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (io_out_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (io_out_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (io_out_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (io_out_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (io_out_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IS_IMM
      (io_out_bits_decoded_instruction_1_IS_IMM),
    .io_deq_bits_decoded_instruction_1_memory_type
      (io_out_bits_decoded_instruction_1_memory_type),
    .io_deq_bits_decoded_instruction_1_access_width
      (io_out_bits_decoded_instruction_1_access_width),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_out_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_out_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_2_RD
      (io_out_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (io_out_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (io_out_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (io_out_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (io_out_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (io_out_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (io_out_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (io_out_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (io_out_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_ROB_index
      (io_out_bits_decoded_instruction_2_ROB_index),
    .io_deq_bits_decoded_instruction_2_MOB_index
      (io_out_bits_decoded_instruction_2_MOB_index),
    .io_deq_bits_decoded_instruction_2_FTQ_index
      (io_out_bits_decoded_instruction_2_FTQ_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (io_out_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (io_out_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (io_out_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (io_out_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (io_out_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (io_out_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (io_out_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (io_out_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IS_IMM
      (io_out_bits_decoded_instruction_2_IS_IMM),
    .io_deq_bits_decoded_instruction_2_memory_type
      (io_out_bits_decoded_instruction_2_memory_type),
    .io_deq_bits_decoded_instruction_2_access_width
      (io_out_bits_decoded_instruction_2_access_width),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_out_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_out_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_3_RD
      (io_out_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (io_out_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (io_out_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (io_out_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (io_out_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (io_out_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (io_out_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (io_out_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (io_out_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_ROB_index
      (io_out_bits_decoded_instruction_3_ROB_index),
    .io_deq_bits_decoded_instruction_3_MOB_index
      (io_out_bits_decoded_instruction_3_MOB_index),
    .io_deq_bits_decoded_instruction_3_FTQ_index
      (io_out_bits_decoded_instruction_3_FTQ_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (io_out_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (io_out_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (io_out_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (io_out_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (io_out_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (io_out_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (io_out_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (io_out_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IS_IMM
      (io_out_bits_decoded_instruction_3_IS_IMM),
    .io_deq_bits_decoded_instruction_3_memory_type
      (io_out_bits_decoded_instruction_3_memory_type),
    .io_deq_bits_decoded_instruction_3_access_width
      (io_out_bits_decoded_instruction_3_access_width),
    .io_deq_bits_valid_bits_0                               (io_out_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                               (io_out_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                               (io_out_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                               (io_out_bits_valid_bits_3),
    .io_deq_bits_RAT_index                                  (io_out_bits_RAT_index),
    .io_deq_bits_free_list_front_pointer
      (io_out_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );	// src/main/scala/Frontend/instruction_fetch.scala:51:21
endmodule

