#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Mar  8 20:14:33 2023
# Process ID: 27112
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.runs/proc_system_axis_broadcaster_0_0_synth_1
# Command line: vivado.exe -log proc_system_axis_broadcaster_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source proc_system_axis_broadcaster_0_0.tcl
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.runs/proc_system_axis_broadcaster_0_0_synth_1/proc_system_axis_broadcaster_0_0.vds
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.runs/proc_system_axis_broadcaster_0_0_synth_1\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
source proc_system_axis_broadcaster_0_0.tcl -notrace
Command: synth_design -top proc_system_axis_broadcaster_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1652.391 ; gain = 31.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'proc_system_axis_broadcaster_0_0' [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/synth/proc_system_axis_broadcaster_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_proc_system_axis_broadcaster_0_0' [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/hdl/top_proc_system_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_25_core' [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ipshared/eb3a/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_25_core' (0#1) [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ipshared/eb3a/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_proc_system_axis_broadcaster_0_0' [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/hdl/tdata_proc_system_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tdata_proc_system_axis_broadcaster_0_0' (0#1) [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/hdl/tdata_proc_system_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_proc_system_axis_broadcaster_0_0' [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/hdl/tuser_proc_system_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tuser_proc_system_axis_broadcaster_0_0' (0#1) [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/hdl/tuser_proc_system_axis_broadcaster_0_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_proc_system_axis_broadcaster_0_0' (0#1) [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/hdl/top_proc_system_axis_broadcaster_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'proc_system_axis_broadcaster_0_0' (0#1) [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/synth/proc_system_axis_broadcaster_0_0.v:53]
WARNING: [Synth 8-7129] Port tuser[1] in module tuser_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tuser_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tdata_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLAST in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[1] in module axis_broadcaster_v1_1_25_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[0] in module axis_broadcaster_v1_1_25_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1738.258 ; gain = 117.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1738.258 ; gain = 117.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1738.258 ; gain = 117.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1738.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/proc_system_axis_broadcaster_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.gen/sources_1/bd/proc_system/ip/proc_system_axis_broadcaster_0_0/proc_system_axis_broadcaster_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.runs/proc_system_axis_broadcaster_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.runs/proc_system_axis_broadcaster_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1747.641 ; gain = 3.852
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1747.641 ; gain = 126.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1747.641 ; gain = 126.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.runs/proc_system_axis_broadcaster_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1747.641 ; gain = 126.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1747.641 ; gain = 126.773
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tstrb[1] in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[1] in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[0] in module top_proc_system_axis_broadcaster_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1747.641 ; gain = 126.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.641 ; gain = 126.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1747.641 ; gain = 126.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1761.934 ; gain = 141.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1767.738 ; gain = 146.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1767.738 ; gain = 146.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1767.738 ; gain = 146.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1767.738 ; gain = 146.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1767.738 ; gain = 146.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1767.738 ; gain = 146.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1767.738 ; gain = 146.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1767.738 ; gain = 137.488
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1767.738 ; gain = 146.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1791.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 48cf6546
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1796.621 ; gain = 175.754
INFO: [Common 17-1381] The checkpoint 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.runs/proc_system_axis_broadcaster_0_0_synth_1/proc_system_axis_broadcaster_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP proc_system_axis_broadcaster_0_0, cache-ID = ff9c78bd1283f8a9
INFO: [Common 17-1381] The checkpoint 'D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module4/Lab4/vivado/lab4.runs/proc_system_axis_broadcaster_0_0_synth_1/proc_system_axis_broadcaster_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file proc_system_axis_broadcaster_0_0_utilization_synth.rpt -pb proc_system_axis_broadcaster_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  8 20:15:24 2023...
