/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [8:0] _06_;
  wire [6:0] _07_;
  wire [2:0] _08_;
  wire [56:0] _09_;
  wire [6:0] _10_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [17:0] celloutsig_0_29z;
  wire [23:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [5:0] celloutsig_0_42z;
  wire [29:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_83z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_22z ? celloutsig_0_21z : _00_;
  assign celloutsig_0_5z = celloutsig_0_0z[4] ? celloutsig_0_0z[5] : celloutsig_0_4z[3];
  assign celloutsig_0_9z = celloutsig_0_8z ? celloutsig_0_2z[16] : celloutsig_0_6z;
  assign celloutsig_0_19z = celloutsig_0_5z ? celloutsig_0_10z : celloutsig_0_8z;
  assign celloutsig_0_34z = ~(celloutsig_0_27z & celloutsig_0_21z);
  assign celloutsig_0_35z = ~(celloutsig_0_24z & celloutsig_0_32z);
  assign celloutsig_1_19z = ~(celloutsig_1_6z & celloutsig_1_6z);
  assign celloutsig_0_18z = ~(celloutsig_0_4z[1] & celloutsig_0_8z);
  assign celloutsig_0_40z = ~(celloutsig_0_16z[1] | celloutsig_0_11z[5]);
  assign celloutsig_0_28z = ~(celloutsig_0_10z | celloutsig_0_27z);
  assign celloutsig_0_26z = ~((celloutsig_0_8z | _02_) & (celloutsig_0_11z[8] | celloutsig_0_23z));
  assign celloutsig_0_8z = in_data[62] | ~(celloutsig_0_4z[0]);
  assign celloutsig_0_71z = celloutsig_0_30z | celloutsig_0_26z;
  assign celloutsig_0_30z = celloutsig_0_19z ^ celloutsig_0_7z;
  assign celloutsig_0_38z = celloutsig_0_30z ^ celloutsig_0_0z[4];
  assign celloutsig_0_6z = in_data[1] ^ celloutsig_0_3z;
  assign celloutsig_1_10z = celloutsig_1_4z[2] ^ celloutsig_1_5z;
  assign celloutsig_0_21z = celloutsig_0_16z[5] ^ celloutsig_0_0z[1];
  assign celloutsig_0_85z = ~(_04_ ^ celloutsig_0_83z[1]);
  assign celloutsig_1_5z = ~(celloutsig_1_2z ^ _05_);
  assign celloutsig_0_10z = ~(celloutsig_0_8z ^ celloutsig_0_2z[23]);
  assign celloutsig_0_12z = ~(celloutsig_0_8z ^ celloutsig_0_2z[18]);
  assign celloutsig_0_37z = { celloutsig_0_20z, celloutsig_0_36z, celloutsig_0_5z } + { celloutsig_0_16z[2:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_28z };
  assign celloutsig_0_4z = in_data[82:79] + { in_data[61:59], celloutsig_0_3z };
  assign celloutsig_1_7z = { _05_, _06_[7:3], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } + in_data[107:99];
  reg [6:0] _36_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _36_ <= 7'h00;
    else _36_ <= { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z };
  assign { _03_, _07_[5:0] } = _36_;
  reg [2:0] _37_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _37_ <= 3'h0;
    else _37_ <= { celloutsig_0_16z[4:3], celloutsig_0_71z };
  assign { _08_[2], _04_, _08_[0] } = _37_;
  reg [56:0] _38_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _38_ <= 57'h000000000000000;
    else _38_ <= { in_data[169:114], celloutsig_1_0z };
  assign { _09_[56:34], _05_, _06_[7:3], _09_[27:0] } = _38_;
  reg [6:0] _39_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _39_ <= 7'h00;
    else _39_ <= celloutsig_0_0z[7:1];
  assign { _00_, _10_[5:3], _01_, _10_[1], _02_ } = _39_;
  assign celloutsig_0_42z = { celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_28z } / { 1'h1, celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_83z = celloutsig_0_50z / { 1'h1, celloutsig_0_11z[1:0], celloutsig_0_20z, celloutsig_0_54z };
  assign celloutsig_0_11z = { celloutsig_0_4z[1:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z } / { 1'h1, in_data[82:70] };
  assign celloutsig_0_17z = { celloutsig_0_2z[18:11], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_10z } / { 1'h1, celloutsig_0_11z[12:1], _00_, _10_[5:3], _01_, _10_[1], _02_, celloutsig_0_7z };
  assign celloutsig_0_54z = celloutsig_0_11z[12:10] >= celloutsig_0_43z[8:6];
  assign celloutsig_1_0z = in_data[151:149] >= in_data[182:180];
  assign celloutsig_0_3z = celloutsig_0_0z <= celloutsig_0_0z;
  assign celloutsig_1_15z = { celloutsig_1_12z[9:4], celloutsig_1_9z } <= { celloutsig_1_7z[6:1], celloutsig_1_2z };
  assign celloutsig_0_86z = { celloutsig_0_36z[3:1], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_28z } < in_data[8:3];
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z } < in_data[107:97];
  assign celloutsig_0_32z = celloutsig_0_23z & ~(in_data[19]);
  assign celloutsig_0_7z = celloutsig_0_3z & ~(celloutsig_0_3z);
  assign celloutsig_1_11z = celloutsig_1_8z & ~(celloutsig_1_2z);
  assign celloutsig_0_23z = in_data[71] & celloutsig_0_0z[7];
  assign celloutsig_0_27z = | { celloutsig_0_17z[17:14], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_6z = ~^ _09_[42:36];
  assign celloutsig_0_50z = celloutsig_0_2z[6:2] >> { celloutsig_0_43z[5:3], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_4z = { _09_[8:7], celloutsig_1_0z, celloutsig_1_0z } >> { in_data[137:135], celloutsig_1_3z };
  assign celloutsig_1_12z = { in_data[176:168], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z } >> { _09_[18:9], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_2z = { in_data[50:35], celloutsig_0_0z } >> { in_data[92:85], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[16:9] >>> in_data[67:60];
  assign celloutsig_0_14z = in_data[50:48] >>> celloutsig_0_11z[5:3];
  assign celloutsig_0_16z = { celloutsig_0_0z[2:1], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_13z } >>> { celloutsig_0_0z[5:1], celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_2z[12:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_12z } - { celloutsig_0_11z[8:1], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_36z = celloutsig_0_11z[4:1] ^ { _07_[5:4], celloutsig_0_34z, celloutsig_0_20z };
  assign celloutsig_0_43z = { celloutsig_0_36z[2:0], celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_40z, celloutsig_0_33z } ^ { celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_42z, celloutsig_0_37z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_38z };
  assign celloutsig_1_3z = ~((in_data[127] & celloutsig_1_0z) | celloutsig_1_2z);
  assign celloutsig_0_13z = ~((celloutsig_0_3z & celloutsig_0_10z) | celloutsig_0_4z[0]);
  assign celloutsig_0_15z = ~((celloutsig_0_6z & celloutsig_0_12z) | _10_[1]);
  assign celloutsig_0_24z = ~((celloutsig_0_8z & celloutsig_0_4z[0]) | celloutsig_0_16z[1]);
  assign celloutsig_1_2z = ~((in_data[97] & in_data[147]) | (_09_[15] & _09_[45]));
  assign celloutsig_1_9z = ~((celloutsig_1_0z & celloutsig_1_8z) | (_09_[14] & celloutsig_1_6z));
  assign celloutsig_1_18z = ~((celloutsig_1_15z & celloutsig_1_11z) | (celloutsig_1_2z & celloutsig_1_10z));
  assign celloutsig_0_20z = ~((celloutsig_0_3z & celloutsig_0_3z) | (celloutsig_0_3z & celloutsig_0_18z));
  assign celloutsig_0_22z = ~((celloutsig_0_2z[3] & celloutsig_0_12z) | (in_data[24] & celloutsig_0_19z));
  assign { _06_[8], _06_[2:0] } = { _05_, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z };
  assign _07_[6] = _03_;
  assign _08_[1] = _04_;
  assign _09_[33:28] = { _05_, _06_[7:3] };
  assign { _10_[6], _10_[2], _10_[0] } = { _00_, _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
