Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = camera_output_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is TRUE.
The -syn option is FALSE.
-path C:/lscc/radiant/2023.1/ispfpga/ice40tp/data (searchpath added)
-path Z:/senior_design/0v7670_Verilog/camera_output (searchpath added)
-path Z:/senior_design/0v7670_Verilog/camera_output/impl_1 (searchpath added)
-path Z:/senior_design/0v7670_Verilog/camera_output/mypll (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/my_pll.v
Verilog design file = Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/vga.v
Verilog design file = Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/camera_read.v
Verilog design file = Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/OV7670_config.v
Verilog design file = Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/OV7670_config_rom.v
Verilog design file = Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/SCCB_interface.v
Verilog design file = Z:/senior_design/0v7670_Verilog/camera_output/mypll/rtl/mypll.v
Verilog design file = Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/pattern_gen.v
Verilog design file = Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/single_capture.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/2023.1/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file z:/senior_design/0v7670_verilog/camera_output/source/impl_1/my_pll.v. VERI-1482
Analyzing Verilog file z:/senior_design/0v7670_verilog/camera_output/source/impl_1/vga.v. VERI-1482
Analyzing Verilog file z:/senior_design/0v7670_verilog/camera_output/source/impl_1/camera_read.v. VERI-1482
Analyzing Verilog file z:/senior_design/0v7670_verilog/camera_output/source/impl_1/ov7670_config.v. VERI-1482
Analyzing Verilog file z:/senior_design/0v7670_verilog/camera_output/source/impl_1/ov7670_config_rom.v. VERI-1482
Analyzing Verilog file z:/senior_design/0v7670_verilog/camera_output/source/impl_1/sccb_interface.v. VERI-1482
Analyzing Verilog file z:/senior_design/0v7670_verilog/camera_output/mypll/rtl/mypll.v. VERI-1482
Analyzing Verilog file z:/senior_design/0v7670_verilog/camera_output/source/impl_1/pattern_gen.v. VERI-1482
Analyzing Verilog file z:/senior_design/0v7670_verilog/camera_output/source/impl_1/single_capture.v. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "Z:/senior_design/0v7670_Verilog/camera_output/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/single_capture.v(3): compiling module top. VERI-1018
INFO <35901018> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/ov7670_config_rom.v(23): compiling module OV7670_config_rom. VERI-1018
INFO <35901018> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/ov7670_config.v(1): compiling module OV7670_config. VERI-1018
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/ov7670_config.v(54): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/ov7670_config.v(62): expression size 32 truncated to fit in target size 8. VERI-1209
INFO <35901018> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/sccb_interface.v(3): compiling module SCCB_interface. VERI-1018
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/sccb_interface.v(78): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/sccb_interface.v(99): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/sccb_interface.v(112): expression size 32 truncated to fit in target size 4. VERI-1209
INFO <35901018> - synthesis: z:/senior_design/0v7670_verilog/camera_output/mypll/rtl/mypll.v(11): compiling module mypll. VERI-1018
INFO <35901018> - synthesis: z:/senior_design/0v7670_verilog/camera_output/mypll/rtl/mypll.v(105): compiling module mypll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",DIVF="66",DIVQ="5",FILTER_RANGE="1",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
WARNING <35935049> - synthesis: input port sclk_i remains unconnected for this instance. VDB-5049
WARNING <35935049> - synthesis: input port sdi_i remains unconnected for this instance. VDB-5049
INFO <35901018> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/camera_read.v(21): compiling module camera_read. VERI-1018
INFO <35901018> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/vga.v(1): compiling module vga. VERI-1018
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/vga.v(18): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/vga.v(22): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/single_capture.v(151): expression size 32 truncated to fit in target size 16. VERI-1209
INFO <35901018> - synthesis: C:/lscc/radiant/2023.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(742): compiling module SP256K. VERI-1018
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/single_capture.v(281): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: z:/senior_design/0v7670_verilog/camera_output/source/impl_1/single_capture.v(322): expression size 3 truncated to fit in target size 2. VERI-1209
LSE: Compile Design done

