# Verification Macros and Tasks
A set of Verilog tasks and macros that makes it easy to develop testbenches for IPs and their generated wrappers.

## ahb_tasks.vh
Contains two tasks to simulate an AHB master reading and writing data from/to the bus. 

## apb_tasks.vh
Contains two tasks to simulate an APB master reading and writing data from/to the bus.

## tb_macros.vh
Contains a set of convenience macros that provides the testbench infrastructure. 
