Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 13:10:04 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (11)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: mag_gen/valid_data_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: wav_sum_out/first_update_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.503        0.000                      0                 7136        0.035        0.000                      0                 7136        0.538        0.000                       0                  3573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                         0.503        0.000                      0                 5567        0.119        0.000                      0                 5567        2.000        0.000                       0                  2691  
  clk_pixel_clk_wiz_0        2.502        0.000                      0                 1569        0.035        0.000                      0                 1569        5.484        0.000                       0                   871  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 mag_gen/coeff_mags_out_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            wav_sum_out/sine_outputs_weighted_lut_reg[1][0][10]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 4.843ns (52.312%)  route 4.415ns (47.688%))
  Logic Levels:           3  (DSP48E1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clock/O
                         net (fo=2690, estimated)     1.549     5.057    mag_gen/clk_100mhz
    SLICE_X34Y22         FDRE                                         r  mag_gen/coeff_mags_out_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.518     5.575 r  mag_gen/coeff_mags_out_reg[2][6]/Q
                         net (fo=1, estimated)        0.985     6.560    mag_gen/mags_out_coeffs[2][6]
    SLICE_X34Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.684 r  mag_gen/p_0_out__0_i_42/O
                         net (fo=1, estimated)        0.797     7.481    mag_gen/p_0_out__0_i_42_n_0
    SLICE_X35Y21         LUT3 (Prop_lut3_I2_O)        0.152     7.633 r  mag_gen/p_0_out__0_i_9/O
                         net (fo=1, estimated)        1.150     8.783    wav_sum_out/A[8]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      4.049    12.832 r  wav_sum_out/p_0_out__0/P[10]
                         net (fo=40, estimated)       1.483    14.315    wav_sum_out/p_0_out__0__0[10]
    SLICE_X43Y29         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[1][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clock/O
                         net (fo=2690, estimated)     1.439    14.774    wav_sum_out/clk_100mhz
    SLICE_X43Y29         FDRE                                         r  wav_sum_out/sine_outputs_weighted_lut_reg[1][0][10]/C
                         clock pessimism              0.181    14.954    
                         clock uncertainty           -0.035    14.919    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.101    14.818    wav_sum_out/sine_outputs_weighted_lut_reg[1][0][10]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.315    
  -------------------------------------------------------------------
                         slack                                  0.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 wav_sum_out/out_sum_total_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            wav_sum_out/sum_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clock/O
                         net (fo=2690, estimated)     0.555     1.621    wav_sum_out/clk_100mhz
    SLICE_X42Y29         FDRE                                         r  wav_sum_out/out_sum_total_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.785 r  wav_sum_out/out_sum_total_reg[17]/Q
                         net (fo=4, estimated)        0.288     2.073    wav_sum_out/p_1_in[4]
    SLICE_X31Y30         FDRE                                         r  wav_sum_out/sum_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clock/O
                         net (fo=2690, estimated)     0.823     2.123    wav_sum_out/clk_100mhz
    SLICE_X31Y30         FDRE                                         r  wav_sum_out/sum_out_reg[4]/C
                         clock pessimism             -0.239     1.884    
    SLICE_X31Y30         FDRE (Hold_fdre_C_D)         0.070     1.954    wav_sum_out/sum_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz_raw }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            instructions/image_to_palette/BRAM_reg_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 6.721ns (66.538%)  route 3.380ns (33.462%))
  Logic Levels:           7  (CARRY4=6 DSP48E1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 18.289 - 13.468 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clock/O
                         net (fo=2690, estimated)     1.634     5.142    mhdmicw/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393     1.749 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661     3.410    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.506 r  mhdmicw/clkout1_buf/O
                         net (fo=872, estimated)      1.566     5.072    mvg/clk_pixel
    SLICE_X34Y3          FDRE                                         r  mvg/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.590 r  mvg/vcount_out_reg[1]/Q
                         net (fo=83, estimated)       1.093     6.683    instructions/Q[1]
    SLICE_X12Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.340 r  instructions/image_addr_i_3/CO[3]
                         net (fo=1, estimated)        0.000     7.340    instructions/image_addr_i_3_n_0
    SLICE_X12Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.457 r  instructions/image_addr_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.457    instructions/image_addr_i_2_n_0
    SLICE_X12Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.780 r  instructions/image_addr_i_1/O[1]
                         net (fo=1, estimated)        0.595     8.375    instructions/A[9]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_A[9]_P[4])
                                                      4.023    12.398 r  instructions/image_addr/P[4]
                         net (fo=1, estimated)        0.754    13.152    instructions/image_addr__0[4]
    SLICE_X13Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    13.808 r  instructions/BRAM_reg_0_i_3/CO[3]
                         net (fo=1, estimated)        0.000    13.808    instructions/BRAM_reg_0_i_3_n_0
    SLICE_X13Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.922 r  instructions/BRAM_reg_0_i_2/CO[3]
                         net (fo=1, estimated)        0.000    13.922    instructions/BRAM_reg_0_i_2_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.235 r  instructions/BRAM_reg_0_i_1/O[3]
                         net (fo=2, estimated)        0.938    15.173    instructions/image_to_palette/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  instructions/image_to_palette/BRAM_reg_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000    13.468    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        1.873    16.712    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.803 r  clock/O
                         net (fo=2690, estimated)     1.517    18.320    mhdmicw/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187    15.133 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578    16.711    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.802 r  mhdmicw/clkout1_buf/O
                         net (fo=872, estimated)      1.487    18.289    instructions/image_to_palette/clk_pixel
    RAMB36_X0Y1          RAMB36E1                                     r  instructions/image_to_palette/BRAM_reg_1/CLKARDCLK
                         clock pessimism              0.252    18.541    
                         clock uncertainty           -0.168    18.372    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.697    17.675    instructions/image_to_palette/BRAM_reg_1
  -------------------------------------------------------------------
                         required time                         17.675    
                         arrival time                         -15.173    
  -------------------------------------------------------------------
                         slack                                  2.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            red_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.109%)  route 0.585ns (75.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clock/O
                         net (fo=2690, estimated)     0.595     1.661    mhdmicw/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321     0.340 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700     1.040    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  mhdmicw/clkout1_buf/O
                         net (fo=872, estimated)      0.584     1.650    red_ser/clk_pixel
    SLICE_X5Y28          FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.791 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, estimated)        0.250     2.041    red_ser/blue_ser/pwup_rst
    SLICE_X5Y28          LUT2 (Prop_lut2_I1_O)        0.045     2.086 r  red_ser/primary_i_1/O
                         net (fo=6, estimated)        0.336     2.421    red_ser/RST0
    OLOGIC_X0Y24         OSERDESE2                                    r  red_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz_raw
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_raw_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_raw_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clock/O
                         net (fo=2690, estimated)     0.864     2.164    mhdmicw/clk_100mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631     0.533 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737     1.270    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.299 r  mhdmicw/clkout1_buf/O
                         net (fo=872, estimated)      0.995     2.294    red_ser/clk_pixel
    OLOGIC_X0Y24         OSERDESE2                                    r  red_ser/primary/CLKDIV
                         clock pessimism             -0.467     1.827    
    OLOGIC_X0Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.386    red_ser/primary
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X0Y0      instructions/image_to_palette/BRAM_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X30Y11     guided_play/song1/BRAM_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X30Y11     guided_play/song1/BRAM_reg_0_3_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



