# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Proiect_SSC.srcs/sources_1/new/Instruction_Fetch.vhd" \
"../../../../Proiect_SSC.srcs/sim_1/new/Fetch_Simulation.vhd" \

# Do not sort compile order
nosort
