

================================================================
== Vitis HLS Report for 'exp_40_32_s'
================================================================
* Date:           Thu Jan 11 19:33:02 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %x"   --->   Operation 5 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %x_read, i32 12"   --->   Operation 6 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %x_read, i32 8, i32 12"   --->   Operation 7 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_14 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %p_Result_s, i5 %tmp_143"   --->   Operation 8 'bitconcatenate' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln340 = trunc i13 %x_read"   --->   Operation 9 'trunc' 'trunc_ln340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %trunc_ln340, i24 0"   --->   Operation 10 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "%icmp_ln1494 = icmp_sgt  i6 %p_Result_14, i6 22"   --->   Operation 11 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "%icmp_ln1498 = icmp_eq  i6 %p_Result_14, i6 22"   --->   Operation 12 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.11ns)   --->   "%icmp_ln1496 = icmp_ugt  i32 %p_Result_15, i32 776142585"   --->   Operation 13 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i7 @_ssdm_op_PartSelect.i7.i13.i32.i32, i13 %x_read, i32 6, i32 12"   --->   Operation 14 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %p_Result_s, i7 %tmp_144"   --->   Operation 15 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i13 %x_read"   --->   Operation 16 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln640, i2 0"   --->   Operation 17 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i8 %tmp_148"   --->   Operation 18 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i64 %f_x_msb_2_table_V, i64 0, i64 %zext_ln534" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:848]   --->   Operation 19 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:848]   --->   Operation 20 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i8 %p_Result_16"   --->   Operation 21 'zext' 'zext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i68 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln534_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:926]   --->   Operation 22 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.35ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:926]   --->   Operation 23 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 24 [1/2] (1.35ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:848]   --->   Operation 24 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 256> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_17 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %f_x_msb_2_V, i32 58, i32 63"   --->   Operation 25 'partselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i6 %p_Result_17"   --->   Operation 26 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i8 %tmp_148"   --->   Operation 27 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.90ns)   --->   "%ret_V = add i9 %zext_ln703_1, i9 %zext_ln703"   --->   Operation 28 'add' 'ret_V' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i64 %f_x_msb_2_V"   --->   Operation 29 'trunc' 'trunc_ln640_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.35ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:926]   --->   Operation 30 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 68> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 5.98>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i9.i58.i4, i9 %ret_V, i58 %trunc_ln640_1, i4 0"   --->   Operation 31 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i68 %exp_x_msb_1_V"   --->   Operation 32 'zext' 'zext_ln1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i71 %rhs"   --->   Operation 33 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (5.98ns)   --->   "%r_V = mul i139 %zext_ln1118, i139 %zext_ln1115"   --->   Operation 34 'mul' 'r_V' <Predicate = true> <Delay = 5.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i67 @_ssdm_op_PartSelect.i67.i139.i32.i32, i139 %r_V, i32 72, i32 138"   --->   Operation 35 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.36>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:39]   --->   Operation 36 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%and_ln571 = and i1 %icmp_ln1498, i1 %icmp_ln1496" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:571]   --->   Operation 37 'and' 'and_ln571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%xor_ln849 = xor i1 %p_Result_s, i1 1"   --->   Operation 38 'xor' 'xor_ln849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%select_ln414 = select i1 %xor_ln849, i64 18446744073709551615, i64 0"   --->   Operation 39 'select' 'select_ln414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%y_lo_s_V = zext i67 %tmp_146"   --->   Operation 40 'zext' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.48ns)   --->   "%y_l_V = add i68 %exp_x_msb_1_V, i68 %y_lo_s_V"   --->   Operation 41 'add' 'y_l_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%y_V = partselect i64 @_ssdm_op_PartSelect.i64.i68.i32.i32, i68 %y_l_V, i32 4, i32 67"   --->   Operation 42 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_6)   --->   "%or_ln571 = or i1 %icmp_ln1494, i1 %and_ln571" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:571]   --->   Operation 43 'or' 'or_ln571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.49ns) (out node of the LUT)   --->   "%p_Val2_6 = select i1 %or_ln571, i64 %select_ln414, i64 %y_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:571]   --->   Operation 44 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_6, i32 63"   --->   Operation 45 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %p_Val2_6, i32 24, i32 62"   --->   Operation 46 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.38ns)   --->   "%select_ln939 = select i1 %p_Result_18, i39 549755813887, i39 %tmp" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:939]   --->   Operation 47 'select' 'select_ln939' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i39 %select_ln939" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 48 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	wire read on port 'x' [6]  (0 ns)
	'getelementptr' operation ('f_x_msb_2_table_V_addr', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:848) [24]  (0 ns)
	'load' operation ('f_x_msb_2.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:848) on array 'f_x_msb_2_table_V' [25]  (1.35 ns)

 <State 2>: 2.26ns
The critical path consists of the following:
	'load' operation ('f_x_msb_2.V', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:848) on array 'f_x_msb_2_table_V' [25]  (1.35 ns)
	'add' operation ('ret.V') [29]  (0.907 ns)

 <State 3>: 5.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [37]  (5.98 ns)

 <State 4>: 2.37ns
The critical path consists of the following:
	'add' operation ('y_l.V') [40]  (1.49 ns)
	'select' operation ('__Val2__', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:571) [43]  (0.499 ns)
	'select' operation ('select_ln939', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:939) [46]  (0.384 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
