Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:57:30 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          165         
TIMING-18  Warning   Missing input or output delay  135         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (106)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (106)
--------------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.406    -4740.778                  11537                28909        0.098        0.000                      0                28909        1.520        0.000                       0                 15205  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.406    -4740.778                  11537                28909        0.098        0.000                      0                28909        1.520        0.000                       0                 15205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        11537  Failing Endpoints,  Worst Slack       -1.406ns,  Total Violation    -4740.778ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_1/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 1.754ns (28.003%)  route 4.510ns (71.997%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          1.109     6.383    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.507 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__10_i_1/O
                         net (fo=5, routed)           0.729     7.237    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_69
    SLICE_X76Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X76Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_1/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X76Y31         FDRE (Setup_fdre_C_D)       -0.058     5.831    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_1
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.403ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_2/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 1.754ns (28.014%)  route 4.507ns (71.986%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          1.109     6.383    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.507 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__10_i_1/O
                         net (fo=5, routed)           0.727     7.234    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_69
    SLICE_X63Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X63Y35         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_2/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)       -0.058     5.831    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica_2
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                 -1.403    

Slack (VIOLATED) :        -1.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 1.754ns (28.039%)  route 4.502ns (71.961%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          1.193     6.468    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.592 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__9_i_1/O
                         net (fo=3, routed)           0.637     7.229    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_68
    SLICE_X56Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X56Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)       -0.058     5.831    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                 -1.398    

Slack (VIOLATED) :        -1.396ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 1.754ns (28.048%)  route 4.500ns (71.952%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          1.109     6.383    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.507 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__10_i_1/O
                         net (fo=5, routed)           0.719     7.227    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_69
    SLICE_X72Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X72Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X72Y34         FDRE (Setup_fdre_C_D)       -0.058     5.831    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -7.227    
  -------------------------------------------------------------------
                         slack                                 -1.396    

Slack (VIOLATED) :        -1.382ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_2/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.754ns (28.108%)  route 4.486ns (71.892%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          0.952     6.226    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X67Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.350 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__22_i_1/O
                         net (fo=5, routed)           0.863     7.213    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_81
    SLICE_X56Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X56Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_2/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X56Y29         FDRE (Setup_fdre_C_D)       -0.058     5.831    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_2
  -------------------------------------------------------------------
                         required time                          5.831    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 -1.382    

Slack (VIOLATED) :        -1.374ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.274ns  (logic 1.754ns (27.956%)  route 4.520ns (72.044%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          1.109     6.383    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X68Y29         LUT4 (Prop_lut4_I3_O)        0.124     6.507 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__10_i_1/O
                         net (fo=5, routed)           0.740     7.247    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_69
    SLICE_X58Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)       -0.016     5.873    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__10_replica
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                 -1.374    

Slack (VIOLATED) :        -1.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica_1/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.754ns (28.474%)  route 4.406ns (71.526%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          1.193     6.468    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.592 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__9_i_1/O
                         net (fo=3, routed)           0.542     7.133    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_68
    SLICE_X68Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X68Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica_1/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X68Y19         FDRE (Setup_fdre_C_D)       -0.081     5.808    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9_replica_1
  -------------------------------------------------------------------
                         required time                          5.808    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 -1.325    

Slack (VIOLATED) :        -1.319ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 1.754ns (28.438%)  route 4.414ns (71.562%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          1.193     6.468    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X59Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.592 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__9_i_1/O
                         net (fo=3, routed)           0.549     7.141    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_68
    SLICE_X55Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X55Y14         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X55Y14         FDRE (Setup_fdre_C_D)       -0.067     5.822    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__9
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 -1.319    

Slack (VIOLATED) :        -1.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.754ns (28.476%)  route 4.406ns (71.524%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          0.956     4.916    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     5.040 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=84, routed)          1.128     6.168    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_2
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.292 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[2]_fret_i_1/O
                         net (fo=5, routed)           0.841     7.133    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/p_0_in[2]
    SLICE_X56Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X56Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X56Y15         FDRE (Setup_fdre_C_D)       -0.061     5.828    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica
  -------------------------------------------------------------------
                         required time                          5.828    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                 -1.305    

Slack (VIOLATED) :        -1.303ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_1/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.152ns  (logic 1.754ns (28.509%)  route 4.398ns (71.491%))
  Logic Levels:           8  (CARRY4=4 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X58Y26         FDSE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDSE (Prop_fdse_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_CS_fsm_reg[0]/Q
                         net (fo=140, routed)         0.933     2.424    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]
    SLICE_X62Y25         LUT4 (Prop_lut4_I1_O)        0.124     2.548 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/tmp_reg_21258[7]_i_19/O
                         net (fo=172, routed)         0.538     3.086    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050_reg[7]_0[5]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.124     3.210 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34/O
                         net (fo=1, routed)           0.000     3.210    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244[0]_i_34_n_2
    SLICE_X61Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.608 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.009     3.617    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_20_n_2
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.731    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_11_n_2
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.845    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_2_n_2
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.959 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/icmp_ln212_reg_21244_reg[0]_i_1/CO[3]
                         net (fo=10, routed)          1.191     5.150    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/CO[0]
    SLICE_X66Y24         LUT5 (Prop_lut5_I2_O)        0.124     5.274 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_i_1/O
                         net (fo=84, routed)          0.952     6.226    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/grp_rendering_Pipeline_ZCULLING_fu_7690_ap_start_reg_reg_0
    SLICE_X67Y25         LUT4 (Prop_lut4_I3_O)        0.124     6.350 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__22_i_1/O
                         net (fo=5, routed)           0.775     7.125    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_81
    SLICE_X56Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     5.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X56Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_1/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)       -0.067     5.822    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__22_replica_1
  -------------------------------------------------------------------
                         required time                          5.822    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                 -1.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln233_1_reg_198_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/indvar_flatten6_fu_50_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln233_1_reg_198_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln233_1_reg_198_reg[11]/Q
                         net (fo=1, routed)           0.054     0.605    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln233_1_reg_198[11]
    SLICE_X22Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/indvar_flatten6_fu_50_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X22Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/indvar_flatten6_fu_50_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y37         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/indvar_flatten6_fu_50_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp_reg[30][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.310%)  route 0.064ns (25.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/ap_clk
    SLICE_X13Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][3]/Q
                         net (fo=3, routed)           0.064     0.615    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29]_88[3]
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.660 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp[30][4]_i_1/O
                         net (fo=1, routed)           0.000     0.660    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp[30][4]_i_1_n_2
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/ap_clk
    SLICE_X12Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp_reg[30][4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp_reg[30][4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/max_min_0_016_fu_102_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/max_min_0_reg_25199_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y34         FDRE                                         r  bd_0_i/hls_inst/inst/max_min_0_016_fu_102_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/max_min_0_016_fu_102_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/max_min_0_016_fu_102[0]
    SLICE_X12Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/inst/max_min_0_reg_25199[0]_i_1/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/inst/max_min_0_fu_9750_p3[0]
    SLICE_X12Y34         FDRE                                         r  bd_0_i/hls_inst/inst/max_min_0_reg_25199_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y34         FDRE                                         r  bd_0_i/hls_inst/inst/max_min_0_reg_25199_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/max_min_0_reg_25199_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/max_min_4_reg_25183_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/max_min_4_020_fu_110_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y32         FDRE                                         r  bd_0_i/hls_inst/inst/max_min_4_reg_25183_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/max_min_4_reg_25183_reg[0]/Q
                         net (fo=2, routed)           0.099     0.650    bd_0_i/hls_inst/inst/max_min_4_reg_25183[0]
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/inst/max_min_4_020_fu_110_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y32         FDRE                                         r  bd_0_i/hls_inst/inst/max_min_4_020_fu_110_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.085     0.517    bd_0_i/hls_inst/inst/max_min_4_020_fu_110_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/max_index_0_021_fu_114_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln144_reg_25194_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y32         FDRE                                         r  bd_0_i/hls_inst/inst/max_index_0_021_fu_114_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/max_index_0_021_fu_114_reg[15]/Q
                         net (fo=3, routed)           0.103     0.654    bd_0_i/hls_inst/inst/max_index_0_021_fu_114[15]
    SLICE_X10Y32         LUT3 (Prop_lut3_I0_O)        0.048     0.702 r  bd_0_i/hls_inst/inst/trunc_ln144_reg_25194[15]_i_1/O
                         net (fo=1, routed)           0.000     0.702    bd_0_i/hls_inst/inst/trunc_ln144_reg_25194[15]_i_1_n_2
    SLICE_X10Y32         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln144_reg_25194_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X10Y32         FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln144_reg_25194_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y32         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/trunc_ln144_reg_25194_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/max_index_0_021_fu_114_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/trunc_ln144_reg_25194_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y31          FDRE                                         r  bd_0_i/hls_inst/inst/max_index_0_021_fu_114_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/max_index_0_021_fu_114_reg[10]/Q
                         net (fo=3, routed)           0.098     0.649    bd_0_i/hls_inst/inst/max_index_0_021_fu_114[10]
    SLICE_X8Y31          LUT3 (Prop_lut3_I0_O)        0.045     0.694 r  bd_0_i/hls_inst/inst/trunc_ln144_reg_25194[10]_i_1/O
                         net (fo=1, routed)           0.000     0.694    bd_0_i/hls_inst/inst/trunc_ln144_reg_25194[10]_i_1_n_2
    SLICE_X8Y31          FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln144_reg_25194_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X8Y31          FDRE                                         r  bd_0_i/hls_inst/inst/trunc_ln144_reg_25194_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y31          FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/trunc_ln144_reg_25194_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp_reg[30][24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/ap_clk
    SLICE_X7Y43          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][23]/Q
                         net (fo=3, routed)           0.099     0.650    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29]_88[23]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.045     0.695 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp[30][24]_i_1/O
                         net (fo=1, routed)           0.000     0.695    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp[30][24]_i_1_n_2
    SLICE_X6Y43          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp_reg[30][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/ap_clk
    SLICE_X6Y43          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp_reg[30][24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[29].remd_tmp_reg[30][24]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[27].remd_tmp_reg[28][16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/ap_clk
    SLICE_X13Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[27].remd_tmp_reg[28][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[27].remd_tmp_reg[28][16]/Q
                         net (fo=3, routed)           0.101     0.652    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[27].remd_tmp_reg[28]_87[16]
    SLICE_X12Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.697 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp[29][17]_i_1/O
                         net (fo=1, routed)           0.000     0.697    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp[29][17]_i_1_n_2
    SLICE_X12Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/ap_clk
    SLICE_X12Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][17]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y41         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[28].remd_tmp_reg[29][17]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[24].remd_tmp_reg[25][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[25].remd_tmp_reg[26][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/ap_clk
    SLICE_X17Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[24].remd_tmp_reg[25][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[24].remd_tmp_reg[25][1]/Q
                         net (fo=3, routed)           0.103     0.654    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[24].remd_tmp_reg[25]_84[1]
    SLICE_X16Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.699 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[25].remd_tmp[26][2]_i_1/O
                         net (fo=1, routed)           0.000     0.699    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[25].remd_tmp[26][2]_i_1_n_2
    SLICE_X16Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[25].remd_tmp_reg[26][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/ap_clk
    SLICE_X16Y42         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[25].remd_tmp_reg[26][2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/udiv_31ns_8ns_8_35_1_U2/rendering_udiv_31ns_8ns_8_35_1_divider_u/loop[25].remd_tmp_reg[26][2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/add_ln212_reg_21248_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X60Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/add_ln212_reg_21248_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/add_ln212_reg_21248_reg[23]/Q
                         net (fo=1, routed)           0.103     0.654    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/add_ln212_reg_21248[23]
    SLICE_X63Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X63Y29         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y3   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y1   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y1   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y5   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y3   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X2Y3   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y1   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y5   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X0Y4   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         5.000       2.108      RAMB36_X1Y2   bd_0_i/hls_inst/inst/z_buffer_U/ram_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter40_reg_reg_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter40_reg_reg_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[2]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter32_reg_reg_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter40_reg_reg_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X16Y32  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/ap_loop_exit_ready_pp0_iter40_reg_reg_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X18Y25  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_RAST2_fu_6162/fragment_x_reg_12545_pp0_iter39_reg_reg[2]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_3d_tri[2]
                            (input port)
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.954ns  (logic 1.140ns (23.011%)  route 3.814ns (76.989%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  num_3d_tri[2] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/num_3d_tri[2]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_35/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_35_n_2
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20_n_2
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11_n_2
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_2
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=3, routed)           1.868     3.857    bd_0_i/hls_inst/inst/icmp_ln265_fu_9705_p2
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.981 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.973     4.954    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_3d_tri[2]
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.954ns  (logic 1.140ns (23.011%)  route 3.814ns (76.989%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  num_3d_tri[2] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/num_3d_tri[2]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_35/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_35_n_2
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20_n_2
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11_n_2
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_2
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=3, routed)           1.868     3.857    bd_0_i/hls_inst/inst/icmp_ln265_fu_9705_p2
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     3.981 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.973     4.954    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.096ns  (logic 0.150ns (7.156%)  route 1.946ns (92.844%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.973     0.973    bd_0_i/hls_inst/inst/ap_start
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.150     1.123 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.973     2.096    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.044ns (5.091%)  route 0.820ns (94.909%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.410     0.410    bd_0_i/hls_inst/inst/ap_start
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.410     0.864    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_3d_tri[30]
                            (input port)
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 0.179ns (10.344%)  route 1.551ns (89.656%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  num_3d_tri[30] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/num_3d_tri[30]
    SLICE_X19Y37         LUT3 (Prop_lut3_I2_O)        0.042     0.452 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.452    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_3_n_2
    SLICE_X19Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.544 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=3, routed)           0.731     1.275    bd_0_i/hls_inst/inst/icmp_ln265_fu_9705_p2
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.320 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.410     1.730    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_3d_tri[30]
                            (input port)
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 0.179ns (10.344%)  route 1.551ns (89.656%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  num_3d_tri[30] (IN)
                         net (fo=1, unset)            0.410     0.410    bd_0_i/hls_inst/inst/num_3d_tri[30]
    SLICE_X19Y37         LUT3 (Prop_lut3_I2_O)        0.042     0.452 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.452    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_3_n_2
    SLICE_X19Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.544 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=3, routed)           0.731     1.275    bd_0_i/hls_inst/inst/icmp_ln265_fu_9705_p2
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.320 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.410     1.730    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/counter_fu_98_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.465ns  (logic 1.447ns (26.479%)  route 4.018ns (73.521%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y33         FDRE                                         r  bd_0_i/hls_inst/inst/counter_fu_98_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/counter_fu_98_reg[6]/Q
                         net (fo=4, routed)           1.177     2.606    bd_0_i/hls_inst/inst/counter_fu_98[6]
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.730 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_33/O
                         net (fo=1, routed)           0.000     2.730    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_33_n_2
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.131 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.131    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20_n_2
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.245 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.245    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11_n_2
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.359 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.359    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_2
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.473 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=3, routed)           1.868     5.341    bd_0_i/hls_inst/inst/icmp_ln265_fu_9705_p2
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.465 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.973     6.438    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/counter_fu_98_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.465ns  (logic 1.447ns (26.479%)  route 4.018ns (73.521%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y33         FDRE                                         r  bd_0_i/hls_inst/inst/counter_fu_98_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y33         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/counter_fu_98_reg[6]/Q
                         net (fo=4, routed)           1.177     2.606    bd_0_i/hls_inst/inst/counter_fu_98[6]
    SLICE_X19Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.730 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_33/O
                         net (fo=1, routed)           0.000     2.730    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_33_n_2
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.131 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.131    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20_n_2
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.245 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.245    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11_n_2
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.359 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.359    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_2
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.473 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=3, routed)           1.868     5.341    bd_0_i/hls_inst/inst/icmp_ln265_fu_9705_p2
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.124     5.465 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.973     6.438    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.507ns  (logic 1.006ns (28.687%)  route 2.501ns (71.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/pixels_x_U/ap_clk
    RAMB18_X1Y0          RAMB18E1                                     r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/DOADO[0]
                         net (fo=1, routed)           1.528     3.383    bd_0_i/hls_inst/inst/pixels_x_U/grp_rendering_Pipeline_COLORING_FB_fu_9208_output_r_address0[8]
    SLICE_X12Y1          LUT3 (Prop_lut3_I0_O)        0.124     3.507 r  bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[8]_INST_0/O
                         net (fo=0)                   0.973     4.480    output_r_address0[8]
                                                                      r  output_r_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.478ns  (logic 0.605ns (17.396%)  route 2.873ns (82.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y6           FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]/Q
                         net (fo=36, routed)          1.900     3.329    bd_0_i/hls_inst/inst/pixels_y_U/Q[0]
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.149     3.478 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[3]_INST_0/O
                         net (fo=0)                   0.973     4.451    output_r_address0[3]
                                                                      r  output_r_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.453ns  (logic 0.580ns (16.798%)  route 2.873ns (83.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y6           FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[21]/Q
                         net (fo=36, routed)          1.900     3.329    bd_0_i/hls_inst/inst/pixels_y_U/Q[0]
    SLICE_X13Y2          LUT3 (Prop_lut3_I1_O)        0.124     3.453 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[2]_INST_0/O
                         net (fo=0)                   0.973     4.426    output_r_address0[2]
                                                                      r  output_r_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.377ns  (logic 1.006ns (29.789%)  route 2.371ns (70.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/pixels_x_U/ap_clk
    RAMB18_X1Y0          RAMB18E1                                     r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/DOADO[4]
                         net (fo=1, routed)           1.398     3.253    bd_0_i/hls_inst/inst/pixels_x_U/grp_rendering_Pipeline_COLORING_FB_fu_9208_output_r_address0[12]
    SLICE_X13Y2          LUT3 (Prop_lut3_I0_O)        0.124     3.377 r  bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[12]_INST_0/O
                         net (fo=0)                   0.973     4.350    output_r_address0[12]
                                                                      r  output_r_address0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.373ns  (logic 1.035ns (30.689%)  route 2.338ns (69.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/pixels_x_U/ap_clk
    RAMB18_X1Y0          RAMB18E1                                     r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/DOADO[3]
                         net (fo=1, routed)           1.365     3.220    bd_0_i/hls_inst/inst/pixels_x_U/grp_rendering_Pipeline_COLORING_FB_fu_9208_output_r_address0[11]
    SLICE_X12Y1          LUT3 (Prop_lut3_I0_O)        0.153     3.373 r  bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[11]_INST_0/O
                         net (fo=0)                   0.973     4.346    output_r_address0[11]
                                                                      r  output_r_address0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.368ns  (logic 1.032ns (30.643%)  route 2.336ns (69.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/pixels_x_U/ap_clk
    RAMB18_X1Y0          RAMB18E1                                     r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/DOADO[1]
                         net (fo=1, routed)           1.363     3.218    bd_0_i/hls_inst/inst/pixels_x_U/grp_rendering_Pipeline_COLORING_FB_fu_9208_output_r_address0[9]
    SLICE_X12Y1          LUT3 (Prop_lut3_I0_O)        0.150     3.368 r  bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[9]_INST_0/O
                         net (fo=0)                   0.973     4.341    output_r_address0[9]
                                                                      r  output_r_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.356ns  (logic 1.034ns (30.806%)  route 2.322ns (69.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/pixels_x_U/ap_clk
    RAMB18_X1Y0          RAMB18E1                                     r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/pixels_x_U/ram_reg/DOADO[7]
                         net (fo=1, routed)           1.349     3.204    bd_0_i/hls_inst/inst/pixels_x_U/grp_rendering_Pipeline_COLORING_FB_fu_9208_output_r_address0[15]
    SLICE_X13Y2          LUT3 (Prop_lut3_I0_O)        0.152     3.356 r  bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[15]_INST_0/O
                         net (fo=0)                   0.973     4.329    output_r_address0[15]
                                                                      r  output_r_address0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/pixels_y_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.315ns  (logic 1.036ns (31.252%)  route 2.279ns (68.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.973     0.973    bd_0_i/hls_inst/inst/pixels_y_U/ap_clk
    RAMB18_X0Y1          RAMB18E1                                     r  bd_0_i/hls_inst/inst/pixels_y_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     1.855 r  bd_0_i/hls_inst/inst/pixels_y_U/ram_reg/DOADO[1]
                         net (fo=1, routed)           1.306     3.161    bd_0_i/hls_inst/inst/pixels_y_U/grp_rendering_Pipeline_COLORING_FB_fu_9208_output_r_address0[1]
    SLICE_X13Y2          LUT3 (Prop_lut3_I0_O)        0.154     3.315 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[1]_INST_0/O
                         net (fo=0)                   0.973     4.288    output_r_address0[1]
                                                                      r  output_r_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.183ns (24.360%)  route 0.568ns (75.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X13Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[3]/Q
                         net (fo=1, routed)           0.158     0.709    bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[7][3]
    SLICE_X13Y2          LUT3 (Prop_lut3_I2_O)        0.042     0.751 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[3]_INST_0/O
                         net (fo=0)                   0.410     1.161    output_r_address0[3]
                                                                      r  output_r_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.761ns  (logic 0.186ns (24.433%)  route 0.575ns (75.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X11Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[10]/Q
                         net (fo=1, routed)           0.165     0.716    bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[15][2]
    SLICE_X12Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[10]_INST_0/O
                         net (fo=0)                   0.410     1.171    output_r_address0[10]
                                                                      r  output_r_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.209ns (27.303%)  route 0.556ns (72.697%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X10Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[4]/Q
                         net (fo=1, routed)           0.146     0.720    bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[7][4]
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.045     0.765 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[4]_INST_0/O
                         net (fo=0)                   0.410     1.176    output_r_address0[4]
                                                                      r  output_r_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.186ns (23.655%)  route 0.600ns (76.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X13Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[0]/Q
                         net (fo=1, routed)           0.190     0.741    bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[7][0]
    SLICE_X13Y2          LUT3 (Prop_lut3_I2_O)        0.045     0.786 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[0]_INST_0/O
                         net (fo=0)                   0.410     1.196    output_r_address0[0]
                                                                      r  output_r_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.186ns (23.476%)  route 0.606ns (76.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X11Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[8]/Q
                         net (fo=1, routed)           0.196     0.747    bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[15][0]
    SLICE_X12Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.792 r  bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[8]_INST_0/O
                         net (fo=0)                   0.410     1.202    output_r_address0[8]
                                                                      r  output_r_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.183ns (22.696%)  route 0.623ns (77.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X13Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[1]/Q
                         net (fo=1, routed)           0.213     0.764    bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[7][1]
    SLICE_X13Y2          LUT3 (Prop_lut3_I2_O)        0.042     0.806 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[1]_INST_0/O
                         net (fo=0)                   0.410     1.216    output_r_address0[1]
                                                                      r  output_r_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.186ns (23.041%)  route 0.621ns (76.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X11Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[12]/Q
                         net (fo=1, routed)           0.211     0.762    bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[15][4]
    SLICE_X13Y2          LUT3 (Prop_lut3_I2_O)        0.045     0.807 r  bd_0_i/hls_inst/inst/pixels_x_U/output_r_address0[12]_INST_0/O
                         net (fo=0)                   0.410     1.217    output_r_address0[12]
                                                                      r  output_r_address0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.810ns  (logic 0.189ns (23.342%)  route 0.621ns (76.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X11Y1          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[7]/Q
                         net (fo=1, routed)           0.211     0.762    bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[7][7]
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.048     0.810 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[7]_INST_0/O
                         net (fo=0)                   0.410     1.220    output_r_address0[7]
                                                                      r  output_r_address0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.816ns  (logic 0.186ns (22.787%)  route 0.630ns (77.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X13Y2          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[2]/Q
                         net (fo=1, routed)           0.220     0.771    bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[7][2]
    SLICE_X13Y2          LUT3 (Prop_lut3_I2_O)        0.045     0.816 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[2]_INST_0/O
                         net (fo=0)                   0.410     1.226    output_r_address0[2]
                                                                      r  output_r_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_r_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.841ns  (logic 0.209ns (24.837%)  route 0.632ns (75.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.410     0.410    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/ap_clk
    SLICE_X10Y3          FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL_fu_9202/add_ln236_reg_224_reg[6]/Q
                         net (fo=1, routed)           0.222     0.796    bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[7][6]
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.045     0.841 r  bd_0_i/hls_inst/inst/pixels_y_U/output_r_address0[6]_INST_0/O
                         net (fo=0)                   0.410     1.252    output_r_address0[6]
                                                                      r  output_r_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           480 Endpoints
Min Delay           480 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_3d_tri[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.019ns  (logic 1.140ns (28.368%)  route 2.879ns (71.632%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  num_3d_tri[2] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/num_3d_tri[2]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_35/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_35_n_2
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20_n_2
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11_n_2
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_2
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=3, routed)           1.906     3.895    bd_0_i/hls_inst/inst/icmp_ln265_fu_9705_p2
    SLICE_X11Y22         LUT2 (Prop_lut2_I0_O)        0.124     4.019 r  bd_0_i/hls_inst/inst/ap_CS_fsm[11]_i_1/O
                         net (fo=1, routed)           0.000     4.019    bd_0_i/hls_inst/inst/ap_NS_fsm__0[11]
    SLICE_X11Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C

Slack:                    inf
  Source:                 num_3d_tri[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.140ns (31.394%)  route 2.491ns (68.606%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  num_3d_tri[2] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/num_3d_tri[2]
    SLICE_X19Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_35/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_35_n_2
    SLICE_X19Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.647    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_20_n_2
    SLICE_X19Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.761    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_11_n_2
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.875 r  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.875    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_2_n_2
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.989 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/CO[3]
                         net (fo=3, routed)           1.518     3.507    bd_0_i/hls_inst/inst/icmp_ln265_fu_9705_p2
    SLICE_X11Y31         LUT4 (Prop_lut4_I3_O)        0.124     3.631 r  bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     3.631    bd_0_i/hls_inst/inst/ap_NS_fsm__0[0]
    SLICE_X11Y31         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 triangle_3ds[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 1.006ns (30.763%)  route 2.264ns (69.237%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  triangle_3ds[1] (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/triangle_3ds[1]
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926[3]_i_4/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926[3]_i_4_n_2
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.630 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.630    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[3]_i_1_n_2
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.747 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.747    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[7]_i_1_n_2
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     1.979 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[8]_i_1/O[0]
                         net (fo=23, routed)          1.291     3.270    bd_0_i/hls_inst/inst/sub_ln23_1_fu_9374_p2[8]
    DSP48_X0Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/CLK

Slack:                    inf
  Source:                 triangle_3ds[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 1.006ns (30.763%)  route 2.264ns (69.237%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  triangle_3ds[1] (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/triangle_3ds[1]
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926[3]_i_4/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926[3]_i_4_n_2
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.630 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.630    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[3]_i_1_n_2
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.747 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.747    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[7]_i_1_n_2
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     1.979 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[8]_i_1/O[0]
                         net (fo=23, routed)          1.291     3.270    bd_0_i/hls_inst/inst/sub_ln23_1_fu_9374_p2[8]
    DSP48_X0Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/CLK

Slack:                    inf
  Source:                 triangle_3ds[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 1.006ns (30.763%)  route 2.264ns (69.237%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  triangle_3ds[1] (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/triangle_3ds[1]
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926[3]_i_4/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926[3]_i_4_n_2
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.630 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.630    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[3]_i_1_n_2
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.747 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.747    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[7]_i_1_n_2
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     1.979 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[8]_i_1/O[0]
                         net (fo=23, routed)          1.291     3.270    bd_0_i/hls_inst/inst/sub_ln23_1_fu_9374_p2[8]
    DSP48_X0Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/CLK

Slack:                    inf
  Source:                 triangle_3ds[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 1.006ns (30.763%)  route 2.264ns (69.237%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  triangle_3ds[1] (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/triangle_3ds[1]
    SLICE_X12Y14         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926[3]_i_4/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926[3]_i_4_n_2
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.630 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.630    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[3]_i_1_n_2
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.747 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.747    bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[7]_i_1_n_2
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     1.979 r  bd_0_i/hls_inst/inst/sub_ln23_1_reg_24926_reg[8]_i_1/O[0]
                         net (fo=23, routed)          1.291     3.270    bd_0_i/hls_inst/inst/sub_ln23_1_fu_9374_p2[8]
    DSP48_X0Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y4           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln23_reg_24998_reg/CLK

Slack:                    inf
  Source:                 triangle_3ds[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln22_reg_24992_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.243ns  (logic 1.006ns (31.025%)  route 2.237ns (68.975%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  triangle_3ds[9] (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/triangle_3ds[9]
    SLICE_X14Y16         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915[3]_i_4/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915[3]_i_4_n_2
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.630 r  bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.630    bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[3]_i_1_n_2
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.747 r  bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.747    bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[7]_i_1_n_2
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     1.979 r  bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[8]_i_1/O[0]
                         net (fo=23, routed)          1.264     3.243    bd_0_i/hls_inst/inst/sub_ln22_1_fu_9354_p2[8]
    DSP48_X0Y5           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln22_reg_24992_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y5           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln22_reg_24992_reg/CLK

Slack:                    inf
  Source:                 triangle_3ds[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln22_reg_24992_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.243ns  (logic 1.006ns (31.025%)  route 2.237ns (68.975%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  triangle_3ds[9] (IN)
                         net (fo=4, unset)            0.973     0.973    bd_0_i/hls_inst/inst/triangle_3ds[9]
    SLICE_X14Y16         LUT2 (Prop_lut2_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915[3]_i_4/O
                         net (fo=1, routed)           0.000     1.097    bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915[3]_i_4_n_2
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.630 r  bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.630    bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[3]_i_1_n_2
    SLICE_X14Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.747 r  bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.747    bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[7]_i_1_n_2
    SLICE_X14Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     1.979 r  bd_0_i/hls_inst/inst/sub_ln22_1_reg_24915_reg[8]_i_1/O[0]
                         net (fo=23, routed)          1.264     3.243    bd_0_i/hls_inst/inst/sub_ln22_1_fu_9354_p2[8]
    DSP48_X0Y5           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln22_reg_24992_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y5           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln22_reg_24992_reg/CLK

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.190ns  (logic 0.248ns (7.775%)  route 2.942ns (92.225%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst (IN)
                         net (fo=101, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=84, routed)          1.128     2.225    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_2
    SLICE_X63Y23         LUT4 (Prop_lut4_I2_O)        0.124     2.349 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[2]_fret_i_1/O
                         net (fo=5, routed)           0.841     3.190    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/p_0_in[2]
    SLICE_X56Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X56Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[2]_fret_replica/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6_replica_2/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.163ns  (logic 0.248ns (7.840%)  route 2.915ns (92.160%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst (IN)
                         net (fo=101, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_rst
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0/O
                         net (fo=84, routed)          0.924     2.021    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_i_1__0_n_2
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.124     2.145 r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U/n_fu_4050[1]_fret_rep__6_i_1/O
                         net (fo=6, routed)           1.018     3.163    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/flow_control_loop_pipe_sequential_init_U_n_65
    SLICE_X74Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.924     0.924    bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/ap_clk
    SLICE_X74Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_rendering_Pipeline_ZCULLING_fu_7690/n_fu_4050_reg[1]_fret_rep__6_replica_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X11Y31         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y31         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X7Y6           FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y6           FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X11Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X9Y22          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X9Y22          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y26         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y26         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X66Y31         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y31         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X54Y31         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y31         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__0/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X66Y31         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y31         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__1/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X56Y23         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X56Y23         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__2/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=101, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X51Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15204, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X51Y22         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]_rep__3/C





