{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 14:40:41 2022 " "Info: Processing started: Sat Nov 12 14:40:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off relogio_digital -c relogio_digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 6 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_minutos0\|JK_FF:FFS0\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_minutos0\|JK_FF:FFS0\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_minutos0\|JK_FF:FFS0\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_minutos0\|JK_FF:FFS2\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_minutos0\|JK_FF:FFS2\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_minutos0\|JK_FF:FFS2\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_minutos0\|JK_FF:FFS1\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_minutos0\|JK_FF:FFS1\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_minutos0\|JK_FF:FFS1\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX " "Info: Detected ripple clock \"cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod6:contador_segundos1\|JK_FF:FFM1\|AUX " "Info: Detected ripple clock \"cont_mod6:contador_segundos1\|JK_FF:FFM1\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod6:contador_segundos1\|JK_FF:FFM1\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod6:contador_segundos1\|JK_FF:FFM0\|AUX " "Info: Detected ripple clock \"cont_mod6:contador_segundos1\|JK_FF:FFM0\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod6:contador_segundos1\|JK_FF:FFM0\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_segundos0\|JK_FF:FFS2\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_segundos0\|JK_FF:FFS2\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_segundos0\|JK_FF:FFS2\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_segundos0\|JK_FF:FFS0\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_segundos0\|JK_FF:FFS0\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_segundos0\|JK_FF:FFS0\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX " "Info: Detected ripple clock \"cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX\" as buffer" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX register cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 125.0 MHz 8.0 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 125.0 MHz between source register \"cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX\" and destination register \"cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX\" (period= 8.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.000 ns + Longest register register " "Info: + Longest register to register delay is 4.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 1 REG LC10 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC10; Fanout = 28; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.000 ns cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 2 REG LC10 28 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC10; Fanout = 28; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 75.00 % ) " "Info: Total cell delay = 3.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 1.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 1.000ns } { 0.000ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 2 REG LC10 28 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC10; Fanout = 28; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX 2 REG LC10 28 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC10; Fanout = 28; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS1\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 1.000ns } { 0.000ns 3.000ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS1|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS1|AUX {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DISPLAYM1\[3\] cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX 24.500 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"DISPLAYM1\[3\]\" through register \"cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX\" is 24.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 16.500 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 16.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 4 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.500 ns cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX 2 REG LC7 27 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC7; Fanout = 27; REG Node = 'cont_mod10:contador_segundos0\|JK_FF:FFS3\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS3|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 7.500 ns cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX 3 REG LC2 22 " "Info: 3: + IC(1.000 ns) + CELL(4.000 ns) = 7.500 ns; Loc. = LC2; Fanout = 22; REG Node = 'cont_mod6:contador_segundos1\|JK_FF:FFM2\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { cont_mod10:contador_segundos0|JK_FF:FFS3|AUX cont_mod6:contador_segundos1|JK_FF:FFM2|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 12.500 ns cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX 4 REG LC22 27 " "Info: 4: + IC(1.000 ns) + CELL(4.000 ns) = 12.500 ns; Loc. = LC22; Fanout = 27; REG Node = 'cont_mod10:contador_minutos0\|JK_FF:FFS3\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { cont_mod6:contador_segundos1|JK_FF:FFM2|AUX cont_mod10:contador_minutos0|JK_FF:FFS3|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 16.500 ns cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX 5 REG LC30 18 " "Info: 5: + IC(1.000 ns) + CELL(3.000 ns) = 16.500 ns; Loc. = LC30; Fanout = 18; REG Node = 'cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { cont_mod10:contador_minutos0|JK_FF:FFS3|AUX cont_mod6:contador_minutos1|JK_FF:FFM0|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.500 ns ( 81.82 % ) " "Info: Total cell delay = 13.500 ns ( 81.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 18.18 % ) " "Info: Total interconnect delay = 3.000 ns ( 18.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS3|AUX cont_mod6:contador_segundos1|JK_FF:FFM2|AUX cont_mod10:contador_minutos0|JK_FF:FFS3|AUX cont_mod6:contador_minutos1|JK_FF:FFM0|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS3|AUX {} cont_mod6:contador_segundos1|JK_FF:FFM2|AUX {} cont_mod10:contador_minutos0|JK_FF:FFS3|AUX {} cont_mod6:contador_minutos1|JK_FF:FFM0|AUX {} } { 0.000ns 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 4.000ns 4.000ns 3.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest register pin " "Info: + Longest register to pin delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX 1 REG LC30 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC30; Fanout = 18; REG Node = 'cont_mod6:contador_minutos1\|JK_FF:FFM0\|AUX'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX } "NODE_NAME" } } { "JK_FF.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/JK_FF.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(4.000 ns) 5.000 ns decodificador:decodificadorm1\|Mux3~8 2 COMB LC17 1 " "Info: 2: + IC(1.000 ns) + CELL(4.000 ns) = 5.000 ns; Loc. = LC17; Fanout = 1; COMB Node = 'decodificador:decodificadorm1\|Mux3~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX decodificador:decodificadorm1|Mux3~8 } "NODE_NAME" } } { "decodificador.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/decodificador.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 7.000 ns DISPLAYM1\[3\] 3 PIN PIN_22 0 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 7.000 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'DISPLAYM1\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { decodificador:decodificadorm1|Mux3~8 DISPLAYM1[3] } "NODE_NAME" } } { "relogio_digital.vhd" "" { Text "D:/dev/uem/cd2/Relogio_Digital/relogio_digital/relogio_digital.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 85.71 % ) " "Info: Total cell delay = 6.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 1.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX decodificador:decodificadorm1|Mux3~8 DISPLAYM1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX {} decodificador:decodificadorm1|Mux3~8 {} DISPLAYM1[3] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "16.500 ns" { CLOCK cont_mod10:contador_segundos0|JK_FF:FFS3|AUX cont_mod6:contador_segundos1|JK_FF:FFM2|AUX cont_mod10:contador_minutos0|JK_FF:FFS3|AUX cont_mod6:contador_minutos1|JK_FF:FFM0|AUX } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "16.500 ns" { CLOCK {} CLOCK~out {} cont_mod10:contador_segundos0|JK_FF:FFS3|AUX {} cont_mod6:contador_segundos1|JK_FF:FFM2|AUX {} cont_mod10:contador_minutos0|JK_FF:FFS3|AUX {} cont_mod6:contador_minutos1|JK_FF:FFM0|AUX {} } { 0.000ns 0.000ns 0.000ns 1.000ns 1.000ns 1.000ns } { 0.000ns 1.500ns 1.000ns 4.000ns 4.000ns 3.000ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX decodificador:decodificadorm1|Mux3~8 DISPLAYM1[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { cont_mod6:contador_minutos1|JK_FF:FFM0|AUX {} decodificador:decodificadorm1|Mux3~8 {} DISPLAYM1[3] {} } { 0.000ns 1.000ns 0.000ns } { 0.000ns 4.000ns 2.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 14:40:42 2022 " "Info: Processing ended: Sat Nov 12 14:40:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
