

================================================================
== Vitis HLS Report for 'decompressor_kernel_Pipeline_VITIS_LOOP_64_4'
================================================================
* Date:           Tue Oct  8 21:19:30 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.560 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.56>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%decompressed_count = alloca i32 1" [../work/cc/src/decompressor_kernel.cc:58]   --->   Operation 5 'alloca' 'decompressed_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %lz77_output_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln58 = store i32 0, i32 %decompressed_count" [../work/cc/src/decompressor_kernel.cc:58]   --->   Operation 8 'store' 'store_ln58' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body12"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%decompressed_count_1 = load i32 %decompressed_count" [../work/cc/src/decompressor_kernel.cc:84]   --->   Operation 10 'load' 'decompressed_count_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %lz77_output_stream, i32 1" [../work/cc/src/decompressor_kernel.cc:65]   --->   Operation 11 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.14ns)   --->   "%decompressed_count_2 = add i32 %decompressed_count_1, i32 1" [../work/cc/src/decompressor_kernel.cc:84]   --->   Operation 12 'add' 'decompressed_count_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %tmp, void %while.cond31.preheader.exitStub, void %VITIS_LOOP_72_5" [../work/cc/src/decompressor_kernel.cc:65]   --->   Operation 13 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.10ns)   --->   "%lz77_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %lz77_output_stream" [../work/cc/src/decompressor_kernel.cc:69]   --->   Operation 14 'read' 'lz77_data' <Predicate = (tmp)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i16 %lz77_data" [../work/cc/src/decompressor_kernel.cc:69]   --->   Operation 15 'trunc' 'trunc_ln69' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %lz77_data, i32 8, i32 15" [../work/cc/src/decompressor_kernel.cc:74]   --->   Operation 16 'partselect' 'tmp_18' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln74 = icmp_ne  i8 %tmp_18, i8 0" [../work/cc/src/decompressor_kernel.cc:74]   --->   Operation 17 'icmp' 'icmp_ln74' <Predicate = (tmp)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%lz77_data_1 = select i1 %icmp_ln74, i8 255, i8 %trunc_ln69" [../work/cc/src/decompressor_kernel.cc:74]   --->   Operation 18 'select' 'lz77_data_1' <Predicate = (tmp)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%trunc_ln78 = trunc i8 %lz77_data_1" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 19 'trunc' 'trunc_ln78' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln78, i4 0" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lz77_data_1, i32 3" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 21 'bitselect' 'tmp_19' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %lz77_data_1, i32 4, i32 7" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 22 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%icmp_ln78 = icmp_ne  i4 %tmp_s, i4 0" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 23 'icmp' 'icmp_ln78' <Predicate = (tmp)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln78)   --->   "%or_ln78 = or i1 %tmp_19, i1 %icmp_ln78" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 24 'or' 'or_ln78' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln78 = select i1 %or_ln78, i7 127, i7 %shl_ln" [../work/cc/src/decompressor_kernel.cc:78]   --->   Operation 25 'select' 'select_ln78' <Predicate = (tmp)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln58 = store i32 %decompressed_count_2, i32 %decompressed_count" [../work/cc/src/decompressor_kernel.cc:58]   --->   Operation 26 'store' 'store_ln58' <Predicate = (tmp)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %decompressed_count_out, i32 %decompressed_count_1" [../work/cc/src/decompressor_kernel.cc:84]   --->   Operation 34 'write' 'write_ln84' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.72>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [../work/cc/src/decompressor_kernel.cc:69]   --->   Operation 27 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../work/cc/src/decompressor_kernel.cc:64]   --->   Operation 28 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %select_ln78" [../work/cc/src/decompressor_kernel.cc:69]   --->   Operation 29 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i1.i7.i1.i7.i8, i7 %select_ln78, i1 0, i7 %select_ln78, i1 0, i7 %select_ln78, i8 %zext_ln69" [../work/cc/src/decompressor_kernel.cc:83]   --->   Operation 30 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i31 %tmp_14" [../work/cc/src/decompressor_kernel.cc:83]   --->   Operation 31 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.72ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %out_stream, i32 %zext_ln83" [../work/cc/src/decompressor_kernel.cc:83]   --->   Operation 32 'write' 'write_ln83' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln64 = br void %while.body12" [../work/cc/src/decompressor_kernel.cc:64]   --->   Operation 33 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lz77_output_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ decompressed_count_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
decompressed_count   (alloca        ) [ 010]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
store_ln58           (store         ) [ 000]
br_ln0               (br            ) [ 000]
decompressed_count_1 (load          ) [ 000]
tmp                  (nbreadreq     ) [ 010]
decompressed_count_2 (add           ) [ 000]
br_ln65              (br            ) [ 000]
lz77_data            (read          ) [ 000]
trunc_ln69           (trunc         ) [ 000]
tmp_18               (partselect    ) [ 000]
icmp_ln74            (icmp          ) [ 000]
lz77_data_1          (select        ) [ 000]
trunc_ln78           (trunc         ) [ 000]
shl_ln               (bitconcatenate) [ 000]
tmp_19               (bitselect     ) [ 000]
tmp_s                (partselect    ) [ 000]
icmp_ln78            (icmp          ) [ 000]
or_ln78              (or            ) [ 000]
select_ln78          (select        ) [ 011]
store_ln58           (store         ) [ 000]
specpipeline_ln69    (specpipeline  ) [ 000]
specloopname_ln64    (specloopname  ) [ 000]
zext_ln69            (zext          ) [ 000]
tmp_14               (bitconcatenate) [ 000]
zext_ln83            (zext          ) [ 000]
write_ln83           (write         ) [ 000]
br_ln64              (br            ) [ 000]
write_ln84           (write         ) [ 000]
ret_ln0              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lz77_output_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz77_output_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="decompressed_count_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decompressed_count_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i7.i1.i7.i1.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="decompressed_count_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="decompressed_count/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lz77_data_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lz77_data/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln83_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="31" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln84_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln58_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="decompressed_count_1_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="decompressed_count_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="decompressed_count_2_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="decompressed_count_2/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="trunc_ln69_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_18_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="0" index="3" bw="5" slack="0"/>
<pin id="118" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln74_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="lz77_data_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lz77_data_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln78_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="shl_ln_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_19_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="0" index="3" bw="4" slack="0"/>
<pin id="162" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln78_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln78_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln78/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln78_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="7" slack="0"/>
<pin id="183" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln78/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln58_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln69_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="1"/>
<pin id="194" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_14_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="1"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="7" slack="1"/>
<pin id="200" dir="0" index="4" bw="1" slack="0"/>
<pin id="201" dir="0" index="5" bw="7" slack="1"/>
<pin id="202" dir="0" index="6" bw="7" slack="0"/>
<pin id="203" dir="1" index="7" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln83_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="decompressed_count_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="decompressed_count "/>
</bind>
</comp>

<comp id="223" class="1005" name="select_ln78_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="1"/>
<pin id="225" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln78 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="60" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="99" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="74" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="74" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="127"><net_src comp="113" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="109" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="129" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="129" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="42" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="171"><net_src comp="157" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="149" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="141" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="103" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="207"><net_src comp="192" pin="1"/><net_sink comp="195" pin=6"/></net>

<net id="211"><net_src comp="195" pin="7"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="216"><net_src comp="62" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="226"><net_src comp="179" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="195" pin=3"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="195" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 }
	Port: decompressed_count_out | {1 }
 - Input state : 
	Port: decompressor_kernel_Pipeline_VITIS_LOOP_64_4 : lz77_output_stream | {1 }
  - Chain level:
	State 1
		store_ln58 : 1
		decompressed_count_1 : 1
		decompressed_count_2 : 2
		icmp_ln74 : 1
		lz77_data_1 : 2
		trunc_ln78 : 3
		shl_ln : 4
		tmp_19 : 3
		tmp_s : 3
		icmp_ln78 : 4
		or_ln78 : 5
		select_ln78 : 5
		store_ln58 : 3
		write_ln84 : 2
	State 2
		tmp_14 : 1
		zext_ln83 : 2
		write_ln83 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   | decompressed_count_2_fu_103 |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln74_fu_123      |    0    |    15   |
|          |       icmp_ln78_fu_167      |    0    |    12   |
|----------|-----------------------------|---------|---------|
|  select  |      lz77_data_1_fu_129     |    0    |    8    |
|          |      select_ln78_fu_179     |    0    |    7    |
|----------|-----------------------------|---------|---------|
|    or    |        or_ln78_fu_173       |    0    |    2    |
|----------|-----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_66     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |     lz77_data_read_fu_74    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln83_write_fu_80   |    0    |    0    |
|          |    write_ln84_write_fu_87   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln69_fu_109      |    0    |    0    |
|          |      trunc_ln78_fu_137      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|        tmp_18_fu_113        |    0    |    0    |
|          |         tmp_s_fu_157        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln_fu_141        |    0    |    0    |
|          |        tmp_14_fu_195        |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_19_fu_149        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln69_fu_192      |    0    |    0    |
|          |       zext_ln83_fu_208      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    83   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|decompressed_count_reg_213|   32   |
|    select_ln78_reg_223   |    7   |
+--------------------------+--------+
|           Total          |   39   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   83   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   39   |    -   |
+-----------+--------+--------+
|   Total   |   39   |   83   |
+-----------+--------+--------+
