\doxysection{system\+\_\+stm32f1xx.\+c}
\hypertarget{system__stm32f1xx_8c_source}{}\label{system__stm32f1xx_8c_source}\index{C:/Users/User/Desktop/ProyectoFinal-\/Grupo5-\/VariadorDeFrecuencia/Software/Firmware stm32/Src/system\_stm32f1xx.c@{C:/Users/User/Desktop/ProyectoFinal-\/Grupo5-\/VariadorDeFrecuencia/Software/Firmware stm32/Src/system\_stm32f1xx.c}}
\mbox{\hyperlink{system__stm32f1xx_8c}{Ir a la documentaciÃ³n de este archivo.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00045}00045\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00049}00049\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00053}00053\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00058}00058\ \textcolor{preprocessor}{\#include\ "{}stm32f1xx.h"{}}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00067}00067\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00075}00075\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00076}00076\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSE\_VALUE)\ }}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00077}\mbox{\hyperlink{group___s_t_m32_f1xx___system___private___defines_gaeafcff4f57440c60e64812dddd13e7cb}{00077}}\ \textcolor{preprocessor}{\ \ \#define\ HSE\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8000000U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00079}00079\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00080}00080\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00081}00081\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00082}\mbox{\hyperlink{group___s_t_m32_f1xx___system___private___defines_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{00082}}\ \textcolor{preprocessor}{\ \ \#define\ HSI\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8000000U\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00084}00084\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00085}00085\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00087}00087\ \textcolor{preprocessor}{\#if\ defined(STM32F100xE)\ ||\ defined(STM32F101xE)\ ||\ defined(STM32F101xG)\ ||\ defined(STM32F103xE)\ ||\ defined(STM32F103xG)}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00088}00088\ \textcolor{comment}{/*\ \#define\ DATA\_IN\_ExtSRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00089}00089\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F100xE\ ||\ STM32F101xE\ ||\ STM32F101xG\ ||\ STM32F103xE\ ||\ STM32F103xG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00091}00091\ \textcolor{comment}{/*\ Note:\ Following\ vector\ table\ addresses\ must\ be\ defined\ in\ line\ with\ linker}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00092}00092\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ configuration.\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00096}00096\ \textcolor{comment}{/*\ \#define\ USER\_VECT\_TAB\_ADDRESS\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00098}00098\ \textcolor{preprocessor}{\#if\ defined(USER\_VECT\_TAB\_ADDRESS)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00101}00101\ \textcolor{comment}{/*\ \#define\ VECT\_TAB\_SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00102}00102\ \textcolor{preprocessor}{\#if\ defined(VECT\_TAB\_SRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00103}00103\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_BASE\_ADDRESS\ \ \ SRAM\_BASE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00105}00105\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00107}00107\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00108}00108\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_BASE\_ADDRESS\ \ \ FLASH\_BASE\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00110}00110\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00112}00112\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ VECT\_TAB\_SRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00113}00113\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USER\_VECT\_TAB\_ADDRESS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00114}00114\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00115}00115\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00120}00120\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00133}00133\ \ \ \textcolor{comment}{/*\ This\ variable\ is\ updated\ in\ three\ ways:}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00134}00134\ \textcolor{comment}{\ \ \ \ \ \ 1)\ by\ calling\ CMSIS\ function\ SystemCoreClockUpdate()}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00135}00135\ \textcolor{comment}{\ \ \ \ \ \ 2)\ by\ calling\ HAL\ API\ function\ HAL\_RCC\_GetHCLKFreq()}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00136}00136\ \textcolor{comment}{\ \ \ \ \ \ 3)\ each\ time\ HAL\_RCC\_ClockConfig()\ is\ called\ to\ configure\ the\ system\ clock\ frequency\ }}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00137}00137\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ Note:\ If\ you\ use\ this\ function\ to\ configure\ the\ system\ clock;\ then\ there}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00138}00138\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ is\ no\ need\ to\ call\ the\ 2\ first\ functions\ listed\ above,\ since\ SystemCoreClock}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00139}00139\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ variable\ is\ updated\ automatically.}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00140}00140\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00141}\mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{00141}}\ uint32\_t\ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ 8000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00142}\mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_ga53cb26d01524d9560f98101a2c597c40}{00142}}\ \textcolor{keyword}{const}\ uint8\_t\ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_ga53cb26d01524d9560f98101a2c597c40}{AHBPrescTable}}[16U]\ =\ \{0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 0,\ 1,\ 2,\ 3,\ 4,\ 6,\ 7,\ 8,\ 9\};}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00143}\mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa93c123312c9273c0928a79f1203f759}{00143}}\ \textcolor{keyword}{const}\ uint8\_t\ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa93c123312c9273c0928a79f1203f759}{APBPrescTable}}[8U]\ =\ \ \{0,\ 0,\ 0,\ 0,\ 1,\ 2,\ 3,\ 4\};}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00144}00144\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00148}00148\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00152}00152\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00153}00153\ \textcolor{preprocessor}{\#if\ defined(STM32F100xE)\ ||\ defined(STM32F101xE)\ ||\ defined(STM32F101xG)\ ||\ defined(STM32F103xE)\ ||\ defined(STM32F103xG)}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00154}00154\ \textcolor{preprocessor}{\#ifdef\ DATA\_IN\_ExtSRAM}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00155}00155\ \ \ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ SystemInit\_ExtMemCtl(\textcolor{keywordtype}{void});\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00156}00156\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DATA\_IN\_ExtSRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00157}00157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F100xE\ ||\ STM32F101xE\ ||\ STM32F101xG\ ||\ STM32F103xE\ ||\ STM32F103xG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00158}00158\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00166}00166\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00175}\mbox{\hyperlink{group___s_t_m32_f1xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{00175}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{SystemInit}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00176}00176\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00177}00177\ \textcolor{preprocessor}{\#if\ defined(STM32F100xE)\ ||\ defined(STM32F101xE)\ ||\ defined(STM32F101xG)\ ||\ defined(STM32F103xE)\ ||\ defined(STM32F103xG)}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00178}00178\ \textcolor{preprocessor}{\ \ \#ifdef\ DATA\_IN\_ExtSRAM}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00179}00179\ \ \ \ \ SystemInit\_ExtMemCtl();\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00180}00180\ \textcolor{preprocessor}{\ \ \#endif\ }\textcolor{comment}{/*\ DATA\_IN\_ExtSRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00181}00181\ \textcolor{preprocessor}{\#endif\ }}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00183}00183\ \ \ \textcolor{comment}{/*\ Configure\ the\ Vector\ Table\ location\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00184}00184\ \textcolor{preprocessor}{\#if\ defined(USER\_VECT\_TAB\_ADDRESS)}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00185}00185\ \ \ SCB-\/>VTOR\ =\ VECT\_TAB\_BASE\_ADDRESS\ |\ VECT\_TAB\_OFFSET;\ \textcolor{comment}{/*\ Vector\ Table\ Relocation\ in\ Internal\ SRAM.\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00186}00186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USER\_VECT\_TAB\_ADDRESS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00187}00187\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00224}\mbox{\hyperlink{group___s_t_m32_f1xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{00224}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{SystemCoreClockUpdate}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00225}00225\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00226}00226\ \ \ uint32\_t\ tmp\ =\ 0U,\ pllmull\ =\ 0U,\ pllsource\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00228}00228\ \textcolor{preprocessor}{\#if\ defined(STM32F105xC)\ ||\ defined(STM32F107xC)}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00229}00229\ \ \ uint32\_t\ prediv1source\ =\ 0U,\ prediv1factor\ =\ 0U,\ prediv2factor\ =\ 0U,\ pll2mull\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00230}00230\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F105xC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00232}00232\ \textcolor{preprocessor}{\#if\ defined(STM32F100xB)\ ||\ defined(STM32F100xE)}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00233}00233\ \ \ uint32\_t\ prediv1factor\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00234}00234\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F100xB\ or\ STM32F100xE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00235}00235\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00236}00236\ \ \ \textcolor{comment}{/*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00237}00237\ \ \ tmp\ =\ RCC-\/>CFGR\ \&\ RCC\_CFGR\_SWS;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00238}00238\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00239}00239\ \ \ \textcolor{keywordflow}{switch}\ (tmp)}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00240}00240\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00241}00241\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x00U:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00242}00242\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00243}00243\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00244}00244\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x04U:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ system\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00245}00245\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00246}00246\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00247}00247\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x08U:\ \ \textcolor{comment}{/*\ PLL\ used\ as\ system\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00249}00249\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ PLL\ clock\ source\ and\ multiplication\ factor\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00250}00250\ \ \ \ \ \ \ pllmull\ =\ RCC-\/>CFGR\ \&\ RCC\_CFGR\_PLLMULL;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00251}00251\ \ \ \ \ \ \ pllsource\ =\ RCC-\/>CFGR\ \&\ RCC\_CFGR\_PLLSRC;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00252}00252\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00253}00253\ \textcolor{preprocessor}{\#if\ !defined(STM32F105xC)\ \&\&\ !defined(STM32F107xC)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00254}00254\ \ \ \ \ \ \ pllmull\ =\ (\ pllmull\ >>\ 18U)\ +\ 2U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00255}00255\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00256}00256\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (pllsource\ ==\ 0x00U)}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00257}00257\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00258}00258\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ oscillator\ clock\ divided\ by\ 2\ selected\ as\ PLL\ clock\ entry\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00259}00259\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ (\mbox{\hyperlink{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ 1U)\ *\ pllmull;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00260}00260\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00261}00261\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00262}00262\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00263}00263\ \textcolor{preprocessor}{\ \#if\ defined(STM32F100xB)\ ||\ defined(STM32F100xE)}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00264}00264\ \ \ \ \ \ \ \ prediv1factor\ =\ (RCC-\/>CFGR2\ \&\ RCC\_CFGR2\_PREDIV1)\ +\ 1U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00265}00265\ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ oscillator\ clock\ selected\ as\ PREDIV1\ clock\ entry\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00266}00266\ \ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ (\mbox{\hyperlink{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ prediv1factor)\ *\ pllmull;\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00267}00267\ \textcolor{preprocessor}{\ \#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00268}00268\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ selected\ as\ PLL\ clock\ entry\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00269}00269\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((RCC-\/>CFGR\ \&\ RCC\_CFGR\_PLLXTPRE)\ !=\ (uint32\_t)RESET)}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00270}00270\ \ \ \ \ \ \ \ \ \{\textcolor{comment}{/*\ HSE\ oscillator\ clock\ divided\ by\ 2\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00271}00271\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ (\mbox{\hyperlink{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ >>\ 1U)\ *\ pllmull;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00272}00272\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00273}00273\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00274}00274\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00275}00275\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ *\ pllmull;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00276}00276\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00277}00277\ \textcolor{preprocessor}{\ \#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00278}00278\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00279}00279\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00280}00280\ \ \ \ \ \ \ pllmull\ =\ pllmull\ >>\ 18U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00281}00281\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00282}00282\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (pllmull\ !=\ 0x0DU)}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00283}00283\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00284}00284\ \ \ \ \ \ \ \ \ \ pllmull\ +=\ 2U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00285}00285\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00286}00286\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00287}00287\ \ \ \ \ \ \ \{\ \textcolor{comment}{/*\ PLL\ multiplication\ factor\ =\ PLL\ input\ clock\ *\ 6.5\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00288}00288\ \ \ \ \ \ \ \ \ pllmull\ =\ 13U\ /\ 2U;\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00289}00289\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00290}00290\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00291}00291\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (pllsource\ ==\ 0x00U)}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00292}00292\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00293}00293\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ oscillator\ clock\ divided\ by\ 2\ selected\ as\ PLL\ clock\ entry\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00294}00294\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ (\mbox{\hyperlink{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ 1U)\ *\ pllmull;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00295}00295\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00296}00296\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00297}00297\ \ \ \ \ \ \ \{\textcolor{comment}{/*\ PREDIV1\ selected\ as\ PLL\ clock\ entry\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00298}00298\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00299}00299\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ PREDIV1\ clock\ source\ and\ division\ factor\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00300}00300\ \ \ \ \ \ \ \ \ prediv1source\ =\ RCC-\/>CFGR2\ \&\ RCC\_CFGR2\_PREDIV1SRC;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00301}00301\ \ \ \ \ \ \ \ \ prediv1factor\ =\ (RCC-\/>CFGR2\ \&\ RCC\_CFGR2\_PREDIV1)\ +\ 1U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00302}00302\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00303}00303\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (prediv1source\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00304}00304\ \ \ \ \ \ \ \ \ \{\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00305}00305\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ oscillator\ clock\ selected\ as\ PREDIV1\ clock\ entry\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00306}00306\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ (\mbox{\hyperlink{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ prediv1factor)\ *\ pllmull;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00307}00307\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00308}00308\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00309}00309\ \ \ \ \ \ \ \ \ \{\textcolor{comment}{/*\ PLL2\ clock\ selected\ as\ PREDIV1\ clock\ entry\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00310}00310\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00311}00311\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ PREDIV2\ division\ factor\ and\ PLL2\ multiplication\ factor\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00312}00312\ \ \ \ \ \ \ \ \ \ \ prediv2factor\ =\ ((RCC-\/>CFGR2\ \&\ RCC\_CFGR2\_PREDIV2)\ >>\ 4U)\ +\ 1U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00313}00313\ \ \ \ \ \ \ \ \ \ \ pll2mull\ =\ ((RCC-\/>CFGR2\ \&\ RCC\_CFGR2\_PLL2MUL)\ >>\ 8U)\ +\ 2U;\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00314}00314\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ (((\mbox{\hyperlink{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ prediv2factor)\ *\ pll2mull)\ /\ prediv1factor)\ *\ pllmull;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00315}00315\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00316}00316\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00317}00317\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F105xC\ */}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00318}00318\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00319}00319\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00320}00320\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00321}00321\ \ \ \ \ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00322}00322\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00323}00323\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00324}00324\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00325}00325\ \ \ \textcolor{comment}{/*\ Compute\ HCLK\ clock\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00326}00326\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ prescaler\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00327}00327\ \ \ tmp\ =\ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_ga53cb26d01524d9560f98101a2c597c40}{AHBPrescTable}}[((RCC-\/>CFGR\ \&\ RCC\_CFGR\_HPRE)\ >>\ 4U)];}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00328}00328\ \ \ \textcolor{comment}{/*\ HCLK\ clock\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00329}00329\ \ \ \mbox{\hyperlink{group___s_t_m32_f1xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ >>=\ tmp;\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00330}00330\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00331}00331\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00332}00332\ \textcolor{preprocessor}{\#if\ defined(STM32F100xE)\ ||\ defined(STM32F101xE)\ ||\ defined(STM32F101xG)\ ||\ defined(STM32F103xE)\ ||\ defined(STM32F103xG)}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00339}00339\ \textcolor{preprocessor}{\#ifdef\ DATA\_IN\_ExtSRAM}\textcolor{preprocessor}{\ }}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00349}00349\ \textcolor{keywordtype}{void}\ SystemInit\_ExtMemCtl(\textcolor{keywordtype}{void})\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00350}00350\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00351}00351\ \ \ \_\_IO\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00355}00355\ \ \ \textcolor{comment}{/*\ Enable\ FSMC\ clock\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00356}00356\ \ \ RCC-\/>AHBENR\ =\ 0x00000114U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00357}00357\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00358}00358\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00359}00359\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_FSMCEN);}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00360}00360\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00361}00361\ \ \ \textcolor{comment}{/*\ Enable\ GPIOD,\ GPIOE,\ GPIOF\ and\ GPIOG\ clocks\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00362}00362\ \ \ RCC-\/>APB2ENR\ =\ 0x000001E0U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00363}00363\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00364}00364\ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00365}00365\ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APB2ENR,\ RCC\_APB2ENR\_IOPDEN);}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00366}00366\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00367}00367\ \ \ (void)(tmpreg);}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00368}00368\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00369}00369\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ \ SRAM\ Data\ lines,\ NOE\ and\ NWE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00370}00370\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ \ SRAM\ Address\ lines\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00371}00371\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ \ NOE\ and\ NWE\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00372}00372\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ \ NE3\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00373}00373\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ \ NBL0,\ NBL1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00374}00374\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00375}00375\ \ \ GPIOD-\/>CRL\ =\ 0x44BB44BBU;\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00376}00376\ \ \ GPIOD-\/>CRH\ =\ 0xBBBBBBBBU;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00378}00378\ \ \ GPIOE-\/>CRL\ =\ 0xB44444BBU;\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00379}00379\ \ \ GPIOE-\/>CRH\ =\ 0xBBBBBBBBU;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00380}00380\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00381}00381\ \ \ GPIOF-\/>CRL\ =\ 0x44BBBBBBU;\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00382}00382\ \ \ GPIOF-\/>CRH\ =\ 0xBBBB4444U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00383}00383\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00384}00384\ \ \ GPIOG-\/>CRL\ =\ 0x44BBBBBBU;\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00385}00385\ \ \ GPIOG-\/>CRH\ =\ 0x444B4B44U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00386}00386\ \ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00387}00387\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ \ FSMC\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}\ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00388}00388\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ \ Enable\ FSMC\ Bank1\_SRAM\ Bank\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00389}00389\ \ \ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00390}00390\ \ \ FSMC\_Bank1-\/>BTCR[4U]\ =\ 0x00001091U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00391}00391\ \ \ FSMC\_Bank1-\/>BTCR[5U]\ =\ 0x00110212U;}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00392}00392\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00393}00393\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DATA\_IN\_ExtSRAM\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00394}00394\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F100xE\ ||\ STM32F101xE\ ||\ STM32F101xG\ ||\ STM32F103xE\ ||\ STM32F103xG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00395}00395\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00399}00399\ }
\DoxyCodeLine{\Hypertarget{system__stm32f1xx_8c_source_l00403}00403\ \ \ }

\end{DoxyCode}
