0.6
2019.1
May 24 2019
14:51:52
/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wb_intercon.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/alignment_units.sv,,wb_intercon,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wb_intercon.svh,1738591925,verilog,,,,,,,,,,,,
/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v,1738591925,verilog,,,,wb_mux,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wishbone_controller.sv,1738665701,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/inst_mem.sv,,wishbone_controller,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/alignment_units.sv,1738665407,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wishbone_controller.sv,,load_aligner;store_aligner,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/alu.sv,1738665398,systemVerilog,/home/it/Documents/rvsoc_v3/src/soc/core/alu_control.sv;/home/it/Documents/rvsoc_v3/src/soc/core/branch_controller.sv;/home/it/Documents/rvsoc_v3/src/soc/core/control_unit.sv;/home/it/Documents/rvsoc_v3/src/soc/core/data_mem.sv;/home/it/Documents/rvsoc_v3/src/soc/core/data_path.sv;/home/it/Documents/rvsoc_v3/src/soc/core/forwarding_unit.sv;/home/it/Documents/rvsoc_v3/src/soc/uncore/gpio/bidirec.sv,/home/it/Documents/rvsoc_v3/src/soc/core/alu_control.sv,,$unit_alu_sv;alu;n_bit_add_sub,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/alu_control.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/gpio/bidirec.sv,,alu_control,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/branch_controller.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/control_unit.sv,,branch_controller,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/control_unit.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/data_mem.sv,,control_unit,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/data_mem.sv,1738665758,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/data_path.sv,,data_mem,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/data_path.sv,1738665414,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/forwarding_unit.sv,,data_path,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/forwarding_unit.sv,1738591925,systemVerilog,,,,forwarding_unit,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/hazard_controller.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/imm_gen.sv,,hazard_handler,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/imm_gen.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/main_control.sv,,imm_gen,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/inst_mem.sv,1738592363,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/rv32i_soc_fpga_top.sv,,,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/lib.sv,1738665376,systemVerilog,/home/it/Documents/rvsoc_v3/src/soc/uncore/gpio/gpio_top.sv,,,riscv_types,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/main_control.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/pipeline_controller.sv,,decode_control,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/pipeline_controller.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/program_counter.sv,,pipeline_controller,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/program_counter.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/reg_file.sv,,program_counter,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/reg_file.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/rom.sv,,reg_file,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/rom.sv,1738667363,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/rv32i_soc.sv,,rom,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/core/rv32i_top.sv,1738591925,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wb_intercon.sv,,rv32i,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/rv32i_soc.sv,1738668039,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/rv32i_top.sv,/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wb_intercon.svh,rv32i_soc,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/rv32i_soc_fpga_top.sv,1738664602,systemVerilog,,/home/it/Documents/rvsoc_v3/src/tb/rv32i_soc_tb.sv,,clk_div_by_2;rv32i_soc_fpag_top,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/gpio/bidirec.sv,1738661020,systemVerilog,,/home/it/Documents/rvsoc_v3/src/soc/core/branch_controller.sv,,bidirec,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/gpio/gpio_defines.v,1738591925,verilog,,,,,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/gpio/gpio_top.sv,1738660399,systemVerilog,/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wb_intercon.sv;/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wishbone_controller.sv;/home/it/Documents/rvsoc_v3/src/soc/core/alignment_units.sv;/home/it/Documents/rvsoc_v3/src/soc/core/hazard_controller.sv;/home/it/Documents/rvsoc_v3/src/soc/core/imm_gen.sv;/home/it/Documents/rvsoc_v3/src/soc/core/main_control.sv;/home/it/Documents/rvsoc_v3/src/soc/core/pipeline_controller.sv;/home/it/Documents/rvsoc_v3/src/soc/core/program_counter.sv;/home/it/Documents/rvsoc_v3/src/soc/core/reg_file.sv;/home/it/Documents/rvsoc_v3/src/soc/core/rom.sv;/home/it/Documents/rvsoc_v3/src/soc/core/rv32i_top.sv;/home/it/Documents/rvsoc_v3/src/soc/rv32i_soc.sv;/home/it/Documents/rvsoc_v3/src/soc/rv32i_soc_fpga_top.sv;/home/it/Documents/rvsoc_v3/src/tb/rv32i_soc_tb.sv,/home/it/Documents/rvsoc_v3/src/soc/core/hazard_controller.sv,/home/it/Documents/rvsoc_v3/src/soc/uncore/gpio/gpio_defines.v,$unit_gpio_top_sv;gpio_top,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/spi/fifo4.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/raminfr.v,,fifo4,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/spi/simple_spi_top.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_defines.v,,simple_spi,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/raminfr.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/spi/simple_spi_top.v,,raminfr,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_defines.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_receiver.v,,,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_receiver.v,1738660640,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_regs.v,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_defines.v,uart_receiver,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_regs.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_rfifo.v,,uart_regs,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_rfifo.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_sync_flops.v,,uart_rfifo,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_sync_flops.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_tfifo.v,,uart_sync_flops,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_tfifo.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_top.v,,uart_tfifo,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_top.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_transmitter.v,,uart_top,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_transmitter.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_wb.v,,uart_transmitter,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/soc/uncore/uart/uart_wb.v,1738591925,verilog,,/home/it/Documents/rvsoc_v3/src/soc/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v,,uart_wb,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/src/tb/rv32i_soc_tb.sv,1738667311,systemVerilog,,,,rv32i_soc_tb,,,../../../../../src/soc/WishboneInterconnect,,,,,
/home/it/Documents/rvsoc_v3/vivado_proj/vivado_proj.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
