onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/PLL_LOCK_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/OUT0_HS_IO_CLK_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/OUT1_HS_IO_CLK_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/OUT2_FABCLK_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/PRBSGEN_DATA
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/TXD_PAT
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/TXD_PAT_N
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/TX_PAT_CLK
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/TX_PAT_CLK_N
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/RX_CLK_N
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/RXD_N
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/RX_CLK_P
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/RXD
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/L0_RXD_DATA
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/L1_RXD_DATA
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/rx_BIT_ALGN_START
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/rx_BIT_ALGN_MOVE
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/rx_BIT_ALGN_LOAD
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/rx_BIT_ALGN_ERR
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/rx_BIT_ALGN_DONE
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/rx_BIT_ALGN_DIR
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/rx_BIT_ALGN_CLR_FLGS
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_EYE_IN
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_HOLD
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/RESTARTN
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_CLR_FLGS_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_DIR_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_DONE_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_ERR
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_LOAD_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_MOVE_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_OOR_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_START_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/DELAY_LINE_OUT_OF_RANGE_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/DELAY_LINE_OUT_OF_RANGE_1
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/EYE_MONITOR_EARLY_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/EYE_MONITOR_EARLY_1
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/EYE_MONITOR_LATE_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/EYE_MONITOR_LATE_1
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/PRBS_ERR
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/RX_CLK_G_0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/atck
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/atdi
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/atdo
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/atms
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/atrstb
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/s_prbsin
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/s_in_old
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/s_error1
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/oor_flags
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/un7_noearly_nolate_diff_start
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/un7_noearly_nolate_diff_nxt
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/no_early_no_late_val_st2
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/no_early_no_late_val_st1
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/no_early_no_late_val_end2
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/no_early_no_late_val_end1
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/late_val
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/late_flags
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/early_val
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/un10_early_late_diff
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/early_flags
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/bitalign_next_state
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/un2_BIT_ALGN_PLL_LOCK
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\IOG_IOD_DDRX4_PF_0.PF_LANECTRL_0_RX_DQS_90 }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\ident_coreinst.IICE_comm2iice }
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/un33
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/bitalign_curr_state
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/tap_cnt
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/wait_cnt
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/tapcnt_final
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_EYE_IN_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/L0_RXD_DATA_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/L1_RXD_DATA_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/PRBSGEN_DATA_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/emflag_cnt
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/RX_DQS_90
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/AND2_2_Y
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/reset_delay_0_reset_done
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/AND2_0_Y
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/AND2_1_Y
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/PF_INIT_MON_0_AUTOCALIB_DONE
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/DB_OUT
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/PF_OSC_C0_0_RCOSC_160MHZ_GL
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/VCC
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/GND
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/s_prbs_chk_error
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/s_error0
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/un6_noearly_nolate_diff_start_valid
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/un6_noearly_nolate_diff_nxt_valid
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/late_last_set
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/incr_tapcnt_0_sqmuxa
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/un6_early_late_diff_valid
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/early_last_set
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/alt_incr_set
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\IOG_IOD_DDRTX4_0.LANECTRL_ADDR_CMD_0_TX_DQS }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\IOG_IOD_DDRTX4_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_428_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_217_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_216_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_218_i }
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/early_cur_set
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/late_cur_set
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/calc_done
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\ident_coreinst.comm_block_INST.hcr_update }
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_HOLD_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/RESTARTN_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_CLR_FLGS_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_DIR_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_DONE_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_ERR_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_LOAD_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_MOVE_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_OOR_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/BIT_ALGN_START_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/DELAY_LINE_OUT_OF_RANGE_1_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/EYE_MONITOR_EARLY_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/EYE_MONITOR_EARLY_1_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/EYE_MONITOR_LATE_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/EYE_MONITOR_LATE_1_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/OUT0_HS_IO_CLK_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/OUT1_HS_IO_CLK_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/OUT2_FABCLK_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/PLL_LOCK_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/PRBS_ERR_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/RX_CLK_G_0_c
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/PF_INIT_MON_0_AUTOCALIB_DONE_i
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_355_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_356_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_1480_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_1478_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_2500_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_2478_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_348_i }
add wave -noupdate {/CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/\CoreRxIODBitAlign_top_0.u_CoreRxIODBitAlign.N_97_i }
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/b9_nv_oQwfYF
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/b10_8Kz_rKlrtX
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/TX_DQS_270
add wave -noupdate /CoreRxIODBitAlign_tb/IOG_IOD_DDRX4_COMP_0/TX_DQS
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 4} {249136770 ps} 0} {{Cursor 2} {10 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 318
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {31151719 ps}
bookmark add wave bookmark0 {{6974732 ps} {7115517 ps}} 0
