# Reading D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do Exercise1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Exercise1_6_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:42 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Exercise1_6_1200mv_85c_slow.vo 
# -- Compiling module MyPipeline2
# -- Compiling module hard_block
# 
# Top level modules:
# 	MyPipeline2
# End time: 17:36:42 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/WS4/Exercise1 {C:/Users/cassi/Desktop/verilog code/WS4/Exercise1/test_MyMult.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:36:42 on Apr 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/WS4/Exercise1" C:/Users/cassi/Desktop/verilog code/WS4/Exercise1/test_MyMult.v 
# -- Compiling module test_MyMult1
# -- Compiling module test_MyMult2
# -- Compiling module test_MyPipeline
# -- Compiling module test_MyPipeline2
# 
# Top level modules:
# 	test_MyMult1
# 	test_MyMult2
# 	test_MyPipeline
# 	test_MyPipeline2
# End time: 17:36:42 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test_MyMult1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test_MyMult1 
# Start time: 17:36:42 on Apr 01,2021
# Loading work.test_MyMult1
# ** Error: (vsim-3033) C:/Users/cassi/Desktop/verilog code/WS4/Exercise1/test_MyMult.v(6): Instantiation of 'MyMult1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_MyMult1 File: C:/Users/cassi/Desktop/verilog code/WS4/Exercise1/test_MyMult.v
#         Searched libraries:
#             D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/altera/verilog/altera
#             D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/cassi/Desktop/verilog code/WS4/Exercise1/simulation/modelsim/gate_work
#             C:/Users/cassi/Desktop/verilog code/WS4/Exercise1/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Exercise1_run_msim_gate_verilog.do PAUSED at line 12
# End time: 17:36:50 on Apr 01,2021, Elapsed time: 0:00:08
# Errors: 1, Warnings: 0
