#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep 27 20:58:29 2018
# Process ID: 6952
# Current directory: C:/Users/admin/Documents/OneDriveLocal/FPGA_Learning/ZYNQ_code/HDMI/Zybo-Z7-20-HDMI/proj/PYNQ_Z2_HDMI.runs/design_1_proc_sys_reset_0_0_synth_1
# Command line: vivado.exe -log design_1_proc_sys_reset_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_proc_sys_reset_0_0.tcl
# Log file: C:/Users/admin/Documents/OneDriveLocal/FPGA_Learning/ZYNQ_code/HDMI/Zybo-Z7-20-HDMI/proj/PYNQ_Z2_HDMI.runs/design_1_proc_sys_reset_0_0_synth_1/design_1_proc_sys_reset_0_0.vds
# Journal file: C:/Users/admin/Documents/OneDriveLocal/FPGA_Learning/ZYNQ_code/HDMI/Zybo-Z7-20-HDMI/proj/PYNQ_Z2_HDMI.runs/design_1_proc_sys_reset_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_proc_sys_reset_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_proc_sys_reset_0_0, cache-ID = da56856f582a29df.
INFO: [Common 17-206] Exiting Vivado at Thu Sep 27 20:59:09 2018...
