// Seed: 1282789452
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout reg id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_4,
      id_4
  );
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1) begin : LABEL_0
    if (-1 / 1)
      if (1 == -1) id_6 <= id_4;
      else id_6 <= -1;
  end
  assign id_6 = id_2 - id_3;
  wire id_7;
endmodule
