# alarm_24hrclock
Verilog RTL design for 24 hour alarm clock

The rtl file contains all sub-blocks with alarm_clk_top.v being the top instantiation module.

The tb file contains individual test benched for sub-blocks as well as a final top-level testbench; tb_alarm_clock.v
