{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 971, "design__instance__area": 9133.76, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0010643326677381992, "power__switching__total": 0.0006779098184779286, "power__leakage__total": 1.0080454693195406e-08, "power__total": 0.0017422526143491268, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.11544492077947872, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.11544492077947872, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.4739976878494635, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.0824735858506065, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.473998, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.556778, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.12545247140648275, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.12545247140648275, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0544605487233045, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.2460175466313113, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.054461, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.439518, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11208469192253885, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11208469192253885, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.27321420898994236, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.769570651209105, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.273214, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.370821, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.11056926520664193, "clock__skew__worst_setup": 0.11056926520664193, "timing__hold__ws": 0.2691714982648879, "timing__setup__ws": 1.1249583805131873, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.269172, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.29934, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 119.605 130.325", "design__core__bbox": "5.52 10.88 114.08 116.96", "design__io": 147, "design__die__area": 15587.5, "design__core__area": 11516, "design__instance__count__stdcell": 1135, "design__instance__area__stdcell": 9338.96, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.810952, "design__instance__utilization__stdcell": 0.810952, "design__rows": 39, "design__rows:unithd": 39, "design__sites": 9204, "design__sites:unithd": 9204, "design__instance__count__class:inverter": 41, "design__instance__area__class:inverter": 156.4, "design__instance__count__class:sequential_cell": 113, "design__instance__area__class:sequential_cell": 2910.29, "design__instance__count__class:multi_input_combinational_cell": 526, "design__instance__area__class:multi_input_combinational_cell": 4067.65, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 8877751, "design__instance__count__class:timing_repair_buffer": 259, "design__instance__area__class:timing_repair_buffer": 1614.05, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 24090.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 18, "design__instance__area__class:clock_buffer": 258.998, "design__instance__count__class:clock_inverter": 14, "design__instance__area__class:clock_inverter": 126.371, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 67, "antenna__violating__nets": 2, "antenna__violating__pins": 2, "route__antenna_violation__count": 2, "antenna_diodes_count": 0, "route__net": 1034, "route__net__special": 2, "route__drc_errors__iter:0": 822, "route__wirelength__iter:0": 27289, "route__drc_errors__iter:1": 543, "route__wirelength__iter:1": 26771, "route__drc_errors__iter:2": 474, "route__wirelength__iter:2": 26640, "route__drc_errors__iter:3": 129, "route__wirelength__iter:3": 26642, "route__drc_errors__iter:4": 16, "route__wirelength__iter:4": 26612, "route__drc_errors__iter:5": 13, "route__wirelength__iter:5": 26601, "route__drc_errors__iter:6": 12, "route__wirelength__iter:6": 26602, "route__drc_errors__iter:7": 6, "route__wirelength__iter:7": 26601, "route__drc_errors__iter:8": 0, "route__wirelength__iter:8": 26599, "route__drc_errors": 0, "route__wirelength": 26599, "route__vias": 7384, "route__vias__singlecut": 7384, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 221.52, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.11353233952086547, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11353233952086547, "timing__hold__ws__corner:min_tt_025C_1v80": 0.4678835784576315, "timing__setup__ws__corner:min_tt_025C_1v80": 4.122751590144728, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.467884, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 7.594699, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.12285843523608171, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.12285843523608171, "timing__hold__ws__corner:min_ss_100C_1v60": 1.042811089218746, "timing__setup__ws__corner:min_ss_100C_1v60": 1.375304353773021, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.042811, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.572355, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11056926520664193, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.11056926520664193, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2691714982648879, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.801564171059172, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.269172, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.395731, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.11786104370515185, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.11786104370515185, "timing__hold__ws__corner:max_tt_025C_1v80": 0.47980165643059514, "timing__setup__ws__corner:max_tt_025C_1v80": 4.035460968498642, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.479802, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 7.512046, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.1284381387598964, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.1284381387598964, "timing__hold__ws__corner:max_ss_100C_1v60": 1.063862805740164, "timing__setup__ws__corner:max_ss_100C_1v60": 1.1249583805131873, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.063863, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.29934, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.11415944901406086, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11415944901406086, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.27710801104760757, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.7361733653270015, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.277108, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.341022, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79895, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79967, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00105359, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00096467, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000307492, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00096467, "design_powergrid__voltage__worst": 0.00096467, "design_powergrid__voltage__worst__net:VPWR": 1.79895, "design_powergrid__drop__worst": 0.00105359, "design_powergrid__drop__worst__net:VPWR": 0.00105359, "design_powergrid__voltage__worst__net:VGND": 0.00096467, "design_powergrid__drop__worst__net:VGND": 0.00096467, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000332, "ir__drop__worst": 0.00105, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}