
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25712
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2393.117 ; gain = 0.000 ; free physical = 6845 ; free virtual = 10456
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'comp2x4biti' [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/extra.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'comp2x4biti' (1#1) [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/extra.sv:23]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/extra.sv:54]
INFO: [Synth 8-226] default block is never used [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/extra.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'display' (2#1) [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/extra.sv:54]
INFO: [Synth 8-6157] synthesizing module 'demux' [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/extra.sv:82]
INFO: [Synth 8-226] default block is never used [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/extra.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'demux' (3#1) [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/extra.sv:82]
WARNING: [Synth 8-689] width (7) of port connection 'afisaj_st' does not match port width (8) of module 'demux' [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/top.sv:69]
WARNING: [Synth 8-689] width (7) of port connection 'afisaj_dr' does not match port width (8) of module 'demux' [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/top.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/student/colocviuMazilu/colocviuMazilu.srcs/sources_1/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2393.117 ; gain = 0.000 ; free physical = 7234 ; free virtual = 10845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2393.117 ; gain = 0.000 ; free physical = 7235 ; free virtual = 10846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2393.117 ; gain = 0.000 ; free physical = 7235 ; free virtual = 10846
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.117 ; gain = 0.000 ; free physical = 7235 ; free virtual = 10846
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/colocviuMazilu/colocviuMazilu.srcs/constrs_1/new/elaboratdedesign.xdc]
Finished Parsing XDC File [/home/student/colocviuMazilu/colocviuMazilu.srcs/constrs_1/new/elaboratdedesign.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/colocviuMazilu/colocviuMazilu.srcs/constrs_1/new/elaboratdedesign.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.004 ; gain = 0.000 ; free physical = 7229 ; free virtual = 10840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2439.004 ; gain = 0.000 ; free physical = 7229 ; free virtual = 10840
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2439.004 ; gain = 45.887 ; free physical = 7247 ; free virtual = 11157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2439.004 ; gain = 45.887 ; free physical = 7247 ; free virtual = 11157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2439.004 ; gain = 45.887 ; free physical = 7247 ; free virtual = 11157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2439.004 ; gain = 45.887 ; free physical = 7183 ; free virtual = 11162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2439.004 ; gain = 45.887 ; free physical = 7227 ; free virtual = 11164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2439.004 ; gain = 45.887 ; free physical = 7469 ; free virtual = 11108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2439.004 ; gain = 45.887 ; free physical = 7469 ; free virtual = 11108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2439.004 ; gain = 45.887 ; free physical = 7453 ; free virtual = 11092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2441.973 ; gain = 48.855 ; free physical = 7340 ; free virtual = 11163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2441.973 ; gain = 48.855 ; free physical = 7340 ; free virtual = 11163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2441.973 ; gain = 48.855 ; free physical = 7340 ; free virtual = 11163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2441.973 ; gain = 48.855 ; free physical = 7340 ; free virtual = 11163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2441.973 ; gain = 48.855 ; free physical = 7340 ; free virtual = 11163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2441.973 ; gain = 48.855 ; free physical = 7340 ; free virtual = 11163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     2|
|2     |LUT4 |     3|
|3     |LUT6 |    29|
|4     |IBUF |    16|
|5     |OBUF |    14|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2441.973 ; gain = 48.855 ; free physical = 7340 ; free virtual = 11163
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2441.973 ; gain = 2.969 ; free physical = 7356 ; free virtual = 11179
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2441.980 ; gain = 48.855 ; free physical = 7356 ; free virtual = 11179
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2441.980 ; gain = 0.000 ; free physical = 7514 ; free virtual = 11227
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.910 ; gain = 0.000 ; free physical = 7498 ; free virtual = 11222
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2448.910 ; gain = 55.793 ; free physical = 7637 ; free virtual = 11362
INFO: [Common 17-1381] The checkpoint '/home/student/colocviuMazilu/colocviuMazilu.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 14:28:42 2025...
