#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_5~63_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_5.single_port_ram+u_single_port_ram^out~63.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n36917.in[1] (.names)                                                                                                          1.100     2.377
n36917.out[0] (.names)                                                                                                         0.235     2.612
matrix_multiplication^c_reg_5~63_FF_NODE.D[0] (.latch)                                                                         0.000     2.612
data arrival time                                                                                                                        2.612

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_5~63_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.612
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.635


#Path 2
Startpoint: matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_9~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n34067.in[1] (.names)                                                                                                          1.044     2.321
n34067.out[0] (.names)                                                                                                         0.235     2.556
matrix_multiplication^c_reg_9~22_FF_NODE.D[0] (.latch)                                                                         0.000     2.556
data arrival time                                                                                                                        2.556

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_9~22_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.556
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.579


#Path 3
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~38.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 4
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 5
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 6
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 7
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 8
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 9
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 10
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 11
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 12
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 13
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~27.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 14
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 15
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 16
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 17
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 18
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 19
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 20
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 21
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~42.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 22
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 23
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 24
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 25
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~11.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 26
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 27
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~13.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 28
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 29
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 30
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 31
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 32
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 33
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 34
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~20.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 35
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 36
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 37
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 38
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 39
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 40
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~26.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 41
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~43.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 42
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~46.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 43
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~62.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 44
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 45
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~60.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 46
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 47
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 48
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~63.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 49
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~0.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 50
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~1.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 51
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 52
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 53
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 54
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
lo1931.clk[0] (.latch)                                                                                                         0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                         0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                        2.109

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~5.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.109
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.575


#Path 55
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 56
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~56.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 57
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 58
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 59
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~45.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 60
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~47.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 61
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~48.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 62
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~49.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 63
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~50.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 64
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 65
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 66
Startpoint: lo1931.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52.addr[4] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
lo1931.clk[0] (.latch)                                                                                                          0.042     0.042
lo1931.Q[0] (.latch) [clock-to-output]                                                                                          0.124     0.166
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52.addr[4] (single_port_ram)                       1.942     2.109
data arrival time                                                                                                                         2.109

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~52.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.109
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.575


#Path 67
Startpoint: matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~23_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n34112.in[1] (.names)                                                                                                          1.025     2.301
n34112.out[0] (.names)                                                                                                         0.235     2.536
matrix_multiplication^c_reg_4~23_FF_NODE.D[0] (.latch)                                                                         0.000     2.536
data arrival time                                                                                                                        2.536

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_4~23_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.536
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.560


#Path 68
Startpoint: matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_4~22_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_4.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n34042.in[1] (.names)                                                                                                          1.023     2.300
n34042.out[0] (.names)                                                                                                         0.235     2.535
matrix_multiplication^c_reg_4~22_FF_NODE.D[0] (.latch)                                                                         0.000     2.535
data arrival time                                                                                                                        2.535

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_4~22_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.535
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.558


#Path 69
Startpoint: matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_10~61_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~61.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~61.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n36802.in[1] (.names)                                                                                                           1.008     2.284
n36802.out[0] (.names)                                                                                                          0.235     2.519
matrix_multiplication^c_reg_10~61_FF_NODE.D[0] (.latch)                                                                         0.000     2.519
data arrival time                                                                                                                         2.519

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication^c_reg_10~61_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.066    -0.024
data required time                                                                                                                       -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.024
data arrival time                                                                                                                        -2.519
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.543


#Path 70
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 71
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 72
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 73
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 74
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~35.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 75
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~36.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~36.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 76
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~37.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~37.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~37.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 77
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_8.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_8.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_8.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 78
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_1.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 79
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 80
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 81
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_2.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 82
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 83
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 84
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 85
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~34.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~34.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 86
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~36.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~36.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_3.single_port_ram+u_single_port_ram^out~36.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 87
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                         2.050

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.050
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.517


#Path 88
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_8.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_8.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_8.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 89
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~2.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                       2.050

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~2.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.050
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.517


#Path 90
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                       2.050

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.050
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.517


#Path 91
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
input external delay                                                                                                          0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                       2.050

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.509    -0.467
data required time                                                                                                                     -0.467
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.467
data arrival time                                                                                                                      -2.050
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.517


#Path 92
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 93
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_9.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 94
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~33.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_7.single_port_ram+u_single_port_ram^out~33.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 95
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~6.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~6.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 96
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~7.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                        2.050

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~7.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.050
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.517


#Path 97
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~29.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                         2.050

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~29.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.050
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.517


#Path 98
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~30.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                         2.050

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~30.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.050
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.517


#Path 99
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~31.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                         2.050

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~31.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.050
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.517


#Path 100
Startpoint: matrix_multiplication^we_c.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^we_c.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~32.we[0] (single_port_ram)                        2.050     2.050
data arrival time                                                                                                                         2.050

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_row_10.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                       0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.050
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.517


#End of timing report
