// Seed: 3584365464
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri id_4
    , id_25,
    input wire id_5,
    input wire id_6
    , id_26,
    output wire id_7,
    output wire id_8
    , id_27,
    input wor id_9,
    input supply1 id_10,
    input tri id_11
    , id_28,
    output wand id_12,
    output wire id_13,
    output supply1 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input tri id_18,
    output tri0 id_19,
    input tri id_20,
    output supply1 id_21,
    input tri id_22,
    input uwire id_23
);
  wire id_29;
  assign id_26 = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri1 id_2
);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1
  );
  assign id_2 = (1'b0) == id_0;
endmodule
