Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Oct 24 10:10:30 2023
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-11   Warning   DSP output not registered      148         
SYNTH-12   Warning   DSP input not registered       12          
SYNTH-13   Warning   combinational multiplier       6           
TIMING-18  Warning   Missing input or output delay  416         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (256)
6. checking no_output_delay (150)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (256)
--------------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (150)
---------------------------------
 There are 150 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.191        0.000                      0                14446        0.095        0.000                      0                14446        3.600        0.000                       0                  6024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.191        0.000                      0                14446        0.095        0.000                      0                14446        3.600        0.000                       0                  6024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 L2GEN[7].output_unit/multgen[8].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[7].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.682ns  (logic 4.444ns (57.849%)  route 3.238ns (42.151%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.522     4.900    L2GEN[7].output_unit/multgen[8].mult_unit/clk_IBUF_BUFG
    DSP48_X12Y58         DSP48E1                                      r  L2GEN[7].output_unit/multgen[8].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X12Y58         DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.760 r  L2GEN[7].output_unit/multgen[8].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.584     8.345    L2GEN[7].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_0[0]
    SLICE_X139Y142       LUT3 (Prop_lut3_I2_O)        0.043     8.388 r  L2GEN[7].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_i_3__0/O
                         net (fo=1, routed)           0.307     8.694    L2GEN[7].output_unit/multgen[0].mult_unit_n_14
    SLICE_X138Y141       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.947 r  L2GEN[7].output_unit/sum_r_3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.947    L2GEN[7].output_unit/sum_r_3__0_carry_n_0
    SLICE_X138Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.112 r  L2GEN[7].output_unit/sum_r_3__0_carry__0/O[1]
                         net (fo=3, routed)           0.429     9.541    L2GEN[7].output_unit/multgen[19].mult_unit/sum_r_3__279_carry__1[1]
    SLICE_X139Y138       LUT3 (Prop_lut3_I2_O)        0.125     9.666 r  L2GEN[7].output_unit/multgen[19].mult_unit/sum_r_3__279_carry__0_i_2/O
                         net (fo=1, routed)           0.300     9.966    L2GEN[7].output_unit/multgen[19].mult_unit_n_17
    SLICE_X138Y138       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    10.168 r  L2GEN[7].output_unit/sum_r_3__279_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.168    L2GEN[7].output_unit/sum_r_3__279_carry__0_n_0
    SLICE_X138Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.222 r  L2GEN[7].output_unit/sum_r_3__279_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.222    L2GEN[7].output_unit/sum_r_3__279_carry__1_n_0
    SLICE_X138Y140       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.387 r  L2GEN[7].output_unit/sum_r_3__279_carry__2/O[1]
                         net (fo=4, routed)           0.810    11.198    L2GEN[7].output_unit/sum_r_3__279_carry__2_n_6
    SLICE_X121Y136       LUT4 (Prop_lut4_I3_O)        0.134    11.332 f  L2GEN[7].output_unit/sum_r_3__372_carry__2_i_8/O
                         net (fo=2, routed)           0.444    11.775    L2GEN[7].output_unit/sum_r_3__372_carry__2_i_8_n_0
    SLICE_X121Y137       LUT5 (Prop_lut5_I2_O)        0.139    11.914 r  L2GEN[7].output_unit/sum_r_3__372_carry__2_i_1/O
                         net (fo=2, routed)           0.364    12.278    L2GEN[7].output_unit/sum_r_3__372_carry__2_i_1_n_0
    SLICE_X120Y137       LUT6 (Prop_lut6_I0_O)        0.132    12.410 r  L2GEN[7].output_unit/sum_r_3__372_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.410    L2GEN[7].output_unit/sum_r_3__372_carry__2_i_5_n_0
    SLICE_X120Y137       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172    12.582 r  L2GEN[7].output_unit/sum_r_3__372_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.582    L2GEN[7].output_unit/sum_r_3__372_carry__2_n_4
    SLICE_X120Y137       FDRE                                         r  L2GEN[7].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.266    12.394    L2GEN[7].output_unit/clk_IBUF_BUFG
    SLICE_X120Y137       FDRE                                         r  L2GEN[7].output_unit/sum_reg[15]/C
                         clock pessimism              0.338    12.733    
                         clock uncertainty           -0.035    12.697    
    SLICE_X120Y137       FDRE (Setup_fdre_C_D)        0.076    12.773    L2GEN[7].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[3].output_unit/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 4.404ns (57.124%)  route 3.305ns (42.876%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.456     4.834    L2GEN[3].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X9Y58          DSP48E1                                      r  L2GEN[3].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y58          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.694 r  L2GEN[3].output_unit/multgen[0].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.750     8.444    L2GEN[3].output_unit/multgen[0].mult_unit/P[0]
    SLICE_X116Y137       LUT3 (Prop_lut3_I0_O)        0.043     8.487 r  L2GEN[3].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_i_3__3/O
                         net (fo=1, routed)           0.366     8.853    L2GEN[3].output_unit/multgen[0].mult_unit_n_15
    SLICE_X117Y137       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.103 r  L2GEN[3].output_unit/sum_r_3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.103    L2GEN[3].output_unit/sum_r_3__0_carry_n_0
    SLICE_X117Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.269 r  L2GEN[3].output_unit/sum_r_3__0_carry__0/O[1]
                         net (fo=3, routed)           0.422     9.691    L2GEN[3].output_unit/multgen[19].mult_unit/sum_r_3__280_carry__1[1]
    SLICE_X116Y133       LUT3 (Prop_lut3_I2_O)        0.123     9.814 r  L2GEN[3].output_unit/multgen[19].mult_unit/sum_r_3__280_carry__0_i_2/O
                         net (fo=1, routed)           0.330    10.145    L2GEN[3].output_unit/multgen[19].mult_unit_n_34
    SLICE_X117Y133       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    10.342 r  L2GEN[3].output_unit/sum_r_3__280_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.342    L2GEN[3].output_unit/sum_r_3__280_carry__0_n_0
    SLICE_X117Y134       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.453 r  L2GEN[3].output_unit/sum_r_3__280_carry__1/O[0]
                         net (fo=5, routed)           0.604    11.056    L2GEN[3].output_unit/sum_r_3__280_carry__1_n_7
    SLICE_X111Y132       LUT6 (Prop_lut6_I1_O)        0.124    11.180 f  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_11__0/O
                         net (fo=2, routed)           0.444    11.625    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_11__0_n_0
    SLICE_X111Y132       LUT5 (Prop_lut5_I4_O)        0.050    11.675 r  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_2__0/O
                         net (fo=2, routed)           0.389    12.064    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_2__0_n_0
    SLICE_X112Y134       LUT6 (Prop_lut6_I0_O)        0.132    12.196 r  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    12.196    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_6__0_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    12.379 r  L2GEN[3].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.379    L2GEN[3].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.544 r  L2GEN[3].output_unit/sum_r_3__374_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.544    L2GEN[3].output_unit/sum_r_3__374_carry__2_n_6
    SLICE_X112Y135       FDRE                                         r  L2GEN[3].output_unit/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.258    12.386    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X112Y135       FDRE                                         r  L2GEN[3].output_unit/sum_reg[13]/C
                         clock pessimism              0.338    12.725    
                         clock uncertainty           -0.035    12.689    
    SLICE_X112Y135       FDRE (Setup_fdre_C_D)        0.076    12.765    L2GEN[3].output_unit/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[3].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 4.390ns (57.046%)  route 3.305ns (42.954%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.456     4.834    L2GEN[3].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X9Y58          DSP48E1                                      r  L2GEN[3].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y58          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.694 r  L2GEN[3].output_unit/multgen[0].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.750     8.444    L2GEN[3].output_unit/multgen[0].mult_unit/P[0]
    SLICE_X116Y137       LUT3 (Prop_lut3_I0_O)        0.043     8.487 r  L2GEN[3].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_i_3__3/O
                         net (fo=1, routed)           0.366     8.853    L2GEN[3].output_unit/multgen[0].mult_unit_n_15
    SLICE_X117Y137       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.103 r  L2GEN[3].output_unit/sum_r_3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.103    L2GEN[3].output_unit/sum_r_3__0_carry_n_0
    SLICE_X117Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.269 r  L2GEN[3].output_unit/sum_r_3__0_carry__0/O[1]
                         net (fo=3, routed)           0.422     9.691    L2GEN[3].output_unit/multgen[19].mult_unit/sum_r_3__280_carry__1[1]
    SLICE_X116Y133       LUT3 (Prop_lut3_I2_O)        0.123     9.814 r  L2GEN[3].output_unit/multgen[19].mult_unit/sum_r_3__280_carry__0_i_2/O
                         net (fo=1, routed)           0.330    10.145    L2GEN[3].output_unit/multgen[19].mult_unit_n_34
    SLICE_X117Y133       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    10.342 r  L2GEN[3].output_unit/sum_r_3__280_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.342    L2GEN[3].output_unit/sum_r_3__280_carry__0_n_0
    SLICE_X117Y134       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.453 r  L2GEN[3].output_unit/sum_r_3__280_carry__1/O[0]
                         net (fo=5, routed)           0.604    11.056    L2GEN[3].output_unit/sum_r_3__280_carry__1_n_7
    SLICE_X111Y132       LUT6 (Prop_lut6_I1_O)        0.124    11.180 f  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_11__0/O
                         net (fo=2, routed)           0.444    11.625    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_11__0_n_0
    SLICE_X111Y132       LUT5 (Prop_lut5_I4_O)        0.050    11.675 r  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_2__0/O
                         net (fo=2, routed)           0.389    12.064    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_2__0_n_0
    SLICE_X112Y134       LUT6 (Prop_lut6_I0_O)        0.132    12.196 r  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    12.196    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_6__0_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    12.379 r  L2GEN[3].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.379    L2GEN[3].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    12.530 r  L2GEN[3].output_unit/sum_r_3__374_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.530    L2GEN[3].output_unit/sum_r_3__374_carry__2_n_4
    SLICE_X112Y135       FDRE                                         r  L2GEN[3].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.258    12.386    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X112Y135       FDRE                                         r  L2GEN[3].output_unit/sum_reg[15]/C
                         clock pessimism              0.338    12.725    
                         clock uncertainty           -0.035    12.689    
    SLICE_X112Y135       FDRE (Setup_fdre_C_D)        0.076    12.765    L2GEN[3].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 L2GEN[7].output_unit/multgen[5].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[7].output_unit/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 4.430ns (58.051%)  route 3.201ns (41.949%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.448     4.826    L2GEN[7].output_unit/multgen[5].mult_unit/clk_IBUF_BUFG
    DSP48_X8Y47          DSP48E1                                      r  L2GEN[7].output_unit/multgen[5].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y47          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.686 r  L2GEN[7].output_unit/multgen[5].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.455     8.141    L2GEN[7].output_unit/multgen[3].mult_unit/P[0]
    SLICE_X109Y117       LUT3 (Prop_lut3_I2_O)        0.043     8.184 r  L2GEN[7].output_unit/multgen[3].mult_unit/sum_r_3__92_carry_i_3__0/O
                         net (fo=1, routed)           0.301     8.485    L2GEN[7].output_unit/multgen[3].mult_unit_n_12
    SLICE_X108Y117       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.295     8.780 r  L2GEN[7].output_unit/sum_r_3__92_carry/O[3]
                         net (fo=3, routed)           0.913     9.693    L2GEN[7].output_unit/sum_r_3__92_carry_n_4
    SLICE_X113Y137       LUT3 (Prop_lut3_I0_O)        0.120     9.813 r  L2GEN[7].output_unit/sum_r_3__325_carry__0_i_4/O
                         net (fo=1, routed)           0.295    10.108    L2GEN[7].output_unit/sum_r_3__325_carry__0_i_4_n_0
    SLICE_X114Y137       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    10.391 r  L2GEN[7].output_unit/sum_r_3__325_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.391    L2GEN[7].output_unit/sum_r_3__325_carry__0_n_0
    SLICE_X114Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.556 r  L2GEN[7].output_unit/sum_r_3__325_carry__1/O[1]
                         net (fo=3, routed)           0.511    11.068    L2GEN[7].output_unit/sum_r_3__325_carry__1_n_6
    SLICE_X121Y137       LUT4 (Prop_lut4_I2_O)        0.125    11.193 f  L2GEN[7].output_unit/sum_r_3__372_carry__1_i_10/O
                         net (fo=2, routed)           0.361    11.554    L2GEN[7].output_unit/sum_r_3__372_carry__1_i_10_n_0
    SLICE_X121Y137       LUT5 (Prop_lut5_I4_O)        0.054    11.608 r  L2GEN[7].output_unit/sum_r_3__372_carry__1_i_2/O
                         net (fo=2, routed)           0.365    11.972    L2GEN[7].output_unit/sum_r_3__372_carry__1_i_2_n_0
    SLICE_X120Y136       LUT6 (Prop_lut6_I0_O)        0.137    12.109 r  L2GEN[7].output_unit/sum_r_3__372_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.109    L2GEN[7].output_unit/sum_r_3__372_carry__1_i_6_n_0
    SLICE_X120Y136       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    12.292 r  L2GEN[7].output_unit/sum_r_3__372_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.292    L2GEN[7].output_unit/sum_r_3__372_carry__1_n_0
    SLICE_X120Y137       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.457 r  L2GEN[7].output_unit/sum_r_3__372_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.457    L2GEN[7].output_unit/sum_r_3__372_carry__2_n_6
    SLICE_X120Y137       FDRE                                         r  L2GEN[7].output_unit/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.266    12.394    L2GEN[7].output_unit/clk_IBUF_BUFG
    SLICE_X120Y137       FDRE                                         r  L2GEN[7].output_unit/sum_reg[13]/C
                         clock pessimism              0.265    12.660    
                         clock uncertainty           -0.035    12.624    
    SLICE_X120Y137       FDRE (Setup_fdre_C_D)        0.076    12.700    L2GEN[7].output_unit/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         12.700    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 L2GEN[4].output_unit/multgen[3].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[4].output_unit/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 4.307ns (56.708%)  route 3.288ns (43.292%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 12.383 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.444     4.822    L2GEN[4].output_unit/multgen[3].mult_unit/clk_IBUF_BUFG
    DSP48_X8Y51          DSP48E1                                      r  L2GEN[4].output_unit/multgen[3].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y51          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     7.682 r  L2GEN[4].output_unit/multgen[3].mult_unit/temp/P[10]
                         net (fo=3, routed)           0.614     8.296    L2GEN[4].output_unit/multgen[6].mult_unit/P[1]
    SLICE_X107Y132       LUT3 (Prop_lut3_I1_O)        0.043     8.339 r  L2GEN[4].output_unit/multgen[6].mult_unit/sum_r_3__93_carry_i_1/O
                         net (fo=1, routed)           0.374     8.713    L2GEN[4].output_unit/multgen[6].mult_unit_n_11
    SLICE_X106Y132       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.906 r  L2GEN[4].output_unit/sum_r_3__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.906    L2GEN[4].output_unit/sum_r_3__93_carry_n_0
    SLICE_X106Y133       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.018 r  L2GEN[4].output_unit/sum_r_3__93_carry__0/O[2]
                         net (fo=3, routed)           0.881     9.899    L2GEN[4].output_unit/sum_r_3__93_carry__0_n_5
    SLICE_X118Y121       LUT3 (Prop_lut3_I0_O)        0.127    10.026 r  L2GEN[4].output_unit/sum_r_3__327_carry__0_i_1/O
                         net (fo=1, routed)           0.285    10.310    L2GEN[4].output_unit/sum_r_3__327_carry__0_i_1_n_0
    SLICE_X118Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.503 r  L2GEN[4].output_unit/sum_r_3__327_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.503    L2GEN[4].output_unit/sum_r_3__327_carry__0_n_0
    SLICE_X118Y124       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    10.615 r  L2GEN[4].output_unit/sum_r_3__327_carry__1/O[2]
                         net (fo=3, routed)           0.321    10.937    L2GEN[4].output_unit/sum_r_3__327_carry__1_n_5
    SLICE_X119Y124       LUT4 (Prop_lut4_I2_O)        0.127    11.064 f  L2GEN[4].output_unit/sum_r_3__374_carry__1_i_9/O
                         net (fo=2, routed)           0.458    11.521    L2GEN[4].output_unit/sum_r_3__374_carry__1_i_9_n_0
    SLICE_X120Y123       LUT5 (Prop_lut5_I4_O)        0.047    11.568 r  L2GEN[4].output_unit/sum_r_3__374_carry__1_i_1/O
                         net (fo=2, routed)           0.356    11.924    L2GEN[4].output_unit/sum_r_3__374_carry__1_i_1_n_0
    SLICE_X121Y123       LUT6 (Prop_lut6_I0_O)        0.134    12.058 r  L2GEN[4].output_unit/sum_r_3__374_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.058    L2GEN[4].output_unit/sum_r_3__374_carry__1_i_5_n_0
    SLICE_X121Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.251 r  L2GEN[4].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.251    L2GEN[4].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X121Y124       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.417 r  L2GEN[4].output_unit/sum_r_3__374_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.417    L2GEN[4].output_unit/sum_r_3__374_carry__2_n_6
    SLICE_X121Y124       FDRE                                         r  L2GEN[4].output_unit/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.255    12.383    L2GEN[4].output_unit/clk_IBUF_BUFG
    SLICE_X121Y124       FDRE                                         r  L2GEN[4].output_unit/sum_reg[13]/C
                         clock pessimism              0.265    12.649    
                         clock uncertainty           -0.035    12.613    
    SLICE_X121Y124       FDRE (Setup_fdre_C_D)        0.049    12.662    L2GEN[4].output_unit/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 L2GEN[7].output_unit/multgen[8].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[7].output_unit/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.624ns  (logic 4.386ns (57.528%)  route 3.238ns (42.472%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.522     4.900    L2GEN[7].output_unit/multgen[8].mult_unit/clk_IBUF_BUFG
    DSP48_X12Y58         DSP48E1                                      r  L2GEN[7].output_unit/multgen[8].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X12Y58         DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.760 r  L2GEN[7].output_unit/multgen[8].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.584     8.345    L2GEN[7].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_0[0]
    SLICE_X139Y142       LUT3 (Prop_lut3_I2_O)        0.043     8.388 r  L2GEN[7].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_i_3__0/O
                         net (fo=1, routed)           0.307     8.694    L2GEN[7].output_unit/multgen[0].mult_unit_n_14
    SLICE_X138Y141       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.947 r  L2GEN[7].output_unit/sum_r_3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.947    L2GEN[7].output_unit/sum_r_3__0_carry_n_0
    SLICE_X138Y142       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.112 r  L2GEN[7].output_unit/sum_r_3__0_carry__0/O[1]
                         net (fo=3, routed)           0.429     9.541    L2GEN[7].output_unit/multgen[19].mult_unit/sum_r_3__279_carry__1[1]
    SLICE_X139Y138       LUT3 (Prop_lut3_I2_O)        0.125     9.666 r  L2GEN[7].output_unit/multgen[19].mult_unit/sum_r_3__279_carry__0_i_2/O
                         net (fo=1, routed)           0.300     9.966    L2GEN[7].output_unit/multgen[19].mult_unit_n_17
    SLICE_X138Y138       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.202    10.168 r  L2GEN[7].output_unit/sum_r_3__279_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.168    L2GEN[7].output_unit/sum_r_3__279_carry__0_n_0
    SLICE_X138Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.222 r  L2GEN[7].output_unit/sum_r_3__279_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.222    L2GEN[7].output_unit/sum_r_3__279_carry__1_n_0
    SLICE_X138Y140       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.387 r  L2GEN[7].output_unit/sum_r_3__279_carry__2/O[1]
                         net (fo=4, routed)           0.810    11.198    L2GEN[7].output_unit/sum_r_3__279_carry__2_n_6
    SLICE_X121Y136       LUT4 (Prop_lut4_I3_O)        0.134    11.332 f  L2GEN[7].output_unit/sum_r_3__372_carry__2_i_8/O
                         net (fo=2, routed)           0.444    11.775    L2GEN[7].output_unit/sum_r_3__372_carry__2_i_8_n_0
    SLICE_X121Y137       LUT5 (Prop_lut5_I2_O)        0.139    11.914 r  L2GEN[7].output_unit/sum_r_3__372_carry__2_i_1/O
                         net (fo=2, routed)           0.364    12.278    L2GEN[7].output_unit/sum_r_3__372_carry__2_i_1_n_0
    SLICE_X120Y137       LUT6 (Prop_lut6_I0_O)        0.132    12.410 r  L2GEN[7].output_unit/sum_r_3__372_carry__2_i_5/O
                         net (fo=1, routed)           0.000    12.410    L2GEN[7].output_unit/sum_r_3__372_carry__2_i_5_n_0
    SLICE_X120Y137       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.114    12.524 r  L2GEN[7].output_unit/sum_r_3__372_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.524    L2GEN[7].output_unit/sum_r_3__372_carry__2_n_5
    SLICE_X120Y137       FDRE                                         r  L2GEN[7].output_unit/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.266    12.394    L2GEN[7].output_unit/clk_IBUF_BUFG
    SLICE_X120Y137       FDRE                                         r  L2GEN[7].output_unit/sum_reg[14]/C
                         clock pessimism              0.338    12.733    
                         clock uncertainty           -0.035    12.697    
    SLICE_X120Y137       FDRE (Setup_fdre_C_D)        0.076    12.773    L2GEN[7].output_unit/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 L2GEN[1].output_unit/multgen[6].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[1].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 4.198ns (54.610%)  route 3.489ns (45.390%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    4.837ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.459     4.837    L2GEN[1].output_unit/multgen[6].mult_unit/clk_IBUF_BUFG
    DSP48_X7Y46          DSP48E1                                      r  L2GEN[1].output_unit/multgen[6].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y46          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      2.860     7.697 r  L2GEN[1].output_unit/multgen[6].mult_unit/temp/P[14]
                         net (fo=3, routed)           0.788     8.485    L2GEN[1].output_unit/multgen[6].mult_unit/P[6]
    SLICE_X96Y113        LUT3 (Prop_lut3_I1_O)        0.043     8.528 r  L2GEN[1].output_unit/multgen[6].mult_unit/sum_r_3__93_carry__0_i_1__2/O
                         net (fo=1, routed)           0.372     8.900    L2GEN[1].output_unit/multgen[6].mult_unit_n_15
    SLICE_X98Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.093 r  L2GEN[1].output_unit/sum_r_3__93_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.093    L2GEN[1].output_unit/sum_r_3__93_carry__0_n_0
    SLICE_X98Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     9.258 r  L2GEN[1].output_unit/sum_r_3__93_carry__1/O[1]
                         net (fo=3, routed)           0.644     9.902    L2GEN[1].output_unit/sum_r_3__93_carry__1_n_6
    SLICE_X107Y107       LUT3 (Prop_lut3_I0_O)        0.125    10.027 r  L2GEN[1].output_unit/sum_r_3__323_carry__1_i_2/O
                         net (fo=1, routed)           0.358    10.385    L2GEN[1].output_unit/sum_r_3__323_carry__1_i_2_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.222    10.607 r  L2GEN[1].output_unit/sum_r_3__323_carry__1/O[3]
                         net (fo=3, routed)           0.442    11.049    L2GEN[1].output_unit/sum_r_3__323_carry__1_n_4
    SLICE_X109Y100       LUT4 (Prop_lut4_I2_O)        0.120    11.169 f  L2GEN[1].output_unit/sum_r_3__370_carry__1_i_12__0/O
                         net (fo=2, routed)           0.475    11.644    L2GEN[1].output_unit/sum_r_3__370_carry__1_i_12__0_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I2_O)        0.054    11.698 r  L2GEN[1].output_unit/sum_r_3__370_carry__2_i_3__0/O
                         net (fo=2, routed)           0.410    12.108    L2GEN[1].output_unit/sum_r_3__370_carry__2_i_3__0_n_0
    SLICE_X106Y100       CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.416    12.524 r  L2GEN[1].output_unit/sum_r_3__370_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.524    L2GEN[1].output_unit/sum_r_3__370_carry__2_n_4
    SLICE_X106Y100       FDRE                                         r  L2GEN[1].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.268    12.396    L2GEN[1].output_unit/clk_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  L2GEN[1].output_unit/sum_reg[15]/C
                         clock pessimism              0.338    12.735    
                         clock uncertainty           -0.035    12.699    
    SLICE_X106Y100       FDRE (Setup_fdre_C_D)        0.076    12.775    L2GEN[1].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 L2GEN[4].output_unit/multgen[3].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[4].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 4.290ns (56.611%)  route 3.288ns (43.389%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 12.383 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.444     4.822    L2GEN[4].output_unit/multgen[3].mult_unit/clk_IBUF_BUFG
    DSP48_X8Y51          DSP48E1                                      r  L2GEN[4].output_unit/multgen[3].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y51          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     7.682 r  L2GEN[4].output_unit/multgen[3].mult_unit/temp/P[10]
                         net (fo=3, routed)           0.614     8.296    L2GEN[4].output_unit/multgen[6].mult_unit/P[1]
    SLICE_X107Y132       LUT3 (Prop_lut3_I1_O)        0.043     8.339 r  L2GEN[4].output_unit/multgen[6].mult_unit/sum_r_3__93_carry_i_1/O
                         net (fo=1, routed)           0.374     8.713    L2GEN[4].output_unit/multgen[6].mult_unit_n_11
    SLICE_X106Y132       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.906 r  L2GEN[4].output_unit/sum_r_3__93_carry/CO[3]
                         net (fo=1, routed)           0.000     8.906    L2GEN[4].output_unit/sum_r_3__93_carry_n_0
    SLICE_X106Y133       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     9.018 r  L2GEN[4].output_unit/sum_r_3__93_carry__0/O[2]
                         net (fo=3, routed)           0.881     9.899    L2GEN[4].output_unit/sum_r_3__93_carry__0_n_5
    SLICE_X118Y121       LUT3 (Prop_lut3_I0_O)        0.127    10.026 r  L2GEN[4].output_unit/sum_r_3__327_carry__0_i_1/O
                         net (fo=1, routed)           0.285    10.310    L2GEN[4].output_unit/sum_r_3__327_carry__0_i_1_n_0
    SLICE_X118Y123       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    10.503 r  L2GEN[4].output_unit/sum_r_3__327_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.503    L2GEN[4].output_unit/sum_r_3__327_carry__0_n_0
    SLICE_X118Y124       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    10.615 r  L2GEN[4].output_unit/sum_r_3__327_carry__1/O[2]
                         net (fo=3, routed)           0.321    10.937    L2GEN[4].output_unit/sum_r_3__327_carry__1_n_5
    SLICE_X119Y124       LUT4 (Prop_lut4_I2_O)        0.127    11.064 f  L2GEN[4].output_unit/sum_r_3__374_carry__1_i_9/O
                         net (fo=2, routed)           0.458    11.521    L2GEN[4].output_unit/sum_r_3__374_carry__1_i_9_n_0
    SLICE_X120Y123       LUT5 (Prop_lut5_I4_O)        0.047    11.568 r  L2GEN[4].output_unit/sum_r_3__374_carry__1_i_1/O
                         net (fo=2, routed)           0.356    11.924    L2GEN[4].output_unit/sum_r_3__374_carry__1_i_1_n_0
    SLICE_X121Y123       LUT6 (Prop_lut6_I0_O)        0.134    12.058 r  L2GEN[4].output_unit/sum_r_3__374_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.058    L2GEN[4].output_unit/sum_r_3__374_carry__1_i_5_n_0
    SLICE_X121Y123       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.251 r  L2GEN[4].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.251    L2GEN[4].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X121Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    12.400 r  L2GEN[4].output_unit/sum_r_3__374_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.400    L2GEN[4].output_unit/sum_r_3__374_carry__2_n_4
    SLICE_X121Y124       FDRE                                         r  L2GEN[4].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.255    12.383    L2GEN[4].output_unit/clk_IBUF_BUFG
    SLICE_X121Y124       FDRE                                         r  L2GEN[4].output_unit/sum_reg[15]/C
                         clock pessimism              0.265    12.649    
                         clock uncertainty           -0.035    12.613    
    SLICE_X121Y124       FDRE (Setup_fdre_C_D)        0.049    12.662    L2GEN[4].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[3].output_unit/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 4.351ns (56.828%)  route 3.305ns (43.172%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.456     4.834    L2GEN[3].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X9Y58          DSP48E1                                      r  L2GEN[3].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y58          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.694 r  L2GEN[3].output_unit/multgen[0].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.750     8.444    L2GEN[3].output_unit/multgen[0].mult_unit/P[0]
    SLICE_X116Y137       LUT3 (Prop_lut3_I0_O)        0.043     8.487 r  L2GEN[3].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_i_3__3/O
                         net (fo=1, routed)           0.366     8.853    L2GEN[3].output_unit/multgen[0].mult_unit_n_15
    SLICE_X117Y137       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.103 r  L2GEN[3].output_unit/sum_r_3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.103    L2GEN[3].output_unit/sum_r_3__0_carry_n_0
    SLICE_X117Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.269 r  L2GEN[3].output_unit/sum_r_3__0_carry__0/O[1]
                         net (fo=3, routed)           0.422     9.691    L2GEN[3].output_unit/multgen[19].mult_unit/sum_r_3__280_carry__1[1]
    SLICE_X116Y133       LUT3 (Prop_lut3_I2_O)        0.123     9.814 r  L2GEN[3].output_unit/multgen[19].mult_unit/sum_r_3__280_carry__0_i_2/O
                         net (fo=1, routed)           0.330    10.145    L2GEN[3].output_unit/multgen[19].mult_unit_n_34
    SLICE_X117Y133       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    10.342 r  L2GEN[3].output_unit/sum_r_3__280_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.342    L2GEN[3].output_unit/sum_r_3__280_carry__0_n_0
    SLICE_X117Y134       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.453 r  L2GEN[3].output_unit/sum_r_3__280_carry__1/O[0]
                         net (fo=5, routed)           0.604    11.056    L2GEN[3].output_unit/sum_r_3__280_carry__1_n_7
    SLICE_X111Y132       LUT6 (Prop_lut6_I1_O)        0.124    11.180 f  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_11__0/O
                         net (fo=2, routed)           0.444    11.625    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_11__0_n_0
    SLICE_X111Y132       LUT5 (Prop_lut5_I4_O)        0.050    11.675 r  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_2__0/O
                         net (fo=2, routed)           0.389    12.064    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_2__0_n_0
    SLICE_X112Y134       LUT6 (Prop_lut6_I0_O)        0.132    12.196 r  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    12.196    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_6__0_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    12.379 r  L2GEN[3].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.379    L2GEN[3].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    12.491 r  L2GEN[3].output_unit/sum_r_3__374_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.491    L2GEN[3].output_unit/sum_r_3__374_carry__2_n_5
    SLICE_X112Y135       FDRE                                         r  L2GEN[3].output_unit/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.258    12.386    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X112Y135       FDRE                                         r  L2GEN[3].output_unit/sum_reg[14]/C
                         clock pessimism              0.338    12.725    
                         clock uncertainty           -0.035    12.689    
    SLICE_X112Y135       FDRE (Setup_fdre_C_D)        0.076    12.765    L2GEN[3].output_unit/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[3].output_unit/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 4.347ns (56.805%)  route 3.305ns (43.195%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.456     4.834    L2GEN[3].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X9Y58          DSP48E1                                      r  L2GEN[3].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X9Y58          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.694 r  L2GEN[3].output_unit/multgen[0].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.750     8.444    L2GEN[3].output_unit/multgen[0].mult_unit/P[0]
    SLICE_X116Y137       LUT3 (Prop_lut3_I0_O)        0.043     8.487 r  L2GEN[3].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_i_3__3/O
                         net (fo=1, routed)           0.366     8.853    L2GEN[3].output_unit/multgen[0].mult_unit_n_15
    SLICE_X117Y137       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.103 r  L2GEN[3].output_unit/sum_r_3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.103    L2GEN[3].output_unit/sum_r_3__0_carry_n_0
    SLICE_X117Y138       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.269 r  L2GEN[3].output_unit/sum_r_3__0_carry__0/O[1]
                         net (fo=3, routed)           0.422     9.691    L2GEN[3].output_unit/multgen[19].mult_unit/sum_r_3__280_carry__1[1]
    SLICE_X116Y133       LUT3 (Prop_lut3_I2_O)        0.123     9.814 r  L2GEN[3].output_unit/multgen[19].mult_unit/sum_r_3__280_carry__0_i_2/O
                         net (fo=1, routed)           0.330    10.145    L2GEN[3].output_unit/multgen[19].mult_unit_n_34
    SLICE_X117Y133       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    10.342 r  L2GEN[3].output_unit/sum_r_3__280_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.342    L2GEN[3].output_unit/sum_r_3__280_carry__0_n_0
    SLICE_X117Y134       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.453 r  L2GEN[3].output_unit/sum_r_3__280_carry__1/O[0]
                         net (fo=5, routed)           0.604    11.056    L2GEN[3].output_unit/sum_r_3__280_carry__1_n_7
    SLICE_X111Y132       LUT6 (Prop_lut6_I1_O)        0.124    11.180 f  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_11__0/O
                         net (fo=2, routed)           0.444    11.625    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_11__0_n_0
    SLICE_X111Y132       LUT5 (Prop_lut5_I4_O)        0.050    11.675 r  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_2__0/O
                         net (fo=2, routed)           0.389    12.064    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_2__0_n_0
    SLICE_X112Y134       LUT6 (Prop_lut6_I0_O)        0.132    12.196 r  L2GEN[3].output_unit/sum_r_3__374_carry__1_i_6__0/O
                         net (fo=1, routed)           0.000    12.196    L2GEN[3].output_unit/sum_r_3__374_carry__1_i_6__0_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    12.379 r  L2GEN[3].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.379    L2GEN[3].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.487 r  L2GEN[3].output_unit/sum_r_3__374_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.487    L2GEN[3].output_unit/sum_r_3__374_carry__2_n_7
    SLICE_X112Y135       FDRE                                         r  L2GEN[3].output_unit/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        1.258    12.386    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X112Y135       FDRE                                         r  L2GEN[3].output_unit/sum_reg[12]/C
                         clock pessimism              0.338    12.725    
                         clock uncertainty           -0.035    12.689    
    SLICE_X112Y135       FDRE (Setup_fdre_C_D)        0.076    12.765    L2GEN[3].output_unit/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  0.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[5][3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[6][3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.175ns (38.725%)  route 0.277ns (61.275%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.586     2.034    clk_IBUF_BUFG
    SLICE_X145Y152       FDRE                                         r  all_stage_xw_real_reg_reg[5][3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y152       FDRE (Prop_fdre_C_Q)         0.100     2.134 r  all_stage_xw_real_reg_reg[5][3][10]/Q
                         net (fo=2, routed)           0.277     2.411    all_stage_xw_real_reg_reg[5][3][10]
    SLICE_X144Y149       LUT2 (Prop_lut2_I0_O)        0.028     2.439 r  all_stage_xw_real_reg[6][3][11]_i_3/O
                         net (fo=1, routed)           0.000     2.439    all_stage_xw_real_reg[6][3][11]_i_3_n_0
    SLICE_X144Y149       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.486 r  all_stage_xw_real_reg_reg[6][3][11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.486    all_stage_xw_real[6][3][10]
    SLICE_X144Y149       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.859     2.550    clk_IBUF_BUFG
    SLICE_X144Y149       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][10]/C
                         clock pessimism             -0.250     2.299    
    SLICE_X144Y149       FDRE (Hold_fdre_C_D)         0.092     2.391    all_stage_xw_real_reg_reg[6][3][10]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[5][3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[6][3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.175ns (38.525%)  route 0.279ns (61.475%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.586     2.034    clk_IBUF_BUFG
    SLICE_X145Y150       FDRE                                         r  all_stage_xw_real_reg_reg[5][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDRE (Prop_fdre_C_Q)         0.100     2.134 r  all_stage_xw_real_reg_reg[5][3][2]/Q
                         net (fo=2, routed)           0.279     2.413    all_stage_xw_real_reg_reg[5][3][2]
    SLICE_X144Y147       LUT2 (Prop_lut2_I0_O)        0.028     2.441 r  all_stage_xw_real_reg[6][3][3]_i_3/O
                         net (fo=1, routed)           0.000     2.441    all_stage_xw_real_reg[6][3][3]_i_3_n_0
    SLICE_X144Y147       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.488 r  all_stage_xw_real_reg_reg[6][3][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.488    all_stage_xw_real[6][3][2]
    SLICE_X144Y147       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.859     2.550    clk_IBUF_BUFG
    SLICE_X144Y147       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][2]/C
                         clock pessimism             -0.250     2.299    
    SLICE_X144Y147       FDRE (Hold_fdre_C_D)         0.092     2.391    all_stage_xw_real_reg_reg[6][3][2]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[6][3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[7][3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.208ns (67.204%)  route 0.102ns (32.796%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.638     2.086    clk_IBUF_BUFG
    SLICE_X144Y149       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y149       FDRE (Prop_fdre_C_Q)         0.118     2.204 r  all_stage_xw_real_reg_reg[6][3][8]/Q
                         net (fo=2, routed)           0.102     2.306    all_stage_xw_real_reg_reg[6][3][8]
    SLICE_X143Y150       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.396 r  all_stage_xw_real_reg_reg[7][3][11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.396    all_stage_xw_real[7][3][9]
    SLICE_X143Y150       FDRE                                         r  all_stage_xw_real_reg_reg[7][3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.787     2.478    clk_IBUF_BUFG
    SLICE_X143Y150       FDRE                                         r  all_stage_xw_real_reg_reg[7][3][9]/C
                         clock pessimism             -0.250     2.227    
    SLICE_X143Y150       FDRE (Hold_fdre_C_D)         0.071     2.298    all_stage_xw_real_reg_reg[7][3][9]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[6][3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[7][3][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.216ns (67.713%)  route 0.103ns (32.287%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.638     2.086    clk_IBUF_BUFG
    SLICE_X144Y149       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y149       FDRE (Prop_fdre_C_Q)         0.118     2.204 r  all_stage_xw_real_reg_reg[6][3][10]/Q
                         net (fo=2, routed)           0.103     2.307    all_stage_xw_real_reg_reg[6][3][10]
    SLICE_X143Y150       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.098     2.405 r  all_stage_xw_real_reg_reg[7][3][11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.405    all_stage_xw_real[7][3][11]
    SLICE_X143Y150       FDRE                                         r  all_stage_xw_real_reg_reg[7][3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.787     2.478    clk_IBUF_BUFG
    SLICE_X143Y150       FDRE                                         r  all_stage_xw_real_reg_reg[7][3][11]/C
                         clock pessimism             -0.250     2.227    
    SLICE_X143Y150       FDRE (Hold_fdre_C_D)         0.071     2.298    all_stage_xw_real_reg_reg[7][3][11]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[13][3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[14][3][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.237ns (52.342%)  route 0.216ns (47.658%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.584     2.032    clk_IBUF_BUFG
    SLICE_X138Y150       FDRE                                         r  all_stage_xw_real_reg_reg[13][3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y150       FDRE (Prop_fdre_C_Q)         0.118     2.150 r  all_stage_xw_real_reg_reg[13][3][13]/Q
                         net (fo=2, routed)           0.216     2.366    all_stage_xw_real_reg_reg[13][3][13]
    SLICE_X139Y147       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     2.485 r  all_stage_xw_real_reg_reg[14][3][15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.485    all_stage_xw_real[14][3][14]
    SLICE_X139Y147       FDRE                                         r  all_stage_xw_real_reg_reg[14][3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.857     2.548    clk_IBUF_BUFG
    SLICE_X139Y147       FDRE                                         r  all_stage_xw_real_reg_reg[14][3][14]/C
                         clock pessimism             -0.250     2.297    
    SLICE_X139Y147       FDRE (Hold_fdre_C_D)         0.071     2.368    all_stage_xw_real_reg_reg[14][3][14]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[5][3][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[6][3][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.201ns (42.058%)  route 0.277ns (57.942%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.586     2.034    clk_IBUF_BUFG
    SLICE_X145Y152       FDRE                                         r  all_stage_xw_real_reg_reg[5][3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y152       FDRE (Prop_fdre_C_Q)         0.100     2.134 r  all_stage_xw_real_reg_reg[5][3][10]/Q
                         net (fo=2, routed)           0.277     2.411    all_stage_xw_real_reg_reg[5][3][10]
    SLICE_X144Y149       LUT2 (Prop_lut2_I0_O)        0.028     2.439 r  all_stage_xw_real_reg[6][3][11]_i_3/O
                         net (fo=1, routed)           0.000     2.439    all_stage_xw_real_reg[6][3][11]_i_3_n_0
    SLICE_X144Y149       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.073     2.512 r  all_stage_xw_real_reg_reg[6][3][11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.512    all_stage_xw_real[6][3][11]
    SLICE_X144Y149       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.859     2.550    clk_IBUF_BUFG
    SLICE_X144Y149       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][11]/C
                         clock pessimism             -0.250     2.299    
    SLICE_X144Y149       FDRE (Hold_fdre_C_D)         0.092     2.391    all_stage_xw_real_reg_reg[6][3][11]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[5][3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[6][3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.201ns (41.853%)  route 0.279ns (58.147%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.586     2.034    clk_IBUF_BUFG
    SLICE_X145Y150       FDRE                                         r  all_stage_xw_real_reg_reg[5][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y150       FDRE (Prop_fdre_C_Q)         0.100     2.134 r  all_stage_xw_real_reg_reg[5][3][2]/Q
                         net (fo=2, routed)           0.279     2.413    all_stage_xw_real_reg_reg[5][3][2]
    SLICE_X144Y147       LUT2 (Prop_lut2_I0_O)        0.028     2.441 r  all_stage_xw_real_reg[6][3][3]_i_3/O
                         net (fo=1, routed)           0.000     2.441    all_stage_xw_real_reg[6][3][3]_i_3_n_0
    SLICE_X144Y147       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.073     2.514 r  all_stage_xw_real_reg_reg[6][3][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.514    all_stage_xw_real[6][3][3]
    SLICE_X144Y147       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.859     2.550    clk_IBUF_BUFG
    SLICE_X144Y147       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][3]/C
                         clock pessimism             -0.250     2.299    
    SLICE_X144Y147       FDRE (Hold_fdre_C_D)         0.092     2.391    all_stage_xw_real_reg_reg[6][3][3]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[12][3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[13][3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.258ns (71.937%)  route 0.101ns (28.063%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.636     2.084    clk_IBUF_BUFG
    SLICE_X139Y149       FDRE                                         r  all_stage_xw_real_reg_reg[12][3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y149       FDRE (Prop_fdre_C_Q)         0.100     2.184 r  all_stage_xw_real_reg_reg[12][3][7]/Q
                         net (fo=2, routed)           0.100     2.284    all_stage_xw_real_reg_reg[12][3][7]
    SLICE_X138Y148       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.090     2.374 r  all_stage_xw_real_reg_reg[13][3][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.374    all_stage_xw_real_reg_reg[13][3][7]_i_1_n_0
    SLICE_X138Y149       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.401 r  all_stage_xw_real_reg_reg[13][3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.402    all_stage_xw_real_reg_reg[13][3][11]_i_1_n_0
    SLICE_X138Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.443 r  all_stage_xw_real_reg_reg[13][3][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.443    all_stage_xw_real[13][3][12]
    SLICE_X138Y150       FDRE                                         r  all_stage_xw_real_reg_reg[13][3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.785     2.476    clk_IBUF_BUFG
    SLICE_X138Y150       FDRE                                         r  all_stage_xw_real_reg_reg[13][3][12]/C
                         clock pessimism             -0.250     2.225    
    SLICE_X138Y150       FDRE (Hold_fdre_C_D)         0.092     2.317    all_stage_xw_real_reg_reg[13][3][12]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[13][3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[14][3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.251ns (53.772%)  route 0.216ns (46.228%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.584     2.032    clk_IBUF_BUFG
    SLICE_X138Y150       FDRE                                         r  all_stage_xw_real_reg_reg[13][3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y150       FDRE (Prop_fdre_C_Q)         0.118     2.150 r  all_stage_xw_real_reg_reg[13][3][13]/Q
                         net (fo=2, routed)           0.216     2.366    all_stage_xw_real_reg_reg[13][3][13]
    SLICE_X139Y147       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.133     2.499 r  all_stage_xw_real_reg_reg[14][3][15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.499    all_stage_xw_real[14][3][15]
    SLICE_X139Y147       FDRE                                         r  all_stage_xw_real_reg_reg[14][3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.857     2.548    clk_IBUF_BUFG
    SLICE_X139Y147       FDRE                                         r  all_stage_xw_real_reg_reg[14][3][15]/C
                         clock pessimism             -0.250     2.297    
    SLICE_X139Y147       FDRE (Hold_fdre_C_D)         0.071     2.368    all_stage_xw_real_reg_reg[14][3][15]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 all_stage_xw_real_reg_reg[6][3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            all_stage_xw_real_reg_reg[7][3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.247ns (70.874%)  route 0.102ns (29.126%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.638     2.086    clk_IBUF_BUFG
    SLICE_X144Y149       FDRE                                         r  all_stage_xw_real_reg_reg[6][3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y149       FDRE (Prop_fdre_C_Q)         0.118     2.204 r  all_stage_xw_real_reg_reg[6][3][8]/Q
                         net (fo=2, routed)           0.102     2.306    all_stage_xw_real_reg_reg[6][3][8]
    SLICE_X143Y150       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.129     2.435 r  all_stage_xw_real_reg_reg[7][3][11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.435    all_stage_xw_real[7][3][10]
    SLICE_X143Y150       FDRE                                         r  all_stage_xw_real_reg_reg[7][3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6172, routed)        0.787     2.478    clk_IBUF_BUFG
    SLICE_X143Y150       FDRE                                         r  all_stage_xw_real_reg_reg[7][3][10]/C
                         clock pessimism             -0.250     2.227    
    SLICE_X143Y150       FDRE (Hold_fdre_C_D)         0.071     2.298    all_stage_xw_real_reg_reg[7][3][10]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X14Y29    multgen_L[0].multgen[0].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X12Y25    multgen_L[0].multgen[10].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X12Y27    multgen_L[0].multgen[11].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X13Y25    multgen_L[0].multgen[12].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X13Y27    multgen_L[0].multgen[13].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X12Y26    multgen_L[0].multgen[14].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X13Y29    multgen_L[0].multgen[15].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X12Y29    multgen_L[0].multgen[1].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X13Y28    multgen_L[0].multgen[2].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X12Y28    multgen_L[0].multgen[3].mult_unit/temp/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         4.000       3.600      SLICE_X148Y106  Batch_Count_reg[3]_rep__13/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         4.000       3.600      SLICE_X148Y106  Batch_Count_reg[3]_rep__13/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X118Y81   Batch_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X118Y81   Batch_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X132Y76   Batch_Count_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X132Y76   Batch_Count_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X142Y89   Batch_Count_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X142Y89   Batch_Count_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X148Y76   Batch_Count_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X148Y76   Batch_Count_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X118Y81   Batch_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X118Y81   Batch_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X132Y76   Batch_Count_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X132Y76   Batch_Count_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X142Y89   Batch_Count_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X142Y89   Batch_Count_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X148Y76   Batch_Count_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X148Y76   Batch_Count_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X66Y105   Batch_Count_reg[0]_rep__10/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X66Y105   Batch_Count_reg[0]_rep__10/C



