from __future__ import annotations

from collections.abc import Sequence
from typing import cast, overload

from xdsl.backend.utils import cast_to_regs
from xdsl.builder import Builder
from xdsl.dialects import x86
from xdsl.dialects.builtin import (
    FixedBitwidthType,
    IndexType,
    ShapedType,
    VectorType,
)
from xdsl.dialects.x86.register import X86RegisterType, X86VectorRegisterType
from xdsl.ir import Attribute, SSAValue
from xdsl.pattern_rewriter import PatternRewriter
from xdsl.utils.exceptions import DiagnosticException
from xdsl.utils.hints import isa
from xdsl.utils.str_enum import StrEnum


class Arch(StrEnum):
    UNKNOWN = "unknown"
    AVX2 = "avx2"
    AVX512 = "avx512"

    @staticmethod
    def arch_for_name(name: str | None) -> Arch:
        if name is None:
            return Arch.UNKNOWN
        try:
            return _ARCH_BY_NAME[name]
        except KeyError:
            raise DiagnosticException(f"Unsupported arch {name}")

    def _register_type_for_vector_type(
        self, value_type: VectorType
    ) -> type[X86VectorRegisterType]:
        """
        Given any vector type, returns the appropriate register type.
        The vector type must fit exactly into a full bitwidth vector supported by the
        ISA, otherwise a `DiagnosticException` is raised.
        """
        vector_num_elements = value_type.element_count()
        element_type = cast(FixedBitwidthType, value_type.get_element_type())
        element_size = element_type.bitwidth
        vector_size = vector_num_elements * element_size
        match self, vector_size:
            case ((Arch.AVX2 | Arch.AVX512), 256):
                return x86.register.AVX2RegisterType
            case Arch.AVX512, 512:
                return x86.register.AVX512RegisterType
            case _, 128:
                return x86.register.SSERegisterType
            case _:
                raise DiagnosticException(
                    f"The vector size ({vector_size} bits) and target architecture `{self}` are inconsistent."
                )

    def _scalar_type_for_type(self, value_type: Attribute) -> type[X86RegisterType]:
        assert not isinstance(value_type, ShapedType)
        if (
            isinstance(value_type, FixedBitwidthType) and value_type.bitwidth <= 64
        ) or isinstance(value_type, IndexType):
            return x86.register.GeneralRegisterType
        else:
            raise DiagnosticException("Not implemented for bitwidth larger than 64.")

    @overload
    def register_type_for_type(
        self, value_type: VectorType
    ) -> type[X86VectorRegisterType]: ...

    @overload
    def register_type_for_type(
        self, value_type: Attribute
    ) -> type[X86RegisterType]: ...

    def register_type_for_type(self, value_type: Attribute) -> type[X86RegisterType]:
        if isinstance(value_type, X86RegisterType):
            return type(value_type)
        if isa(value_type, VectorType):
            return self._register_type_for_vector_type(value_type)
        return self._scalar_type_for_type(value_type)

    def cast_to_regs(
        self, values: Sequence[SSAValue], builder: Builder
    ) -> list[SSAValue[Attribute]]:
        return cast_to_regs(values, self.register_type_for_type, builder)

    def cast_operands_to_regs(
        self, rewriter: PatternRewriter
    ) -> list[SSAValue[Attribute]]:
        new_operands = cast_to_regs(
            rewriter.current_operation.operands,
            self.register_type_for_type,
            rewriter,
        )
        return new_operands


_ARCH_BY_NAME = {str(case): case for case in Arch}
"""
Handled architectures in x86 backend.
"""
