# ComputerOrganizationLabs

## Lab04 Single Cycle CPU

## Lab05 5-Stage Pipeline Processor

TODO:
- [x] `Adder.v`
- [x] `ALU_Ctrl.v`
- [x] `alu.v`
- [x] `Decoder.v`
- [x] `Forwarding.v`
- [x] `Hazard_detection.v`
- [x] `Imm_Gen.v`
- [x] `MUX_*to1.v`
- [x] `Shift_Left_1.v`
- [ ] `Pipeline_CPU.v`
- [x] `IFID_register.v`
- [x] `IDEXE_register.v`
- [x] `EXEMEM_register.v`
- [x] `MEMWB_register.v`
