<inh f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='51' c='llvm::VReg2SUnit'/>
<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='65' ll='71'/>
<size>24</size>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='64'>/// Mapping from virtual register to SUnit including an operand index.</doc>
<mbr r='llvm::VReg2SUnitOperIdx::OperandIndex' o='128' t='unsigned int'/>
<fun r='_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE'/>
