# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ConvSimd.srcs/sources_1/ip/ADDER_PROVA/sim/ADDER_PROVA.vhd" \
"../../../../ConvSimd.srcs/sources_1/new/FIFO.vhd" \
"../../../../ConvSimd.srcs/sources_1/new/reg_file.vhd" \

# Do not sort compile order
nosort
