FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.3-p006 (v16-3-85F) 11/10/2009}
"PAGE_NUMBER" = 6;
0"NC";
1"GND_POWER\g";
2"GND_POWER\g";
3"GND_POWER\g";
4"UN$6$1N4448$I9$CAT";
5"V_SOLL_ANA";
6"I_SOLL_ANA";
7"RUN_DIG";
8"RUN_ANA";
9"V33_DIG";
10"I2C_SCL";
11"RUN";
12"UN$6$LED$I11$A";
13"I_SOLL_DIG";
14"V33DIG";
15"I2C_SDA";
16"V_SOLL_DIG";
%"MAX5842"
"1","(425,3075)","0","cninterface","I1";
;
TYPE"L"
PART_NAME"MAX5842"
CDS_LIB"cninterface"
NEEDS_NO_SIZE"TRUE";
"SCL"10;
"ADD"3;
"OUTC"16;
"SDA"15;
"GND"3;
"VDD"9;
"REF"9;
"OUTA"5;
"OUTB"6;
"OUTD"13;
%"ZENER"
"1","(925,4825)","0","cndiscrete","I10";
;
PACK_TYPE"SMD"
TYPE"BZV55C6V8"
CDS_LIB"cndiscrete";
"A <SIZE-1..0>\NAC"1;
"K <SIZE-1..0>\NAC"4;
%"LED"
"1","(-525,2650)","6","cndiscrete","I11";
;
TYPE"WP424IDT"
$LOCATION"LD?"
CDS_LIB"cndiscrete"
NEEDS_NO_SIZE"TRUE";
"K\NAC"2;
"A\NAC"12;
%"GND_POWER"
"1","(200,4500)","0","standard","I12";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND_POWER"
CDS_LIB"standard";
"GND"1;
%"GND_POWER"
"1","(-575,2450)","0","standard","I13";
;
HDL_POWER"GND_POWER"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"GND"2;
%"GND_POWER"
"1","(475,2600)","0","standard","I2";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
HDL_POWER"GND_POWER";
"GND"3;
%"PC042B_VSUPPLY2V5"
"1","(3025,5275)","0","uob_hep_pc036a_lib","I22";
;
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE"
CDS_LIB"uob_hep_pc036a_lib";
"I_SOLL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"6;
"RUN"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"8;
"VIN5V"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"4;
"V_SOLL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"5;
"I_IST"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"0;
"VCHIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"0;
"V_IST"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"0;
%"PC042B_VSUPPLY2V5"
"1","(3025,4475)","0","uob_hep_pc036a_lib","I23";
;
LIBRARY1"ieee"
USE1"ieee.std_logic_1164.all"
USE2"work.all"
BLOCK"TRUE"
CDS_LIB"uob_hep_pc036a_lib";
"I_SOLL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"13;
"RUN"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"7;
"VIN5V"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"4;
"V_SOLL"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"in"16;
"I_IST"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"0;
"VCHIP"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"0;
"V_IST"
VHDL_SCALAR_TYPE"std_logic"
VHDL_MODE"out"0;
%"RSMD0603"
"1","(-875,3400)","1","cnpassive","I3";
;
VALUE"4K7"
PACK_TYPE"1/16W"
TOL"5%"
TC2"RTMPQ"
TC1"RTMPL"
MAX_TEMP"RTMAX"
SLOPE"RSMAX"
VOLTAGE"RVMAX"
POWER"RMAX"
DIST"FLAT"
NEGTOL"RTOL%"
POSTOL"RTOL%"
TOL_ON_OFF"ON"
SIZE"1B"
$LOCATION"?"
CDS_LIB"cnpassive";
"B <SIZE-1..0>\NAC"14;
"A <SIZE-1..0>\NAC"15;
%"RSMD0603"
"1","(-1050,3400)","1","cnpassive","I4";
;
TOL"5%"
VALUE"4K7"
PACK_TYPE"1/16W"
CDS_LIB"cnpassive"
$LOCATION"?"
SIZE"1B"
TOL_ON_OFF"ON"
POSTOL"RTOL%"
NEGTOL"RTOL%"
DIST"FLAT"
POWER"RMAX"
VOLTAGE"RVMAX"
SLOPE"RSMAX"
MAX_TEMP"RTMAX"
TC1"RTMPL"
TC2"RTMPQ";
"B <SIZE-1..0>\NAC"14;
"A <SIZE-1..0>\NAC"10;
%"RSMD0603"
"1","(-525,2850)","1","cnpassive","I5";
;
TOL"5%"
VALUE"56"
PACK_TYPE"1/16W"
TC2"RTMPQ"
TC1"RTMPL"
MAX_TEMP"RTMAX"
SLOPE"RSMAX"
VOLTAGE"RVMAX"
POWER"RMAX"
DIST"FLAT"
NEGTOL"RTOL%"
POSTOL"RTOL%"
TOL_ON_OFF"ON"
SIZE"1B"
$LOCATION"?"
CDS_LIB"cnpassive";
"B <SIZE-1..0>\NAC"11;
"A <SIZE-1..0>\NAC"12;
%"CON2P"
"1","(0,4925)","0","cnconnector","I6";
;
TYPE"PRECI-DIP_350-10-102-00-10-101"
CDS_LIB"cnconnector"
$LOCATION"J?";
"A<0>\NAC"1;
"A<1>\NAC"4;
%"CAPCERSMDCL2"
"1","(425,4825)","3","cnpassive","I7";
;
$LOCATION"C?"
VOLTAGE"10V"
VALUE"100UF"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"1210";
"B <SIZE-1..0>\NAC"
$PN"#"1;
"A <SIZE-1..0>\NAC"
$PN"#"4;
%"CAPCERSMDCL2"
"1","(600,4825)","1","cnpassive","I8";
;
$LOCATION"C?"
VOLTAGE"500V"
VALUE"100NF"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"1812";
"B <SIZE-1..0>\NAC"
$PN"#"4;
"A <SIZE-1..0>\NAC"
$PN"#"1;
%"1N4448"
"1","(775,4825)","1","cndiscrete","I9";
;
NAME"1N4448"
CDS_LIB"cndiscrete"
RCA"DEF"
TOL_ON_OFF"ON"
IC"UNDEF"
STATE"ON";
"CAT\NAC"
$PN"#"4;
"AN\NAC"
$PN"#"1;
END.
