#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000287e780 .scope module, "regfile" "regfile" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "waddr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /INPUT 1 "ex_we"
    .port_info 6 /INPUT 5 "ex_waddr"
    .port_info 7 /INPUT 32 "ex_wdata"
    .port_info 8 /INPUT 1 "mem_we"
    .port_info 9 /INPUT 5 "mem_waddr"
    .port_info 10 /INPUT 32 "mem_wdata"
    .port_info 11 /INPUT 1 "re1"
    .port_info 12 /INPUT 5 "raddr1"
    .port_info 13 /OUTPUT 1 "rsuc1"
    .port_info 14 /OUTPUT 32 "rdata1"
    .port_info 15 /INPUT 1 "re2"
    .port_info 16 /INPUT 5 "raddr2"
    .port_info 17 /OUTPUT 1 "rsuc2"
    .port_info 18 /OUTPUT 32 "rdata2"
o000000000287efd8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000319ee40_0 .net "clk", 0 0, o000000000287efd8;  0 drivers
o000000000287f008 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000000000287b6a0_0 .net "ex_waddr", 4 0, o000000000287f008;  0 drivers
o000000000287f038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000003197a80_0 .net "ex_wdata", 31 0, o000000000287f038;  0 drivers
o000000000287f068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000003197b20_0 .net "ex_we", 0 0, o000000000287f068;  0 drivers
o000000000287f098 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000003197bc0_0 .net "mem_waddr", 4 0, o000000000287f098;  0 drivers
o000000000287f0c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000003197c60_0 .net "mem_wdata", 31 0, o000000000287f0c8;  0 drivers
o000000000287f0f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028d5cc0_0 .net "mem_we", 0 0, o000000000287f0f8;  0 drivers
o000000000287f128 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028d5d60_0 .net "raddr1", 4 0, o000000000287f128;  0 drivers
o000000000287f158 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028d5e00_0 .net "raddr2", 4 0, o000000000287f158;  0 drivers
v00000000028d5ea0_0 .var "rdata1", 31 0;
v00000000028d5f40_0 .var "rdata2", 31 0;
o000000000287f1e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028d5fe0_0 .net "re1", 0 0, o000000000287f1e8;  0 drivers
o000000000287f218 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028d6080_0 .net "re2", 0 0, o000000000287f218;  0 drivers
v00000000028d6670 .array "regs", 31 0, 31 0;
o000000000287f848 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028d62b0_0 .net "rst", 0 0, o000000000287f848;  0 drivers
v00000000028d67b0_0 .var "rsuc1", 0 0;
v00000000028d6850_0 .var "rsuc2", 0 0;
o000000000287f8d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000028d6cb0_0 .net "waddr", 4 0, o000000000287f8d8;  0 drivers
o000000000287f908 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028d6710_0 .net "wdata", 31 0, o000000000287f908;  0 drivers
o000000000287f938 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028d68f0_0 .net "we", 0 0, o000000000287f938;  0 drivers
E_000000000287bdf0/0 .event edge, v00000000028d62b0_0, v00000000028d5e00_0, v000000000287b6a0_0, v0000000003197b20_0;
E_000000000287bdf0/1 .event edge, v00000000028d6080_0, v0000000003197a80_0, v0000000003197bc0_0, v00000000028d5cc0_0;
E_000000000287bdf0/2 .event edge, v0000000003197c60_0, v00000000028d6cb0_0, v00000000028d68f0_0, v00000000028d6710_0;
v00000000028d6670_0 .array/port v00000000028d6670, 0;
v00000000028d6670_1 .array/port v00000000028d6670, 1;
v00000000028d6670_2 .array/port v00000000028d6670, 2;
v00000000028d6670_3 .array/port v00000000028d6670, 3;
E_000000000287bdf0/3 .event edge, v00000000028d6670_0, v00000000028d6670_1, v00000000028d6670_2, v00000000028d6670_3;
v00000000028d6670_4 .array/port v00000000028d6670, 4;
v00000000028d6670_5 .array/port v00000000028d6670, 5;
v00000000028d6670_6 .array/port v00000000028d6670, 6;
v00000000028d6670_7 .array/port v00000000028d6670, 7;
E_000000000287bdf0/4 .event edge, v00000000028d6670_4, v00000000028d6670_5, v00000000028d6670_6, v00000000028d6670_7;
v00000000028d6670_8 .array/port v00000000028d6670, 8;
v00000000028d6670_9 .array/port v00000000028d6670, 9;
v00000000028d6670_10 .array/port v00000000028d6670, 10;
v00000000028d6670_11 .array/port v00000000028d6670, 11;
E_000000000287bdf0/5 .event edge, v00000000028d6670_8, v00000000028d6670_9, v00000000028d6670_10, v00000000028d6670_11;
v00000000028d6670_12 .array/port v00000000028d6670, 12;
v00000000028d6670_13 .array/port v00000000028d6670, 13;
v00000000028d6670_14 .array/port v00000000028d6670, 14;
v00000000028d6670_15 .array/port v00000000028d6670, 15;
E_000000000287bdf0/6 .event edge, v00000000028d6670_12, v00000000028d6670_13, v00000000028d6670_14, v00000000028d6670_15;
v00000000028d6670_16 .array/port v00000000028d6670, 16;
v00000000028d6670_17 .array/port v00000000028d6670, 17;
v00000000028d6670_18 .array/port v00000000028d6670, 18;
v00000000028d6670_19 .array/port v00000000028d6670, 19;
E_000000000287bdf0/7 .event edge, v00000000028d6670_16, v00000000028d6670_17, v00000000028d6670_18, v00000000028d6670_19;
v00000000028d6670_20 .array/port v00000000028d6670, 20;
v00000000028d6670_21 .array/port v00000000028d6670, 21;
v00000000028d6670_22 .array/port v00000000028d6670, 22;
v00000000028d6670_23 .array/port v00000000028d6670, 23;
E_000000000287bdf0/8 .event edge, v00000000028d6670_20, v00000000028d6670_21, v00000000028d6670_22, v00000000028d6670_23;
v00000000028d6670_24 .array/port v00000000028d6670, 24;
v00000000028d6670_25 .array/port v00000000028d6670, 25;
v00000000028d6670_26 .array/port v00000000028d6670, 26;
v00000000028d6670_27 .array/port v00000000028d6670, 27;
E_000000000287bdf0/9 .event edge, v00000000028d6670_24, v00000000028d6670_25, v00000000028d6670_26, v00000000028d6670_27;
v00000000028d6670_28 .array/port v00000000028d6670, 28;
v00000000028d6670_29 .array/port v00000000028d6670, 29;
v00000000028d6670_30 .array/port v00000000028d6670, 30;
v00000000028d6670_31 .array/port v00000000028d6670, 31;
E_000000000287bdf0/10 .event edge, v00000000028d6670_28, v00000000028d6670_29, v00000000028d6670_30, v00000000028d6670_31;
E_000000000287bdf0 .event/or E_000000000287bdf0/0, E_000000000287bdf0/1, E_000000000287bdf0/2, E_000000000287bdf0/3, E_000000000287bdf0/4, E_000000000287bdf0/5, E_000000000287bdf0/6, E_000000000287bdf0/7, E_000000000287bdf0/8, E_000000000287bdf0/9, E_000000000287bdf0/10;
E_000000000287ba70/0 .event edge, v00000000028d62b0_0, v00000000028d5d60_0, v000000000287b6a0_0, v0000000003197b20_0;
E_000000000287ba70/1 .event edge, v00000000028d5fe0_0, v0000000003197a80_0, v0000000003197bc0_0, v00000000028d5cc0_0;
E_000000000287ba70/2 .event edge, v0000000003197c60_0, v00000000028d6cb0_0, v00000000028d68f0_0, v00000000028d6710_0;
E_000000000287ba70/3 .event edge, v00000000028d6670_0, v00000000028d6670_1, v00000000028d6670_2, v00000000028d6670_3;
E_000000000287ba70/4 .event edge, v00000000028d6670_4, v00000000028d6670_5, v00000000028d6670_6, v00000000028d6670_7;
E_000000000287ba70/5 .event edge, v00000000028d6670_8, v00000000028d6670_9, v00000000028d6670_10, v00000000028d6670_11;
E_000000000287ba70/6 .event edge, v00000000028d6670_12, v00000000028d6670_13, v00000000028d6670_14, v00000000028d6670_15;
E_000000000287ba70/7 .event edge, v00000000028d6670_16, v00000000028d6670_17, v00000000028d6670_18, v00000000028d6670_19;
E_000000000287ba70/8 .event edge, v00000000028d6670_20, v00000000028d6670_21, v00000000028d6670_22, v00000000028d6670_23;
E_000000000287ba70/9 .event edge, v00000000028d6670_24, v00000000028d6670_25, v00000000028d6670_26, v00000000028d6670_27;
E_000000000287ba70/10 .event edge, v00000000028d6670_28, v00000000028d6670_29, v00000000028d6670_30, v00000000028d6670_31;
E_000000000287ba70 .event/or E_000000000287ba70/0, E_000000000287ba70/1, E_000000000287ba70/2, E_000000000287ba70/3, E_000000000287ba70/4, E_000000000287ba70/5, E_000000000287ba70/6, E_000000000287ba70/7, E_000000000287ba70/8, E_000000000287ba70/9, E_000000000287ba70/10;
E_000000000287bbb0 .event posedge, v000000000319ee40_0;
    .scope S_000000000287e780;
T_0 ;
    %wait E_000000000287bbb0;
    %load/vec4 v00000000028d62b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000000028d68f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d6cb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000028d6710_0;
    %load/vec4 v00000000028d6cb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028d6670, 0, 4;
T_0.2 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000287e780;
T_1 ;
    %wait E_000000000287ba70;
    %load/vec4 v00000000028d62b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d67b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028d5ea0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000028d5d60_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d67b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028d5ea0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000028d5d60_0;
    %load/vec4 v000000000287b6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000003197b20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028d5fe0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d67b0_0, 0;
    %load/vec4 v0000000003197a80_0;
    %assign/vec4 v00000000028d5ea0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000028d5d60_0;
    %load/vec4 v0000000003197bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d5cc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028d5fe0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d67b0_0, 0;
    %load/vec4 v0000000003197c60_0;
    %assign/vec4 v00000000028d5ea0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000000028d5d60_0;
    %load/vec4 v00000000028d6cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d68f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028d5fe0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d67b0_0, 0;
    %load/vec4 v00000000028d6710_0;
    %assign/vec4 v00000000028d5ea0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v00000000028d5fe0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d67b0_0, 0;
    %load/vec4 v00000000028d5d60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028d6670, 4;
    %assign/vec4 v00000000028d5ea0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d67b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028d5ea0_0, 0;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000287e780;
T_2 ;
    %wait E_000000000287bdf0;
    %load/vec4 v00000000028d62b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d6850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028d5f40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000028d5e00_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d6850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028d5f40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000028d5e00_0;
    %load/vec4 v000000000287b6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000003197b20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028d6080_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d6850_0, 0;
    %load/vec4 v0000000003197a80_0;
    %assign/vec4 v00000000028d5f40_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000000028d5e00_0;
    %load/vec4 v0000000003197bc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d5cc0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028d6080_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d6850_0, 0;
    %load/vec4 v0000000003197c60_0;
    %assign/vec4 v00000000028d5f40_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v00000000028d5e00_0;
    %load/vec4 v00000000028d6cb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028d68f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028d6080_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d6850_0, 0;
    %load/vec4 v00000000028d6710_0;
    %assign/vec4 v00000000028d5f40_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v00000000028d6080_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028d6850_0, 0;
    %load/vec4 v00000000028d5e00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028d6670, 4;
    %assign/vec4 v00000000028d5f40_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028d6850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028d5f40_0, 0;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "regfile.v";
