module mux_4to1(s0,s1,d0,d1,d2,d3,y);
input s0,s1,d0,d1,d2,d3;
output y;
wire w1,w2,w3,w4;
and a1 (w1,d0,~s0,~s1);
and a2 (w2,~s1,d1,s0);
and a3 (w3,~s0,d2,s1);
and a4 (w4,d3,s0,s1);
or o1 (y,w1,w2,w3,w4);
endmodule
