$date
	Wed Oct 30 14:45:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 32 ! ALURes [31:0] $end
$var reg 32 " A [31:0] $end
$var reg 4 # ALUOp [3:0] $end
$var reg 32 $ B [31:0] $end
$scope module uuc $end
$var wire 32 % A [31:0] $end
$var wire 4 & ALUOp [3:0] $end
$var wire 32 ' B [31:0] $end
$var reg 32 ( ALURes [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001 (
b1000 '
b0 &
b1 %
b1000 $
b0 #
b1 "
b1001 !
$end
#10
b10 !
b10 (
b1000 #
b1000 &
b10 $
b10 '
b100 "
b100 %
#20
b11 !
b11 (
b1 $
b1 '
#30
