Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep 18 13:20:21 2025
| Host         : ENG_8JCHGB4 running 64-bit major release  (build 9200)
| Command      : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
| Design       : fpga
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 57024 |     0 |          0 |    425280 | 13.41 |
|   LUT as Logic             | 52188 |     0 |          0 |    425280 | 12.27 |
|   LUT as Memory            |  4836 |     0 |          0 |    213600 |  2.26 |
|     LUT as Distributed RAM |  1178 |     0 |            |           |       |
|     LUT as Shift Register  |  3658 |     0 |            |           |       |
| CLB Registers              | 60456 |     0 |          0 |    850560 |  7.11 |
|   Register as Flip Flop    | 60456 |     0 |          0 |    850560 |  7.11 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |  1284 |     0 |          0 |     53160 |  2.42 |
| F7 Muxes                   |   983 |     0 |          0 |    212640 |  0.46 |
| F8 Muxes                   |   271 |     0 |          0 |    106320 |  0.25 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 615   |          Yes |           - |          Set |
| 695   |          Yes |           - |        Reset |
| 1665  |          Yes |         Set |            - |
| 57481 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        | 12317 |     0 |          0 |     53160 | 23.17 |
|   CLBL                                     |  6013 |     0 |            |           |       |
|   CLBM                                     |  6304 |     0 |            |           |       |
| LUT as Logic                               | 52188 |     0 |          0 |    425280 | 12.27 |
|   using O5 output only                     |  1005 |       |            |           |       |
|   using O6 output only                     | 40092 |       |            |           |       |
|   using O5 and O6                          | 11091 |       |            |           |       |
| LUT as Memory                              |  4836 |     0 |          0 |    213600 |  2.26 |
|   LUT as Distributed RAM                   |  1178 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   158 |       |            |           |       |
|     using O5 and O6                        |  1020 |       |            |           |       |
|   LUT as Shift Register                    |  3658 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  2094 |       |            |           |       |
|     using O5 and O6                        |  1564 |       |            |           |       |
| CLB Registers                              | 60456 |     0 |          0 |    850560 |  7.11 |
|   Register driven from within the CLB      | 31469 |       |            |           |       |
|   Register driven from outside the CLB     | 28987 |       |            |           |       |
|     LUT in front of the register is unused | 21104 |       |            |           |       |
|     LUT in front of the register is used   |  7883 |       |            |           |       |
| Unique Control Sets                        |  2456 |       |          0 |    106320 |  2.31 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  184 |     0 |          0 |      1080 | 17.04 |
|   RAMB36/FIFO*    |  178 |     0 |          0 |      1080 | 16.48 |
|     RAMB36E2 only |  178 |       |            |           |       |
|   RAMB18          |   12 |     0 |          0 |      2160 |  0.56 |
|     RAMB18E2 only |   12 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  307 |     0 |          0 |      4272 |  7.19 |
|   DSP48E2 only |  307 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   25 |    25 |          0 |       347 |  7.20 |
| HPIOB_M          |    1 |     1 |          0 |       138 |  0.72 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    2 |     2 |          0 |       138 |  1.45 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |   13 |    13 |          0 |        24 | 54.17 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    9 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HDIOB_S          |    9 |     9 |          0 |        24 | 37.50 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    1 |     1 |          0 |        72 |  1.39 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| RF_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    6 |     0 |          0 |       216 |  2.78 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |   19 |     0 |          0 |       312 |  6.09 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    3 |     0 |          0 |         8 | 37.50 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| FE              |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    8 |     8 |          0 |        16 |  50.00 |
| GTYE4_COMMON    |    2 |     0 |          0 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |   0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| RFADC           |    4 |     4 |          0 |         4 | 100.00 |
| RFDAC           |    4 |     4 |          0 |         4 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| RFADC_13B4W_M0  |    0 |     0 |          0 |         4 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    1 |     0 |          0 |         4 |  25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |          0 |         1 | 100.00 |
+-------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 57481 |            Register |
| LUT6          | 23591 |                 CLB |
| LUT5          | 10278 |                 CLB |
| LUT3          | 10157 |                 CLB |
| LUT2          |  9189 |                 CLB |
| LUT4          |  8607 |                 CLB |
| SRLC32E       |  2630 |                 CLB |
| SRL16E        |  2588 |                 CLB |
| FDSE          |  1665 |            Register |
| RAMD32        |  1568 |                 CLB |
| LUT1          |  1457 |                 CLB |
| CARRY8        |  1284 |                 CLB |
| MUXF7         |   983 |                 CLB |
| FDCE          |   695 |            Register |
| FDPE          |   615 |            Register |
| RAMS32        |   486 |                 CLB |
| DSP48E2       |   307 |          Arithmetic |
| MUXF8         |   271 |                 CLB |
| RAMB36E2      |   178 |            BLOCKRAM |
| RAMD64E       |   144 |                 CLB |
| BUFG_GT_SYNC  |    19 |               Clock |
| BUFG_GT       |    19 |               Clock |
| OBUF          |    14 |                 I/O |
| RAMB18E2      |    12 |            BLOCKRAM |
| GTYE4_CHANNEL |     8 |            Advanced |
| OBUFT         |     6 |                 I/O |
| IBUFCTRL      |     6 |              Others |
| BUFGCE        |     6 |               Clock |
| INBUF         |     5 |                 I/O |
| SRLC16E       |     4 |                 CLB |
| RFDAC         |     4 |            Advanced |
| RFADC         |     4 |            Advanced |
| MMCME4_ADV    |     3 |               Clock |
| IBUFDS_GTE4   |     2 |                 I/O |
| GTYE4_COMMON  |     2 |            Advanced |
| STARTUPE3     |     1 |       Configuration |
| PS8           |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BUFG_PS       |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------------------+------+
|                    Ref Name                   | Used |
+-----------------------------------------------+------+
| taxi_eth_phy_25g_us_gty_ll_ch                 |    6 |
| taxi_eth_phy_25g_us_gty_ll_full               |    2 |
| usp_rfdc_0                                    |    1 |
| qpsk_for_htg_zynq_ultra_ps_e_0_0              |    1 |
| qpsk_for_htg_system_ila_1_0                   |    1 |
| qpsk_for_htg_system_ila_0_0                   |    1 |
| qpsk_for_htg_proc_sys_reset_2_0               |    1 |
| qpsk_for_htg_proc_sys_reset_1_0               |    1 |
| qpsk_for_htg_proc_sys_reset_0_0               |    1 |
| qpsk_for_htg_clk_wiz_0_0                      |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_xbar_0    |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_pc_2 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_pc_1 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_pc_0 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_ds_2 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_ds_1 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_ds_0 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_cc_0 |    1 |
| qpsk_for_htg_axi_interconnect_1_imp_auto_us_0 |    1 |
| qpsk_for_htg_axi_interconnect_0_imp_auto_us_0 |    1 |
| qpsk_for_htg_axi_dmac_1_0                     |    1 |
| qpsk_for_htg_axi_dmac_0_0                     |    1 |
| qpsk_for_htg_QPSK_0_0                         |    1 |
| qpsk_for_htg_DAC_Muxer_0_0                    |    1 |
| qpsk_for_htg_ADC_Demuxer_0_0                  |    1 |
| dbg_hub                                       |    1 |
+-----------------------------------------------+------+


