# Tiny Tapeout project information
project:
  title:        "WGR-V"      # Project title
  author:       "Philip Mohr"      # Your name
  discord:      "philipmohr"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Wir gehen rein"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_wgr_v"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_wgr_v.v"
    - "cpu.v"
    - "memory.v"
    - "fram_ram.v"
    - "fram_spi.v"
    - "alu.v"
    - "peri_bus.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "spi_miso"
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "spi_mosi" 
  uo[1]: "spi_clk"  
  uo[2]: "spi_cs"   
  uo[3]: "pwm_out"
  uo[4]: "uart_tx"
  uo[5]: "mem_read"
  uo[6]: "mem_write"
  uo[7]: "mem_busy"

  # Bidirectional pins
  uio[0]: "debug_out_0"
  uio[1]: "debug_out_1"
  uio[2]: "debug_out_2"
  uio[3]: "debug_out_3"
  uio[4]: "debug_out_4"
  uio[5]: "debug_out_5"
  uio[6]: "debug_out_6"
  uio[7]: "debug_out_7"

# Do not change!
yaml_version: 6
