# 1 "arch/arm/boot/dts/qcom-apq8084-ifc6540.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-apq8084-ifc6540.dts"

# 1 "arch/arm/boot/dts/qcom-apq8084.dtsi" 1

/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 5 "arch/arm/boot/dts/qcom-apq8084.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-apq8084.h" 1
# 6 "arch/arm/boot/dts/qcom-apq8084.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 7 "arch/arm/boot/dts/qcom-apq8084.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;
 model = "Qualcomm APQ 8084";
 compatible = "qcom,apq8084";
 interrupt-parent = <&intc>;

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  smem_mem: smem_region@fa00000 {
   reg = <0xfa00000 0x200000>;
   no-map;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "qcom,krait";
   reg = <0>;
   enable-method = "qcom,kpss-acc-v2";
   next-level-cache = <&L2>;
   qcom,acc = <&acc0>;
   qcom,saw = <&saw0>;
   cpu-idle-states = <&CPU_SPC>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "qcom,krait";
   reg = <1>;
   enable-method = "qcom,kpss-acc-v2";
   next-level-cache = <&L2>;
   qcom,acc = <&acc1>;
   qcom,saw = <&saw1>;
   cpu-idle-states = <&CPU_SPC>;
  };

  cpu@2 {
   device_type = "cpu";
   compatible = "qcom,krait";
   reg = <2>;
   enable-method = "qcom,kpss-acc-v2";
   next-level-cache = <&L2>;
   qcom,acc = <&acc2>;
   qcom,saw = <&saw2>;
   cpu-idle-states = <&CPU_SPC>;
  };

  cpu@3 {
   device_type = "cpu";
   compatible = "qcom,krait";
   reg = <3>;
   enable-method = "qcom,kpss-acc-v2";
   next-level-cache = <&L2>;
   qcom,acc = <&acc3>;
   qcom,saw = <&saw3>;
   cpu-idle-states = <&CPU_SPC>;
  };

  L2: l2-cache {
   compatible = "qcom,arch-cache";
   cache-level = <2>;
   qcom,saw = <&saw_l2>;
  };

  idle-states {
   CPU_SPC: spc {
    compatible = "qcom,idle-state-spc",
      "arm,idle-state";
    entry-latency-us = <150>;
    exit-latency-us = <200>;
    min-residency-us = <2000>;
   };
  };
 };

 memory {
  device_type = "memory";
  reg = <0x0 0x0>;
 };

 firmware {
  scm {
   compatible = "qcom,scm-apq8084", "qcom,scm";
   clocks = <&gcc 155> , <&gcc 154>, <&gcc 153>;
   clock-names = "core", "bus", "iface";
  };
 };

 thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 5>;

   trips {
    cpu_alert0: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit0: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 6>;

   trips {
    cpu_alert1: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit1: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 7>;

   trips {
    cpu_alert2: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit2: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 8>;

   trips {
    cpu_alert3: trip0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit3: trip1 {
     temperature = <110000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 cpu-pmu {
  compatible = "qcom,krait-pmu";
  interrupts = <1 7 0xf04>;
 };

 clocks {
  xo_board: xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 smem {
  compatible = "qcom,smem";

  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  memory-region = <&smem_mem>;

  hwlocks = <&tcsr_mutex 3>;
 };

 soc: soc {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "simple-bus";

  intc: interrupt-controller@f9000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0xf9000000 0x1000>,
         <0xf9002000 0x1000>;
  };

  apcs: syscon@f9011000 {
   compatible = "syscon";
   reg = <0xf9011000 0x1000>;
  };

  sram@fc190000 {
   compatible = "qcom,apq8084-rpm-stats";
   reg = <0xfc190000 0x10000>;
  };

  qfprom: qfprom@fc4bc000 {
   compatible = "qcom,apq8084-qfprom", "qcom,qfprom";
   reg = <0xfc4bc000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   tsens_calib: calib@d0 {
    reg = <0xd0 0x18>;
   };
   tsens_backup: backup@440 {
    reg = <0x440 0x10>;
   };
  };

  tsens: thermal-sensor@fc4a8000 {
   compatible = "qcom,msm8974-tsens";
   reg = <0xfc4a9000 0x1000>,
         <0xfc4a8000 0x1000>;
   nvmem-cells = <&tsens_calib>, <&tsens_backup>;
   nvmem-cell-names = "calib", "calib_backup";
   #qcom,sensors = <11>;
   #thermal-sensor-cells = <1>;
  };
  timer@f9020000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0xf9020000 0x1000>;
   clock-frequency = <19200000>;

   frame@f9021000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0xf9021000 0x1000>,
          <0xf9022000 0x1000>;
   };

   frame@f9023000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0xf9023000 0x1000>;
    status = "disabled";
   };

   frame@f9024000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0xf9024000 0x1000>;
    status = "disabled";
   };

   frame@f9025000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0xf9025000 0x1000>;
    status = "disabled";
   };

   frame@f9026000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0xf9026000 0x1000>;
    status = "disabled";
   };

   frame@f9027000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0xf9027000 0x1000>;
    status = "disabled";
   };

   frame@f9028000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0xf9028000 0x1000>;
    status = "disabled";
   };
  };

  saw0: power-controller@f9089000 {
   compatible = "qcom,apq8084-saw2-v2.1-cpu", "qcom,saw2";
   reg = <0xf9089000 0x1000>, <0xf9009000 0x1000>;
  };

  saw1: power-controller@f9099000 {
   compatible = "qcom,apq8084-saw2-v2.1-cpu", "qcom,saw2";
   reg = <0xf9099000 0x1000>, <0xf9009000 0x1000>;
  };

  saw2: power-controller@f90a9000 {
   compatible = "qcom,apq8084-saw2-v2.1-cpu", "qcom,saw2";
   reg = <0xf90a9000 0x1000>, <0xf9009000 0x1000>;
  };

  saw3: power-controller@f90b9000 {
   compatible = "qcom,apq8084-saw2-v2.1-cpu", "qcom,saw2";
   reg = <0xf90b9000 0x1000>, <0xf9009000 0x1000>;
  };

  saw_l2: power-controller@f9012000 {
   compatible = "qcom,saw2";
   reg = <0xf9012000 0x1000>;
   regulator;
  };

  acc0: clock-controller@f9088000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0xf9088000 0x1000>,
         <0xf9008000 0x1000>;
  };

  acc1: clock-controller@f9098000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0xf9098000 0x1000>,
         <0xf9008000 0x1000>;
  };

  acc2: clock-controller@f90a8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0xf90a8000 0x1000>,
         <0xf9008000 0x1000>;
  };

  acc3: clock-controller@f90b8000 {
   compatible = "qcom,kpss-acc-v2";
   reg = <0xf90b8000 0x1000>,
         <0xf9008000 0x1000>;
  };

  restart@fc4ab000 {
   compatible = "qcom,pshold";
   reg = <0xfc4ab000 0x4>;
  };

  gcc: clock-controller@fc400000 {
   compatible = "qcom,gcc-apq8084";
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   reg = <0xfc400000 0x4000>;
  };

  tcsr_mutex: hwlock@fd484000 {
   compatible = "qcom,apq8084-tcsr-mutex", "qcom,tcsr-mutex";
   reg = <0xfd484000 0x1000>;
   #hwlock-cells = <1>;
  };

  rpm_msg_ram: memory@fc428000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0xfc428000 0x4000>;
  };

  tlmm: pinctrl@fd510000 {
   compatible = "qcom,apq8084-pinctrl";
   reg = <0xfd510000 0x4000>;
   gpio-controller;
   gpio-ranges = <&tlmm 0 0 147>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 208 4>;
  };

  blsp2_uart2: serial@f995e000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0xf995e000 0x1000>;
   interrupts = <0 114 4>;
   clocks = <&gcc 142>, <&gcc 126>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  sdhc_1: mmc@f9824900 {
   compatible = "qcom,apq8084-sdhci", "qcom,sdhci-msm-v4";
   reg = <0xf9824900 0x11c>, <0xf9824000 0x800>;
   reg-names = "hc", "core";
   interrupts = <0 123 4>, <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 247>,
     <&gcc 248>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   status = "disabled";
  };

  sdhc_2: mmc@f98a4900 {
   compatible = "qcom,apq8084-sdhci", "qcom,sdhci-msm-v4";
   reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
   reg-names = "hc", "core";
   interrupts = <0 125 4>, <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 251>,
     <&gcc 252>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   status = "disabled";
  };

  spmi_bus: spmi@fc4cf000 {
   compatible = "qcom,spmi-pmic-arb";
   reg-names = "core", "intr", "cnfg";
   reg = <0xfc4cf000 0x1000>,
         <0xfc4cb000 0x1000>,
         <0xfc4ca000 0x1000>;
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };
 };

 smd {
  compatible = "qcom,smd";

  rpm {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs 8 0>;
   qcom,smd-edge = <15>;

   rpm-requests {
    compatible = "qcom,rpm-apq8084";
    qcom,smd-channels = "rpm_requests";

    pma8084-regulators {
     compatible = "qcom,rpm-pma8084-regulators";

     pma8084_s1: s1 {};
     pma8084_s2: s2 {};
     pma8084_s3: s3 {};
     pma8084_s4: s4 {};
     pma8084_s5: s5 {};
     pma8084_s6: s6 {};
     pma8084_s7: s7 {};
     pma8084_s8: s8 {};
     pma8084_s9: s9 {};
     pma8084_s10: s10 {};
     pma8084_s11: s11 {};
     pma8084_s12: s12 {};

     pma8084_l1: l1 {};
     pma8084_l2: l2 {};
     pma8084_l3: l3 {};
     pma8084_l4: l4 {};
     pma8084_l5: l5 {};
     pma8084_l6: l6 {};
     pma8084_l7: l7 {};
     pma8084_l8: l8 {};
     pma8084_l9: l9 {};
     pma8084_l10: l10 {};
     pma8084_l11: l11 {};
     pma8084_l12: l12 {};
     pma8084_l13: l13 {};
     pma8084_l14: l14 {};
     pma8084_l15: l15 {};
     pma8084_l16: l16 {};
     pma8084_l17: l17 {};
     pma8084_l18: l18 {};
     pma8084_l19: l19 {};
     pma8084_l20: l20 {};
     pma8084_l21: l21 {};
     pma8084_l22: l22 {};
     pma8084_l23: l23 {};
     pma8084_l24: l24 {};
     pma8084_l25: l25 {};
     pma8084_l26: l26 {};
     pma8084_l27: l27 {};

     pma8084_lvs1: lvs1 {};
     pma8084_lvs2: lvs2 {};
     pma8084_lvs3: lvs3 {};
     pma8084_lvs4: lvs4 {};

     pma8084_5vs1: 5vs1 {};
    };
   };
  };
 };
};
# 3 "arch/arm/boot/dts/qcom-apq8084-ifc6540.dts" 2
# 1 "arch/arm/boot/dts/qcom-pma8084.dtsi" 1

# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 3 "arch/arm/boot/dts/qcom-pma8084.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 5 "arch/arm/boot/dts/qcom-pma8084.dtsi" 2

&spmi_bus {

 pma8084_0: pma8084@0 {
  compatible = "qcom,pma8084", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>,
         <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 1>;
  };

  pwrkey@800 {
   compatible = "qcom,pm8941-pwrkey";
   reg = <0x800>;
   interrupts = <0x0 0x8 0 (2 | 1)>;
   debounce = <15625>;
   bias-pull-up;
  };

  pma8084_gpios: gpios@c000 {
   compatible = "qcom,pma8084-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pma8084_gpios 0 0 22>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pma8084_mpps: mpps@a000 {
   compatible = "qcom,pma8084-mpp", "qcom,spmi-mpp";
   reg = <0xa000>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&pma8084_mpps 0 0 8>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pma8084_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0 0x24 0 1>;
   #thermal-sensor-cells = <0>;
   io-channels = <&pma8084_vadc 0x08>;
   io-channel-names = "thermal";
  };

  pma8084_vadc: adc@3100 {
   compatible = "qcom,spmi-vadc";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   die_temp {
    reg = <0x08>;
   };
   ref_625mv {
    reg = <0x09>;
   };
   ref_1250v {
    reg = <0x0a>;
   };
   ref_buf_625mv {
    reg = <0x0c>;
   };
   ref_gnd {
    reg = <0x0e>;
   };
   ref_vdd {
    reg = <0x0f>;
   };
  };
 };

 pma8084_1: pma8084@1 {
  compatible = "qcom,pma8084", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 4 "arch/arm/boot/dts/qcom-apq8084-ifc6540.dts" 2

/ {
 model = "Qualcomm APQ8084/IFC6540";
 compatible = "qcom,apq8084-sbc", "qcom,apq8084";

 aliases {
  serial0 = &blsp2_uart2;
  usid0 = &pma8084_0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 soc {
  serial@f995e000 {
   status = "okay";
  };
 };
};

&sdhc_1 {
 bus-width = <8>;
 non-removable;
 status = "okay";
};

&sdhc_2 {
 cd-gpios = <&tlmm 122 1>;
 bus-width = <4>;
};
