

================================================================
== Vitis HLS Report for 'nondf_kernel_heat_x1'
================================================================
* Date:           Sun Sep 18 13:58:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  27817876|  27817876|  92.717 ms|  92.717 ms|  27817876|  27817876|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                     |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_heat_x1_loop_1        |    100416|    100416|      3138|          -|          -|    32|        no|
        | + nondf_kernel_heat_x1_loop_2       |      3136|      3136|        98|          -|          -|    32|        no|
        |  ++ nondf_kernel_heat_x1_loop_3     |        96|        96|         3|          -|          -|    32|        no|
        |- nondf_kernel_heat_x1_loop_4        |   9333620|   9333620|    933362|          -|          -|    10|        no|
        | + nondf_kernel_heat_x1_loop_5       |    933360|    933360|     31112|          -|          -|    30|        no|
        |  ++ nondf_kernel_heat_x1_loop_6     |     31110|     31110|      1037|          -|          -|    30|        no|
        |   +++ nondf_kernel_heat_x1_loop_7   |      1035|      1035|        69|          -|          -|    15|        no|
        |- nondf_kernel_heat_x1_loop_8        |  18378620|  18378620|   1837862|          -|          -|    10|        no|
        | + nondf_kernel_heat_x1_loop_9       |   1837860|   1837860|     61262|          -|          -|    30|        no|
        |  ++ nondf_kernel_heat_x1_loop_10    |     61260|     61260|      2042|          -|          -|    30|        no|
        |   +++ nondf_kernel_heat_x1_loop_11  |      2040|      2040|        68|          -|          -|    30|        no|
        |- nondf_kernel_heat_x1_loop_12       |      5216|      5216|       163|          -|          -|    32|        no|
        | + nondf_kernel_heat_x1_loop_13      |       161|       161|         5|          -|          -|    32|        no|
        +-------------------------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 155
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 
7 --> 8 79 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 10 
79 --> 80 150 
80 --> 81 79 
81 --> 82 80 
82 --> 83 81 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 82 
150 --> 151 
151 --> 152 
152 --> 153 150 
153 --> 154 
154 --> 155 
155 --> 151 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%A_V_0 = alloca i64 1" [./dut.cpp:67]   --->   Operation 156 'alloca' 'A_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%A_V_1 = alloca i64 1" [./dut.cpp:67]   --->   Operation 157 'alloca' 'A_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%B_V_0 = alloca i64 1" [./dut.cpp:68]   --->   Operation 158 'alloca' 'B_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%B_V_1 = alloca i64 1" [./dut.cpp:68]   --->   Operation 159 'alloca' 'B_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln68 = specmemcore void @_ssdm_op_SpecMemCore, i512 %A_V_0, i64 %A_V_1, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:68]   --->   Operation 160 'specmemcore' 'specmemcore_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln69 = specmemcore void @_ssdm_op_SpecMemCore, i512 %B_V_0, i64 %B_V_1, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:69]   --->   Operation 161 'specmemcore' 'specmemcore_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.38ns)   --->   "%br_ln71 = br void" [./dut.cpp:71]   --->   Operation 162 'br' 'br_ln71' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln71, void, i6 0, void" [./dut.cpp:71]   --->   Operation 163 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.70ns)   --->   "%add_ln71 = add i6 %k, i6 1" [./dut.cpp:71]   --->   Operation 164 'add' 'add_ln71' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.61ns)   --->   "%icmp_ln71 = icmp_eq  i6 %k, i6 32" [./dut.cpp:71]   --->   Operation 165 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %.split24, void %.preheader2.preheader" [./dut.cpp:71]   --->   Operation 167 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1305" [./dut.cpp:71]   --->   Operation 168 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i6 %k" [./dut.cpp:74]   --->   Operation 169 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %k, i32 1, i32 4" [./dut.cpp:74]   --->   Operation 170 'partselect' 'lshr_ln' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.38ns)   --->   "%br_ln72 = br void" [./dut.cpp:72]   --->   Operation 171 'br' 'br_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.38>
ST_2 : Operation 172 [1/1] (0.38ns)   --->   "%br_ln79 = br void %.preheader2" [./dut.cpp:79]   --->   Operation 172 'br' 'br_ln79' <Predicate = (icmp_ln71)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln72, void, i6 0, void %.split24" [./dut.cpp:72]   --->   Operation 173 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.70ns)   --->   "%add_ln72 = add i6 %i, i6 1" [./dut.cpp:72]   --->   Operation 174 'add' 'add_ln72' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i, i5 0" [./dut.cpp:74]   --->   Operation 175 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i11 %tmp" [./dut.cpp:72]   --->   Operation 176 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.61ns)   --->   "%icmp_ln72 = icmp_eq  i6 %i, i6 32" [./dut.cpp:72]   --->   Operation 177 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %.split22, void" [./dut.cpp:72]   --->   Operation 179 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1409" [./dut.cpp:72]   --->   Operation 180 'specloopname' 'specloopname_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%empty = trunc i6 %i" [./dut.cpp:72]   --->   Operation 181 'trunc' 'empty' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [./dut.cpp:72]   --->   Operation 182 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.38ns)   --->   "%br_ln73 = br void" [./dut.cpp:73]   --->   Operation 183 'br' 'br_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.38>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 184 'br' 'br_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.92>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln73, void %.split2063136, i6 0, void %.split22" [./dut.cpp:73]   --->   Operation 185 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.70ns)   --->   "%add_ln73 = add i6 %j, i6 1" [./dut.cpp:73]   --->   Operation 186 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i6 %j" [./dut.cpp:74]   --->   Operation 187 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.73ns)   --->   "%add_ln74_1 = add i12 %zext_ln72, i12 %zext_ln74" [./dut.cpp:74]   --->   Operation 188 'add' 'add_ln74_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln74_1, i4 %lshr_ln" [./dut.cpp:74]   --->   Operation 189 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i16 %tmp_1" [./dut.cpp:74]   --->   Operation 190 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%A_V_0_addr = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln74_2" [./dut.cpp:74]   --->   Operation 191 'getelementptr' 'A_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%A_V_1_addr = getelementptr i64 %A_V_1, i64 0, i64 %zext_ln74_2" [./dut.cpp:74]   --->   Operation 192 'getelementptr' 'A_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%B_V_0_addr_1 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln74_2" [./dut.cpp:75]   --->   Operation 193 'getelementptr' 'B_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%B_V_1_addr = getelementptr i64 %B_V_1, i64 0, i64 %zext_ln74_2" [./dut.cpp:75]   --->   Operation 194 'getelementptr' 'B_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %j" [./dut.cpp:73]   --->   Operation 195 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.61ns)   --->   "%icmp_ln73 = icmp_eq  i6 %j, i6 32" [./dut.cpp:73]   --->   Operation 196 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 197 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split20, void" [./dut.cpp:73]   --->   Operation 198 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.72ns)   --->   "%add_ln74 = add i10 %tmp_2, i10 %zext_ln73" [./dut.cpp:74]   --->   Operation 199 'add' 'add_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i10 %add_ln74" [./dut.cpp:74]   --->   Operation 200 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln74_1" [./dut.cpp:74]   --->   Operation 201 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 202 [2/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:74]   --->   Operation 202 'load' 'xout_load' <Predicate = (!icmp_ln73)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 203 'br' 'br_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1171" [./dut.cpp:73]   --->   Operation 204 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:74]   --->   Operation 205 'load' 'xout_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%empty_1858 = trunc i512 %xout_load" [./dut.cpp:74]   --->   Operation 206 'trunc' 'empty_1858' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %trunc_ln74, void %branch2, void %branch3" [./dut.cpp:74]   --->   Operation 207 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.79>
ST_6 : Operation 208 [1/1] (1.79ns)   --->   "%store_ln74 = store i512 %xout_load, i14 %A_V_0_addr" [./dut.cpp:74]   --->   Operation 208 'store' 'store_ln74' <Predicate = (!trunc_ln74)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln74 = br void %.split2063" [./dut.cpp:74]   --->   Operation 209 'br' 'br_ln74' <Predicate = (!trunc_ln74)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (1.79ns)   --->   "%store_ln74 = store i64 %empty_1858, i14 %A_V_1_addr" [./dut.cpp:74]   --->   Operation 210 'store' 'store_ln74' <Predicate = (trunc_ln74)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln74 = br void %.split2063" [./dut.cpp:74]   --->   Operation 211 'br' 'br_ln74' <Predicate = (trunc_ln74)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %trunc_ln74, void %branch18, void %branch19" [./dut.cpp:75]   --->   Operation 212 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (1.79ns)   --->   "%store_ln75 = store i512 %xout_load, i14 %B_V_0_addr_1" [./dut.cpp:75]   --->   Operation 213 'store' 'store_ln75' <Predicate = (!trunc_ln74)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln75 = br void %.split2063136" [./dut.cpp:75]   --->   Operation 214 'br' 'br_ln75' <Predicate = (!trunc_ln74)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (1.79ns)   --->   "%store_ln75 = store i64 %empty_1858, i14 %B_V_1_addr" [./dut.cpp:75]   --->   Operation 215 'store' 'store_ln75' <Predicate = (trunc_ln74)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln75 = br void %.split2063136" [./dut.cpp:75]   --->   Operation 216 'br' 'br_ln75' <Predicate = (trunc_ln74)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 217 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.70>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%t = phi i4 %t_2, void, i4 0, void %.preheader2.preheader"   --->   Operation 218 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.70ns)   --->   "%t_2 = add i4 %t, i4 1" [./dut.cpp:79]   --->   Operation 219 'add' 't_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.65ns)   --->   "%icmp_ln79 = icmp_eq  i4 %t, i4 10" [./dut.cpp:79]   --->   Operation 220 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 221 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split18, void %.preheader1.preheader" [./dut.cpp:79]   --->   Operation 222 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1426" [./dut.cpp:79]   --->   Operation 223 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.38ns)   --->   "%br_ln80 = br void" [./dut.cpp:80]   --->   Operation 224 'br' 'br_ln80' <Predicate = (!icmp_ln79)> <Delay = 0.38>
ST_7 : Operation 225 [1/1] (0.38ns)   --->   "%br_ln88 = br void %.preheader1" [./dut.cpp:88]   --->   Operation 225 'br' 'br_ln88' <Predicate = (icmp_ln79)> <Delay = 0.38>

State 8 <SV = 3> <Delay = 0.70>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %indvars_iv_next43, void, i5 1, void %.split18"   --->   Operation 226 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.63ns)   --->   "%icmp_ln80 = icmp_eq  i5 %i_1, i5 31" [./dut.cpp:80]   --->   Operation 227 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 228 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split16, void" [./dut.cpp:80]   --->   Operation 229 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.70ns)   --->   "%indvars_iv_next43 = add i5 %i_1, i5 1"   --->   Operation 230 'add' 'indvars_iv_next43' <Predicate = (!icmp_ln80)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1402" [./dut.cpp:66]   --->   Operation 231 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.70ns)   --->   "%empty_1859 = add i5 %i_1, i5 31"   --->   Operation 232 'add' 'empty_1859' <Predicate = (!icmp_ln80)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.38ns)   --->   "%br_ln81 = br void" [./dut.cpp:81]   --->   Operation 233 'br' 'br_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.38>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 234 'br' 'br_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.70>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%j_1 = phi i5 %indvars_iv_next39, void, i5 1, void %.split16"   --->   Operation 235 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_1, i5 %j_1, i4 0"   --->   Operation 236 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.63ns)   --->   "%icmp_ln81 = icmp_eq  i5 %j_1, i5 31" [./dut.cpp:81]   --->   Operation 237 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 238 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %.split14, void" [./dut.cpp:81]   --->   Operation 239 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.70ns)   --->   "%indvars_iv_next39 = add i5 %j_1, i5 1"   --->   Operation 240 'add' 'indvars_iv_next39' <Predicate = (!icmp_ln81)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1406" [./dut.cpp:66]   --->   Operation 241 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.70ns)   --->   "%empty_1860 = add i5 %j_1, i5 31"   --->   Operation 242 'add' 'empty_1860' <Predicate = (!icmp_ln81)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (0.38ns)   --->   "%br_ln82 = br void" [./dut.cpp:82]   --->   Operation 243 'br' 'br_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.38>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 244 'br' 'br_ln0' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.79>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%k_1 = phi i5 %add_ln534, void %.split12_ifconv, i5 1, void %.split14"   --->   Operation 245 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i5 %k_1" [./dut.cpp:82]   --->   Operation 246 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.63ns)   --->   "%icmp_ln82 = icmp_eq  i5 %k_1, i5 31" [./dut.cpp:82]   --->   Operation 247 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 248 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %.split12_ifconv, void" [./dut.cpp:82]   --->   Operation 249 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.70ns)   --->   "%add_ln534 = add i5 %k_1, i5 2"   --->   Operation 250 'add' 'add_ln534' <Predicate = (!icmp_ln82)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %k_1, i32 1, i32 4"   --->   Operation 251 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_1, i5 %j_1, i4 %lshr_ln1"   --->   Operation 252 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i14 %tmp_s"   --->   Operation 253 'zext' 'zext_ln534' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%A_V_1_addr_1 = getelementptr i64 %A_V_1, i64 0, i64 %zext_ln534"   --->   Operation 254 'getelementptr' 'A_V_1_addr_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 255 [2/2] (1.79ns)   --->   "%op2 = load i14 %A_V_1_addr_1"   --->   Operation 255 'load' 'op2' <Predicate = (!icmp_ln82)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_10 : Operation 256 [1/1] (0.70ns)   --->   "%add_ln83 = add i5 %k_1, i5 1" [./dut.cpp:83]   --->   Operation 256 'add' 'add_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%lshr_ln534_1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln83, i32 1, i32 4"   --->   Operation 257 'partselect' 'lshr_ln534_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.70ns)   --->   "%add_ln83_1 = add i5 %k_1, i5 31" [./dut.cpp:83]   --->   Operation 258 'add' 'add_ln83_1' <Predicate = (!icmp_ln82)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%lshr_ln534_2 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln83_1, i32 1, i32 4"   --->   Operation 259 'partselect' 'lshr_ln534_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.70ns)   --->   "%add_ln83_2 = add i6 %zext_ln82, i6 2" [./dut.cpp:83]   --->   Operation 260 'add' 'add_ln83_2' <Predicate = (!icmp_ln82)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%lshr_ln534_4 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln83_2, i32 1, i32 5"   --->   Operation 261 'partselect' 'lshr_ln534_4' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln534_11 = zext i5 %lshr_ln534_4"   --->   Operation 262 'zext' 'zext_ln534_11' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.76ns)   --->   "%add_ln534_1 = add i14 %tmp_6, i14 %zext_ln534_11"   --->   Operation 263 'add' 'add_ln534_1' <Predicate = (!icmp_ln82)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 264 'br' 'br_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.79>
ST_11 : Operation 265 [1/2] (1.79ns)   --->   "%op2 = load i14 %A_V_1_addr_1"   --->   Operation 265 'load' 'op2' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_1, i5 %j_1, i4 %lshr_ln534_1"   --->   Operation 266 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln534_5 = zext i14 %tmp_11"   --->   Operation 267 'zext' 'zext_ln534_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%A_V_0_addr_2 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln534_5"   --->   Operation 268 'getelementptr' 'A_V_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [2/2] (1.79ns)   --->   "%A_V_0_load_1 = load i14 %A_V_0_addr_2"   --->   Operation 269 'load' 'A_V_0_load_1' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>

State 12 <SV = 7> <Delay = 2.21>
ST_12 : Operation 270 [5/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 270 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 271 [1/2] (1.79ns)   --->   "%A_V_0_load_1 = load i14 %A_V_0_addr_2"   --->   Operation 271 'load' 'A_V_0_load_1' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%op2_5 = trunc i512 %A_V_0_load_1"   --->   Operation 272 'trunc' 'op2_5' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 2.21>
ST_13 : Operation 273 [4/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 273 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 274 [5/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 274 'uitodp' 'conv_i5' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 9> <Delay = 2.21>
ST_14 : Operation 275 [3/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 275 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 276 [4/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 276 'uitodp' 'conv_i5' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 10> <Delay = 2.21>
ST_15 : Operation 277 [2/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 277 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 278 [3/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 278 'uitodp' 'conv_i5' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 11> <Delay = 2.21>
ST_16 : Operation 279 [1/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 279 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 280 [2/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 280 'uitodp' 'conv_i5' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 12> <Delay = 2.32>
ST_17 : Operation 281 [8/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 281 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 282 [1/5] (2.21ns)   --->   "%conv_i5 = uitodp i64 %op2_5"   --->   Operation 282 'uitodp' 'conv_i5' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %indvars_iv_next43, i5 %j_1, i4 %lshr_ln1"   --->   Operation 283 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln534_1 = zext i14 %tmp_4"   --->   Operation 284 'zext' 'zext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%A_V_1_addr_2 = getelementptr i64 %A_V_1, i64 0, i64 %zext_ln534_1"   --->   Operation 285 'getelementptr' 'A_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_1, i5 %indvars_iv_next39, i4 %lshr_ln1"   --->   Operation 286 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln534_3 = zext i14 %tmp_9"   --->   Operation 287 'zext' 'zext_ln534_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%A_V_1_addr_4 = getelementptr i64 %A_V_1, i64 0, i64 %zext_ln534_3"   --->   Operation 288 'getelementptr' 'A_V_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [7/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 289 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 290 [2/2] (1.79ns)   --->   "%op2_1 = load i14 %A_V_1_addr_2"   --->   Operation 290 'load' 'op2_1' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_18 : Operation 291 [2/2] (1.79ns)   --->   "%op2_3 = load i14 %A_V_1_addr_4"   --->   Operation 291 'load' 'op2_3' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_18 : Operation 292 [8/8] (2.32ns)   --->   "%i_op_assign_s = dmul i64 %conv_i5, i64 2"   --->   Operation 292 'dmul' 'i_op_assign_s' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 2.32>
ST_19 : Operation 293 [6/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 293 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 294 [1/2] (1.79ns)   --->   "%op2_1 = load i14 %A_V_1_addr_2"   --->   Operation 294 'load' 'op2_1' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_19 : Operation 295 [1/2] (1.79ns)   --->   "%op2_3 = load i14 %A_V_1_addr_4"   --->   Operation 295 'load' 'op2_3' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %indvars_iv_next43, i5 %j_1, i4 %lshr_ln534_1"   --->   Operation 296 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln534_6 = zext i14 %tmp_12"   --->   Operation 297 'zext' 'zext_ln534_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%A_V_0_addr_4 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln534_6"   --->   Operation 298 'getelementptr' 'A_V_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_1, i5 %indvars_iv_next39, i4 %lshr_ln534_1"   --->   Operation 299 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln534_8 = zext i14 %tmp_14"   --->   Operation 300 'zext' 'zext_ln534_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%A_V_0_addr_6 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln534_8"   --->   Operation 301 'getelementptr' 'A_V_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 302 [7/8] (2.32ns)   --->   "%i_op_assign_s = dmul i64 %conv_i5, i64 2"   --->   Operation 302 'dmul' 'i_op_assign_s' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 303 [2/2] (1.79ns)   --->   "%A_V_0_load_3 = load i14 %A_V_0_addr_4"   --->   Operation 303 'load' 'A_V_0_load_3' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_19 : Operation 304 [2/2] (1.79ns)   --->   "%A_V_0_load_5 = load i14 %A_V_0_addr_6"   --->   Operation 304 'load' 'A_V_0_load_5' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln534_12 = zext i14 %add_ln534_1"   --->   Operation 305 'zext' 'zext_ln534_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%A_V_1_addr_6 = getelementptr i64 %A_V_1, i64 0, i64 %zext_ln534_12"   --->   Operation 306 'getelementptr' 'A_V_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 307 [2/2] (1.79ns)   --->   "%op2_11 = load i14 %A_V_1_addr_6"   --->   Operation 307 'load' 'op2_11' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 308 [5/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 308 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 309 [5/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 309 'uitodp' 'conv_i1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 310 [5/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 310 'uitodp' 'conv_i3' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 311 [6/8] (2.32ns)   --->   "%i_op_assign_s = dmul i64 %conv_i5, i64 2"   --->   Operation 311 'dmul' 'i_op_assign_s' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [1/2] (1.79ns)   --->   "%A_V_0_load_3 = load i14 %A_V_0_addr_4"   --->   Operation 312 'load' 'A_V_0_load_3' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_20 : Operation 313 [1/1] (0.00ns)   --->   "%op2_7 = trunc i512 %A_V_0_load_3"   --->   Operation 313 'trunc' 'op2_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 314 [1/2] (1.79ns)   --->   "%A_V_0_load_5 = load i14 %A_V_0_addr_6"   --->   Operation 314 'load' 'A_V_0_load_5' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "%op2_9 = trunc i512 %A_V_0_load_5"   --->   Operation 315 'trunc' 'op2_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 316 [1/2] (1.79ns)   --->   "%op2_11 = load i14 %A_V_1_addr_6"   --->   Operation 316 'load' 'op2_11' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>

State 21 <SV = 16> <Delay = 2.32>
ST_21 : Operation 317 [4/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 317 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 318 [4/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 318 'uitodp' 'conv_i1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 319 [4/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 319 'uitodp' 'conv_i3' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 320 [5/8] (2.32ns)   --->   "%i_op_assign_s = dmul i64 %conv_i5, i64 2"   --->   Operation 320 'dmul' 'i_op_assign_s' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 321 [5/5] (2.21ns)   --->   "%conv_i60_1 = uitodp i64 %op2_7"   --->   Operation 321 'uitodp' 'conv_i60_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 322 [5/5] (2.21ns)   --->   "%conv_i127_1 = uitodp i64 %op2_9"   --->   Operation 322 'uitodp' 'conv_i127_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 323 [5/5] (2.21ns)   --->   "%conv_i115_1 = uitodp i64 %op2_11"   --->   Operation 323 'uitodp' 'conv_i115_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 17> <Delay = 2.32>
ST_22 : Operation 324 [3/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 324 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 325 [3/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 325 'uitodp' 'conv_i1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 326 [3/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 326 'uitodp' 'conv_i3' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 327 [4/8] (2.32ns)   --->   "%i_op_assign_s = dmul i64 %conv_i5, i64 2"   --->   Operation 327 'dmul' 'i_op_assign_s' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 328 [4/5] (2.21ns)   --->   "%conv_i60_1 = uitodp i64 %op2_7"   --->   Operation 328 'uitodp' 'conv_i60_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 329 [4/5] (2.21ns)   --->   "%conv_i127_1 = uitodp i64 %op2_9"   --->   Operation 329 'uitodp' 'conv_i127_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 330 [4/5] (2.21ns)   --->   "%conv_i115_1 = uitodp i64 %op2_11"   --->   Operation 330 'uitodp' 'conv_i115_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 18> <Delay = 2.32>
ST_23 : Operation 331 [2/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 331 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [2/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 332 'uitodp' 'conv_i1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 333 [2/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 333 'uitodp' 'conv_i3' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 334 [3/8] (2.32ns)   --->   "%i_op_assign_s = dmul i64 %conv_i5, i64 2"   --->   Operation 334 'dmul' 'i_op_assign_s' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [3/5] (2.21ns)   --->   "%conv_i60_1 = uitodp i64 %op2_7"   --->   Operation 335 'uitodp' 'conv_i60_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 336 [3/5] (2.21ns)   --->   "%conv_i127_1 = uitodp i64 %op2_9"   --->   Operation 336 'uitodp' 'conv_i127_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 337 [3/5] (2.21ns)   --->   "%conv_i115_1 = uitodp i64 %op2_11"   --->   Operation 337 'uitodp' 'conv_i115_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 19> <Delay = 2.32>
ST_24 : Operation 338 [1/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 338 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 339 [1/5] (2.21ns)   --->   "%conv_i1 = uitodp i64 %op2_1"   --->   Operation 339 'uitodp' 'conv_i1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 340 [1/5] (2.21ns)   --->   "%conv_i3 = uitodp i64 %op2_3"   --->   Operation 340 'uitodp' 'conv_i3' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 341 [2/8] (2.32ns)   --->   "%i_op_assign_s = dmul i64 %conv_i5, i64 2"   --->   Operation 341 'dmul' 'i_op_assign_s' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 342 [2/5] (2.21ns)   --->   "%conv_i60_1 = uitodp i64 %op2_7"   --->   Operation 342 'uitodp' 'conv_i60_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 343 [2/5] (2.21ns)   --->   "%conv_i127_1 = uitodp i64 %op2_9"   --->   Operation 343 'uitodp' 'conv_i127_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 344 [2/5] (2.21ns)   --->   "%conv_i115_1 = uitodp i64 %op2_11"   --->   Operation 344 'uitodp' 'conv_i115_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 20> <Delay = 2.32>
ST_25 : Operation 345 [8/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 345 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 346 [8/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 346 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 347 [1/8] (2.32ns)   --->   "%i_op_assign_s = dmul i64 %conv_i5, i64 2"   --->   Operation 347 'dmul' 'i_op_assign_s' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 348 [1/5] (2.21ns)   --->   "%conv_i60_1 = uitodp i64 %op2_7"   --->   Operation 348 'uitodp' 'conv_i60_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 349 [1/5] (2.21ns)   --->   "%conv_i127_1 = uitodp i64 %op2_9"   --->   Operation 349 'uitodp' 'conv_i127_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 350 [1/5] (2.21ns)   --->   "%conv_i115_1 = uitodp i64 %op2_11"   --->   Operation 350 'uitodp' 'conv_i115_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 21> <Delay = 1.90>
ST_26 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %empty_1859, i5 %j_1, i4 %lshr_ln1"   --->   Operation 351 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i14 %tmp_7"   --->   Operation 352 'zext' 'zext_ln534_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 353 [1/1] (0.00ns)   --->   "%A_V_1_addr_3 = getelementptr i64 %A_V_1, i64 0, i64 %zext_ln534_2"   --->   Operation 353 'getelementptr' 'A_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_1, i5 %empty_1860, i4 %lshr_ln1"   --->   Operation 354 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln534_4 = zext i14 %tmp_10"   --->   Operation 355 'zext' 'zext_ln534_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 356 [1/1] (0.00ns)   --->   "%A_V_1_addr_5 = getelementptr i64 %A_V_1, i64 0, i64 %zext_ln534_4"   --->   Operation 356 'getelementptr' 'A_V_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 357 [7/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 357 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 358 [2/2] (1.79ns)   --->   "%op2_2 = load i14 %A_V_1_addr_3"   --->   Operation 358 'load' 'op2_2' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_26 : Operation 359 [7/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 359 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 360 [2/2] (1.79ns)   --->   "%op2_4 = load i14 %A_V_1_addr_5"   --->   Operation 360 'load' 'op2_4' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_26 : Operation 361 [8/8] (1.90ns)   --->   "%i_op_assign_10 = dsub i64 %conv_i60_1, i64 %i_op_assign_s"   --->   Operation 361 'dsub' 'i_op_assign_10' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 362 [8/8] (1.90ns)   --->   "%i_op_assign_11 = dsub i64 %conv_i127_1, i64 %i_op_assign_s"   --->   Operation 362 'dsub' 'i_op_assign_11' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [8/8] (1.90ns)   --->   "%i_op_assign_12 = dsub i64 %conv_i115_1, i64 %i_op_assign_s"   --->   Operation 363 'dsub' 'i_op_assign_12' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 1.90>
ST_27 : Operation 364 [6/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 364 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 365 [1/2] (1.79ns)   --->   "%op2_2 = load i14 %A_V_1_addr_3"   --->   Operation 365 'load' 'op2_2' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_27 : Operation 366 [6/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 366 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 367 [1/2] (1.79ns)   --->   "%op2_4 = load i14 %A_V_1_addr_5"   --->   Operation 367 'load' 'op2_4' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %empty_1859, i5 %j_1, i4 %lshr_ln534_1"   --->   Operation 368 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln534_7 = zext i14 %tmp_13"   --->   Operation 369 'zext' 'zext_ln534_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 370 [1/1] (0.00ns)   --->   "%A_V_0_addr_5 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln534_7"   --->   Operation 370 'getelementptr' 'A_V_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_1, i5 %empty_1860, i4 %lshr_ln534_1"   --->   Operation 371 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln534_9 = zext i14 %tmp_15"   --->   Operation 372 'zext' 'zext_ln534_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%A_V_0_addr_7 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln534_9"   --->   Operation 373 'getelementptr' 'A_V_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [8/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 374 'dsub' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 375 [7/8] (1.90ns)   --->   "%i_op_assign_10 = dsub i64 %conv_i60_1, i64 %i_op_assign_s"   --->   Operation 375 'dsub' 'i_op_assign_10' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [2/2] (1.79ns)   --->   "%A_V_0_load_4 = load i14 %A_V_0_addr_5"   --->   Operation 376 'load' 'A_V_0_load_4' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_27 : Operation 377 [7/8] (1.90ns)   --->   "%i_op_assign_11 = dsub i64 %conv_i127_1, i64 %i_op_assign_s"   --->   Operation 377 'dsub' 'i_op_assign_11' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 378 [2/2] (1.79ns)   --->   "%A_V_0_load_6 = load i14 %A_V_0_addr_7"   --->   Operation 378 'load' 'A_V_0_load_6' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_27 : Operation 379 [7/8] (1.90ns)   --->   "%i_op_assign_12 = dsub i64 %conv_i115_1, i64 %i_op_assign_s"   --->   Operation 379 'dsub' 'i_op_assign_12' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.21>
ST_28 : Operation 380 [5/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 380 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 381 [5/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 381 'uitodp' 'conv_i2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 382 [5/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 382 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 383 [5/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 383 'uitodp' 'conv_i4' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 384 [7/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 384 'dsub' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_1, i5 %j_1, i4 %lshr_ln534_2"   --->   Operation 385 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln534_10 = zext i14 %tmp_16"   --->   Operation 386 'zext' 'zext_ln534_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%A_V_0_addr_3 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln534_10"   --->   Operation 387 'getelementptr' 'A_V_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 388 [2/2] (1.79ns)   --->   "%A_V_0_load_2 = load i14 %A_V_0_addr_3"   --->   Operation 388 'load' 'A_V_0_load_2' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_28 : Operation 389 [6/8] (1.90ns)   --->   "%i_op_assign_10 = dsub i64 %conv_i60_1, i64 %i_op_assign_s"   --->   Operation 389 'dsub' 'i_op_assign_10' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 390 [1/2] (1.79ns)   --->   "%A_V_0_load_4 = load i14 %A_V_0_addr_5"   --->   Operation 390 'load' 'A_V_0_load_4' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%op2_8 = trunc i512 %A_V_0_load_4"   --->   Operation 391 'trunc' 'op2_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [6/8] (1.90ns)   --->   "%i_op_assign_11 = dsub i64 %conv_i127_1, i64 %i_op_assign_s"   --->   Operation 392 'dsub' 'i_op_assign_11' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 393 [1/2] (1.79ns)   --->   "%A_V_0_load_6 = load i14 %A_V_0_addr_7"   --->   Operation 393 'load' 'A_V_0_load_6' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_28 : Operation 394 [1/1] (0.00ns)   --->   "%op2_10 = trunc i512 %A_V_0_load_6"   --->   Operation 394 'trunc' 'op2_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 395 [6/8] (1.90ns)   --->   "%i_op_assign_12 = dsub i64 %conv_i115_1, i64 %i_op_assign_s"   --->   Operation 395 'dsub' 'i_op_assign_12' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 2.21>
ST_29 : Operation 396 [4/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 396 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [4/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 397 'uitodp' 'conv_i2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 398 [4/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 398 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 399 [4/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 399 'uitodp' 'conv_i4' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 400 [6/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 400 'dsub' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 401 [1/2] (1.79ns)   --->   "%A_V_0_load_2 = load i14 %A_V_0_addr_3"   --->   Operation 401 'load' 'A_V_0_load_2' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%op2_6 = trunc i512 %A_V_0_load_2"   --->   Operation 402 'trunc' 'op2_6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 403 [5/8] (1.90ns)   --->   "%i_op_assign_10 = dsub i64 %conv_i60_1, i64 %i_op_assign_s"   --->   Operation 403 'dsub' 'i_op_assign_10' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 404 [5/5] (2.21ns)   --->   "%conv_i103_1 = uitodp i64 %op2_8"   --->   Operation 404 'uitodp' 'conv_i103_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 405 [5/8] (1.90ns)   --->   "%i_op_assign_11 = dsub i64 %conv_i127_1, i64 %i_op_assign_s"   --->   Operation 405 'dsub' 'i_op_assign_11' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 406 [5/5] (2.21ns)   --->   "%conv_i123_1 = uitodp i64 %op2_10"   --->   Operation 406 'uitodp' 'conv_i123_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 407 [5/8] (1.90ns)   --->   "%i_op_assign_12 = dsub i64 %conv_i115_1, i64 %i_op_assign_s"   --->   Operation 407 'dsub' 'i_op_assign_12' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 2.21>
ST_30 : Operation 408 [3/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 408 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 409 [3/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 409 'uitodp' 'conv_i2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 410 [3/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 410 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 411 [3/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 411 'uitodp' 'conv_i4' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 412 [5/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 412 'dsub' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 413 [5/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 413 'uitodp' 'conv_i6' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 414 [4/8] (1.90ns)   --->   "%i_op_assign_10 = dsub i64 %conv_i60_1, i64 %i_op_assign_s"   --->   Operation 414 'dsub' 'i_op_assign_10' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 415 [4/5] (2.21ns)   --->   "%conv_i103_1 = uitodp i64 %op2_8"   --->   Operation 415 'uitodp' 'conv_i103_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 416 [4/8] (1.90ns)   --->   "%i_op_assign_11 = dsub i64 %conv_i127_1, i64 %i_op_assign_s"   --->   Operation 416 'dsub' 'i_op_assign_11' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 417 [4/5] (2.21ns)   --->   "%conv_i123_1 = uitodp i64 %op2_10"   --->   Operation 417 'uitodp' 'conv_i123_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 418 [4/8] (1.90ns)   --->   "%i_op_assign_12 = dsub i64 %conv_i115_1, i64 %i_op_assign_s"   --->   Operation 418 'dsub' 'i_op_assign_12' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 2.21>
ST_31 : Operation 419 [2/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 419 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 420 [2/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 420 'uitodp' 'conv_i2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 421 [2/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 421 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 422 [2/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 422 'uitodp' 'conv_i4' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 423 [4/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 423 'dsub' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 424 [4/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 424 'uitodp' 'conv_i6' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 425 [3/8] (1.90ns)   --->   "%i_op_assign_10 = dsub i64 %conv_i60_1, i64 %i_op_assign_s"   --->   Operation 425 'dsub' 'i_op_assign_10' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 426 [3/5] (2.21ns)   --->   "%conv_i103_1 = uitodp i64 %op2_8"   --->   Operation 426 'uitodp' 'conv_i103_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 427 [3/8] (1.90ns)   --->   "%i_op_assign_11 = dsub i64 %conv_i127_1, i64 %i_op_assign_s"   --->   Operation 427 'dsub' 'i_op_assign_11' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 428 [3/5] (2.21ns)   --->   "%conv_i123_1 = uitodp i64 %op2_10"   --->   Operation 428 'uitodp' 'conv_i123_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 429 [3/8] (1.90ns)   --->   "%i_op_assign_12 = dsub i64 %conv_i115_1, i64 %i_op_assign_s"   --->   Operation 429 'dsub' 'i_op_assign_12' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 2.21>
ST_32 : Operation 430 [1/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i1, i64 %i_op_assign"   --->   Operation 430 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 431 [1/5] (2.21ns)   --->   "%conv_i2 = uitodp i64 %op2_2"   --->   Operation 431 'uitodp' 'conv_i2' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 432 [1/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i3, i64 %i_op_assign"   --->   Operation 432 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 433 [1/5] (2.21ns)   --->   "%conv_i4 = uitodp i64 %op2_4"   --->   Operation 433 'uitodp' 'conv_i4' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 434 [3/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 434 'dsub' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 435 [3/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 435 'uitodp' 'conv_i6' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 436 [2/8] (1.90ns)   --->   "%i_op_assign_10 = dsub i64 %conv_i60_1, i64 %i_op_assign_s"   --->   Operation 436 'dsub' 'i_op_assign_10' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 437 [2/5] (2.21ns)   --->   "%conv_i103_1 = uitodp i64 %op2_8"   --->   Operation 437 'uitodp' 'conv_i103_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 438 [2/8] (1.90ns)   --->   "%i_op_assign_11 = dsub i64 %conv_i127_1, i64 %i_op_assign_s"   --->   Operation 438 'dsub' 'i_op_assign_11' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 439 [2/5] (2.21ns)   --->   "%conv_i123_1 = uitodp i64 %op2_10"   --->   Operation 439 'uitodp' 'conv_i123_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 440 [2/8] (1.90ns)   --->   "%i_op_assign_12 = dsub i64 %conv_i115_1, i64 %i_op_assign_s"   --->   Operation 440 'dsub' 'i_op_assign_12' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 2.21>
ST_33 : Operation 441 [8/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 441 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 442 [8/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 442 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 443 [2/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 443 'dsub' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 444 [2/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 444 'uitodp' 'conv_i6' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 445 [1/8] (1.90ns)   --->   "%i_op_assign_10 = dsub i64 %conv_i60_1, i64 %i_op_assign_s"   --->   Operation 445 'dsub' 'i_op_assign_10' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 446 [1/5] (2.21ns)   --->   "%conv_i103_1 = uitodp i64 %op2_8"   --->   Operation 446 'uitodp' 'conv_i103_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 447 [1/8] (1.90ns)   --->   "%i_op_assign_11 = dsub i64 %conv_i127_1, i64 %i_op_assign_s"   --->   Operation 447 'dsub' 'i_op_assign_11' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 448 [1/5] (2.21ns)   --->   "%conv_i123_1 = uitodp i64 %op2_10"   --->   Operation 448 'uitodp' 'conv_i123_1' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 449 [1/8] (1.90ns)   --->   "%i_op_assign_12 = dsub i64 %conv_i115_1, i64 %i_op_assign_s"   --->   Operation 449 'dsub' 'i_op_assign_12' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 2.21>
ST_34 : Operation 450 [7/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 450 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 451 [7/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 451 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 452 [1/8] (1.90ns)   --->   "%i_op_assign_3 = dsub i64 %conv_i5, i64 %i_op_assign"   --->   Operation 452 'dsub' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 453 [1/5] (2.21ns)   --->   "%conv_i6 = uitodp i64 %op2_6"   --->   Operation 453 'uitodp' 'conv_i6' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 454 [8/8] (1.90ns)   --->   "%add_i104_1 = dadd i64 %i_op_assign_10, i64 %conv_i103_1"   --->   Operation 454 'dadd' 'add_i104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 455 [8/8] (1.90ns)   --->   "%add_i124_1 = dadd i64 %i_op_assign_11, i64 %conv_i123_1"   --->   Operation 455 'dadd' 'add_i124_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 1.90>
ST_35 : Operation 456 [6/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 456 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 457 [6/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 457 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 458 [8/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 458 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 459 [7/8] (1.90ns)   --->   "%add_i104_1 = dadd i64 %i_op_assign_10, i64 %conv_i103_1"   --->   Operation 459 'dadd' 'add_i104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 460 [7/8] (1.90ns)   --->   "%add_i124_1 = dadd i64 %i_op_assign_11, i64 %conv_i123_1"   --->   Operation 460 'dadd' 'add_i124_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 1.90>
ST_36 : Operation 461 [5/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 461 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 462 [5/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 462 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 463 [7/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 463 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 464 [6/8] (1.90ns)   --->   "%add_i104_1 = dadd i64 %i_op_assign_10, i64 %conv_i103_1"   --->   Operation 464 'dadd' 'add_i104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 465 [6/8] (1.90ns)   --->   "%add_i124_1 = dadd i64 %i_op_assign_11, i64 %conv_i123_1"   --->   Operation 465 'dadd' 'add_i124_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 1.90>
ST_37 : Operation 466 [4/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 466 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 467 [4/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 467 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 468 [6/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 468 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 469 [5/8] (1.90ns)   --->   "%add_i104_1 = dadd i64 %i_op_assign_10, i64 %conv_i103_1"   --->   Operation 469 'dadd' 'add_i104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 470 [5/8] (1.90ns)   --->   "%add_i124_1 = dadd i64 %i_op_assign_11, i64 %conv_i123_1"   --->   Operation 470 'dadd' 'add_i124_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 1.90>
ST_38 : Operation 471 [3/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 471 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 472 [3/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 472 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 473 [5/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 473 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 474 [4/8] (1.90ns)   --->   "%add_i104_1 = dadd i64 %i_op_assign_10, i64 %conv_i103_1"   --->   Operation 474 'dadd' 'add_i104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 475 [4/8] (1.90ns)   --->   "%add_i124_1 = dadd i64 %i_op_assign_11, i64 %conv_i123_1"   --->   Operation 475 'dadd' 'add_i124_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 1.90>
ST_39 : Operation 476 [2/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 476 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 477 [2/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 477 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 478 [4/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 478 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 479 [3/8] (1.90ns)   --->   "%add_i104_1 = dadd i64 %i_op_assign_10, i64 %conv_i103_1"   --->   Operation 479 'dadd' 'add_i104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 480 [3/8] (1.90ns)   --->   "%add_i124_1 = dadd i64 %i_op_assign_11, i64 %conv_i123_1"   --->   Operation 480 'dadd' 'add_i124_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 1.90>
ST_40 : Operation 481 [1/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_1, i64 %conv_i2"   --->   Operation 481 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 482 [1/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_2, i64 %conv_i4"   --->   Operation 482 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 483 [3/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 483 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 484 [2/8] (1.90ns)   --->   "%add_i104_1 = dadd i64 %i_op_assign_10, i64 %conv_i103_1"   --->   Operation 484 'dadd' 'add_i104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 485 [2/8] (1.90ns)   --->   "%add_i124_1 = dadd i64 %i_op_assign_11, i64 %conv_i123_1"   --->   Operation 485 'dadd' 'add_i124_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 2.32>
ST_41 : Operation 486 [8/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 486 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 487 [8/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 487 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 488 [2/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 488 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 489 [1/8] (1.90ns)   --->   "%add_i104_1 = dadd i64 %i_op_assign_10, i64 %conv_i103_1"   --->   Operation 489 'dadd' 'add_i104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 490 [1/8] (1.90ns)   --->   "%add_i124_1 = dadd i64 %i_op_assign_11, i64 %conv_i123_1"   --->   Operation 490 'dadd' 'add_i124_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 2.32>
ST_42 : Operation 491 [7/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 491 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 492 [7/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 492 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 493 [1/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_3, i64 %conv_i6"   --->   Operation 493 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 494 [8/8] (2.32ns)   --->   "%mul79_1 = dmul i64 %add_i104_1, i64 0.125" [./dut.cpp:83]   --->   Operation 494 'dmul' 'mul79_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 495 [8/8] (2.32ns)   --->   "%mul103_1 = dmul i64 %add_i124_1, i64 0.125" [./dut.cpp:83]   --->   Operation 495 'dmul' 'mul103_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 496 [8/8] (1.90ns)   --->   "%add_i112_1 = dadd i64 %i_op_assign_12, i64 %conv_i"   --->   Operation 496 'dadd' 'add_i112_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 2.32>
ST_43 : Operation 497 [6/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 497 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 498 [6/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 498 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 499 [7/8] (2.32ns)   --->   "%mul79_1 = dmul i64 %add_i104_1, i64 0.125" [./dut.cpp:83]   --->   Operation 499 'dmul' 'mul79_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 500 [7/8] (2.32ns)   --->   "%mul103_1 = dmul i64 %add_i124_1, i64 0.125" [./dut.cpp:83]   --->   Operation 500 'dmul' 'mul103_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 501 [7/8] (1.90ns)   --->   "%add_i112_1 = dadd i64 %i_op_assign_12, i64 %conv_i"   --->   Operation 501 'dadd' 'add_i112_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 2.32>
ST_44 : Operation 502 [5/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 502 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 503 [5/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 503 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 504 [6/8] (2.32ns)   --->   "%mul79_1 = dmul i64 %add_i104_1, i64 0.125" [./dut.cpp:83]   --->   Operation 504 'dmul' 'mul79_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 505 [6/8] (2.32ns)   --->   "%mul103_1 = dmul i64 %add_i124_1, i64 0.125" [./dut.cpp:83]   --->   Operation 505 'dmul' 'mul103_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 506 [6/8] (1.90ns)   --->   "%add_i112_1 = dadd i64 %i_op_assign_12, i64 %conv_i"   --->   Operation 506 'dadd' 'add_i112_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 2.32>
ST_45 : Operation 507 [4/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 507 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 508 [4/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 508 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 509 [5/8] (2.32ns)   --->   "%mul79_1 = dmul i64 %add_i104_1, i64 0.125" [./dut.cpp:83]   --->   Operation 509 'dmul' 'mul79_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 510 [5/8] (2.32ns)   --->   "%mul103_1 = dmul i64 %add_i124_1, i64 0.125" [./dut.cpp:83]   --->   Operation 510 'dmul' 'mul103_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 511 [5/8] (1.90ns)   --->   "%add_i112_1 = dadd i64 %i_op_assign_12, i64 %conv_i"   --->   Operation 511 'dadd' 'add_i112_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 2.32>
ST_46 : Operation 512 [3/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 512 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 513 [3/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 513 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 514 [4/8] (2.32ns)   --->   "%mul79_1 = dmul i64 %add_i104_1, i64 0.125" [./dut.cpp:83]   --->   Operation 514 'dmul' 'mul79_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 515 [4/8] (2.32ns)   --->   "%mul103_1 = dmul i64 %add_i124_1, i64 0.125" [./dut.cpp:83]   --->   Operation 515 'dmul' 'mul103_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 516 [4/8] (1.90ns)   --->   "%add_i112_1 = dadd i64 %i_op_assign_12, i64 %conv_i"   --->   Operation 516 'dadd' 'add_i112_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 2.32>
ST_47 : Operation 517 [2/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 517 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 518 [2/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 518 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 519 [3/8] (2.32ns)   --->   "%mul79_1 = dmul i64 %add_i104_1, i64 0.125" [./dut.cpp:83]   --->   Operation 519 'dmul' 'mul79_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 520 [3/8] (2.32ns)   --->   "%mul103_1 = dmul i64 %add_i124_1, i64 0.125" [./dut.cpp:83]   --->   Operation 520 'dmul' 'mul103_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 521 [3/8] (1.90ns)   --->   "%add_i112_1 = dadd i64 %i_op_assign_12, i64 %conv_i"   --->   Operation 521 'dadd' 'add_i112_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 2.32>
ST_48 : Operation 522 [1/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:83]   --->   Operation 522 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 523 [1/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:83]   --->   Operation 523 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 524 [2/8] (2.32ns)   --->   "%mul79_1 = dmul i64 %add_i104_1, i64 0.125" [./dut.cpp:83]   --->   Operation 524 'dmul' 'mul79_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 525 [2/8] (2.32ns)   --->   "%mul103_1 = dmul i64 %add_i124_1, i64 0.125" [./dut.cpp:83]   --->   Operation 525 'dmul' 'mul103_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 526 [2/8] (1.90ns)   --->   "%add_i112_1 = dadd i64 %i_op_assign_12, i64 %conv_i"   --->   Operation 526 'dadd' 'add_i112_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 2.32>
ST_49 : Operation 527 [8/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 527 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 528 [8/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 528 'dmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 529 [1/8] (2.32ns)   --->   "%mul79_1 = dmul i64 %add_i104_1, i64 0.125" [./dut.cpp:83]   --->   Operation 529 'dmul' 'mul79_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 530 [1/8] (2.32ns)   --->   "%mul103_1 = dmul i64 %add_i124_1, i64 0.125" [./dut.cpp:83]   --->   Operation 530 'dmul' 'mul103_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 531 [1/8] (1.90ns)   --->   "%add_i112_1 = dadd i64 %i_op_assign_12, i64 %conv_i"   --->   Operation 531 'dadd' 'add_i112_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 2.32>
ST_50 : Operation 532 [7/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 532 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 533 [7/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 533 'dmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 534 [8/8] (1.90ns)   --->   "%add104_1 = dadd i64 %mul79_1, i64 %mul103_1" [./dut.cpp:83]   --->   Operation 534 'dadd' 'add104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 535 [8/8] (2.32ns)   --->   "%mul128_1 = dmul i64 %add_i112_1, i64 0.125" [./dut.cpp:83]   --->   Operation 535 'dmul' 'mul128_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 2.32>
ST_51 : Operation 536 [6/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 536 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 537 [6/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 537 'dmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 538 [7/8] (1.90ns)   --->   "%add104_1 = dadd i64 %mul79_1, i64 %mul103_1" [./dut.cpp:83]   --->   Operation 538 'dadd' 'add104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 539 [7/8] (2.32ns)   --->   "%mul128_1 = dmul i64 %add_i112_1, i64 0.125" [./dut.cpp:83]   --->   Operation 539 'dmul' 'mul128_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 2.32>
ST_52 : Operation 540 [5/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 540 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 541 [5/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 541 'dmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 542 [6/8] (1.90ns)   --->   "%add104_1 = dadd i64 %mul79_1, i64 %mul103_1" [./dut.cpp:83]   --->   Operation 542 'dadd' 'add104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 543 [6/8] (2.32ns)   --->   "%mul128_1 = dmul i64 %add_i112_1, i64 0.125" [./dut.cpp:83]   --->   Operation 543 'dmul' 'mul128_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 2.32>
ST_53 : Operation 544 [4/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 544 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 545 [4/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 545 'dmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 546 [5/8] (1.90ns)   --->   "%add104_1 = dadd i64 %mul79_1, i64 %mul103_1" [./dut.cpp:83]   --->   Operation 546 'dadd' 'add104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 547 [5/8] (2.32ns)   --->   "%mul128_1 = dmul i64 %add_i112_1, i64 0.125" [./dut.cpp:83]   --->   Operation 547 'dmul' 'mul128_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 2.32>
ST_54 : Operation 548 [3/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 548 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 549 [3/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 549 'dmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 550 [4/8] (1.90ns)   --->   "%add104_1 = dadd i64 %mul79_1, i64 %mul103_1" [./dut.cpp:83]   --->   Operation 550 'dadd' 'add104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 551 [4/8] (2.32ns)   --->   "%mul128_1 = dmul i64 %add_i112_1, i64 0.125" [./dut.cpp:83]   --->   Operation 551 'dmul' 'mul128_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 2.32>
ST_55 : Operation 552 [2/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 552 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 553 [2/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 553 'dmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 554 [3/8] (1.90ns)   --->   "%add104_1 = dadd i64 %mul79_1, i64 %mul103_1" [./dut.cpp:83]   --->   Operation 554 'dadd' 'add104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 555 [3/8] (2.32ns)   --->   "%mul128_1 = dmul i64 %add_i112_1, i64 0.125" [./dut.cpp:83]   --->   Operation 555 'dmul' 'mul128_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 2.32>
ST_56 : Operation 556 [1/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [./dut.cpp:83]   --->   Operation 556 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 557 [1/8] (2.32ns)   --->   "%mul2 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:83]   --->   Operation 557 'dmul' 'mul2' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 558 [2/8] (1.90ns)   --->   "%add104_1 = dadd i64 %mul79_1, i64 %mul103_1" [./dut.cpp:83]   --->   Operation 558 'dadd' 'add104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 559 [2/8] (2.32ns)   --->   "%mul128_1 = dmul i64 %add_i112_1, i64 0.125" [./dut.cpp:83]   --->   Operation 559 'dmul' 'mul128_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 2.32>
ST_57 : Operation 560 [8/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 560 'dadd' 'i_op_assign_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 561 [1/8] (1.90ns)   --->   "%add104_1 = dadd i64 %mul79_1, i64 %mul103_1" [./dut.cpp:83]   --->   Operation 561 'dadd' 'add104_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 562 [1/8] (2.32ns)   --->   "%mul128_1 = dmul i64 %add_i112_1, i64 0.125" [./dut.cpp:83]   --->   Operation 562 'dmul' 'mul128_1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 1.90>
ST_58 : Operation 563 [7/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 563 'dadd' 'i_op_assign_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 564 [8/8] (1.90ns)   --->   "%i_op_assign_13 = dadd i64 %add104_1, i64 %mul128_1" [./dut.cpp:83]   --->   Operation 564 'dadd' 'i_op_assign_13' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 1.90>
ST_59 : Operation 565 [6/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 565 'dadd' 'i_op_assign_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 566 [7/8] (1.90ns)   --->   "%i_op_assign_13 = dadd i64 %add104_1, i64 %mul128_1" [./dut.cpp:83]   --->   Operation 566 'dadd' 'i_op_assign_13' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 1.90>
ST_60 : Operation 567 [5/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 567 'dadd' 'i_op_assign_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 568 [6/8] (1.90ns)   --->   "%i_op_assign_13 = dadd i64 %add104_1, i64 %mul128_1" [./dut.cpp:83]   --->   Operation 568 'dadd' 'i_op_assign_13' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 1.90>
ST_61 : Operation 569 [4/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 569 'dadd' 'i_op_assign_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 570 [5/8] (1.90ns)   --->   "%i_op_assign_13 = dadd i64 %add104_1, i64 %mul128_1" [./dut.cpp:83]   --->   Operation 570 'dadd' 'i_op_assign_13' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 1.90>
ST_62 : Operation 571 [3/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 571 'dadd' 'i_op_assign_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 572 [4/8] (1.90ns)   --->   "%i_op_assign_13 = dadd i64 %add104_1, i64 %mul128_1" [./dut.cpp:83]   --->   Operation 572 'dadd' 'i_op_assign_13' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 1.90>
ST_63 : Operation 573 [2/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 573 'dadd' 'i_op_assign_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 574 [3/8] (1.90ns)   --->   "%i_op_assign_13 = dadd i64 %add104_1, i64 %mul128_1" [./dut.cpp:83]   --->   Operation 574 'dadd' 'i_op_assign_13' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 1.90>
ST_64 : Operation 575 [1/8] (1.90ns)   --->   "%i_op_assign_4 = dadd i64 %add, i64 %mul2" [./dut.cpp:83]   --->   Operation 575 'dadd' 'i_op_assign_4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 576 [2/8] (1.90ns)   --->   "%i_op_assign_13 = dadd i64 %add104_1, i64 %mul128_1" [./dut.cpp:83]   --->   Operation 576 'dadd' 'i_op_assign_13' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 1.90>
ST_65 : Operation 577 [8/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 577 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 578 [1/8] (1.90ns)   --->   "%i_op_assign_13 = dadd i64 %add104_1, i64 %mul128_1" [./dut.cpp:83]   --->   Operation 578 'dadd' 'i_op_assign_13' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 1.90>
ST_66 : Operation 579 [7/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 579 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 580 [8/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_13, i64 %conv_i5"   --->   Operation 580 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 1.90>
ST_67 : Operation 581 [6/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 581 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 582 [7/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_13, i64 %conv_i5"   --->   Operation 582 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 1.90>
ST_68 : Operation 583 [5/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 583 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 584 [6/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_13, i64 %conv_i5"   --->   Operation 584 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 1.90>
ST_69 : Operation 585 [4/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 585 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 586 [5/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_13, i64 %conv_i5"   --->   Operation 586 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 1.90>
ST_70 : Operation 587 [3/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 587 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 588 [4/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_13, i64 %conv_i5"   --->   Operation 588 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 1.90>
ST_71 : Operation 589 [2/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 589 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 590 [3/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_13, i64 %conv_i5"   --->   Operation 590 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 1.90>
ST_72 : Operation 591 [1/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_4, i64 %conv_i"   --->   Operation 591 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 592 [2/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_13, i64 %conv_i5"   --->   Operation 592 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 1.90>
ST_73 : Operation 593 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 593 'bitcast' 'reg' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i64 %reg"   --->   Operation 594 'trunc' 'trunc_ln306' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 595 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 595 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 596 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 596 'partselect' 'exp' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %exp"   --->   Operation 597 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i64 %reg"   --->   Operation 598 'trunc' 'trunc_ln315' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 599 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315"   --->   Operation 599 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 600 [1/1] (1.05ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0"   --->   Operation 600 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 601 [1/1] (0.74ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln311"   --->   Operation 601 'sub' 'sh_amt' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i12 %sh_amt"   --->   Operation 602 'trunc' 'trunc_ln326' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 603 [1/1] (0.61ns)   --->   "%icmp_ln327 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 603 'icmp' 'icmp_ln327' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 604 [1/1] (0.62ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 604 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 605 [1/1] (0.62ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 605 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%xor_ln323 = xor i1 %icmp_ln323, i1 1"   --->   Operation 606 'xor' 'xor_ln323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323"   --->   Operation 607 'and' 'and_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 608 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln327 = select i1 %and_ln327, i53 %p_Result_1, i53 0"   --->   Operation 608 'select' 'select_ln327' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 609 [1/1] (0.12ns)   --->   "%or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327"   --->   Operation 609 'or' 'or_ln327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 610 [1/8] (1.90ns)   --->   "%val_1 = dadd i64 %i_op_assign_13, i64 %conv_i5"   --->   Operation 610 'dadd' 'val_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 2.38>
ST_74 : Operation 611 [1/1] (0.72ns)   --->   "%sh_amt_1 = sub i10 0, i10 %trunc_ln326"   --->   Operation 611 'sub' 'sh_amt_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_1, i32 9"   --->   Operation 612 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331 = trunc i12 %sh_amt"   --->   Operation 613 'trunc' 'trunc_ln331' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331cast = zext i6 %trunc_ln331"   --->   Operation 614 'zext' 'trunc_ln331cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%lshr_ln331 = lshr i53 %p_Result_1, i53 %trunc_ln331cast"   --->   Operation 615 'lshr' 'lshr_ln331' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln338 = zext i53 %p_Result_1"   --->   Operation 616 'zext' 'zext_ln338' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln339 = zext i10 %sh_amt_1"   --->   Operation 617 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%shl_ln339 = shl i512 %zext_ln338, i512 %zext_ln339"   --->   Operation 618 'shl' 'shl_ln339' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%trunc_ln340 = trunc i512 %shl_ln339"   --->   Operation 619 'trunc' 'trunc_ln340' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln329)   --->   "%xor_ln327 = xor i1 %or_ln327, i1 1"   --->   Operation 620 'xor' 'xor_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 621 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327"   --->   Operation 621 'and' 'and_ln329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %and_ln329, i1 %icmp_ln330"   --->   Operation 622 'and' 'and_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 623 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i53 %lshr_ln331, i53 %select_ln327"   --->   Operation 623 'select' 'select_ln330' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln329 = zext i53 %select_ln330"   --->   Operation 624 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%or_ln329 = or i1 %or_ln327, i1 %icmp_ln329"   --->   Operation 625 'or' 'or_ln329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%or_ln337 = or i1 %tmp_18, i1 %or_ln329"   --->   Operation 626 'or' 'or_ln337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 627 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln337 = select i1 %or_ln337, i64 %zext_ln329, i64 %trunc_ln340"   --->   Operation 627 'select' 'select_ln337' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 628 [1/1] (0.00ns)   --->   "%reg_1 = bitcast i64 %val_1"   --->   Operation 628 'bitcast' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln306_1 = trunc i64 %reg_1"   --->   Operation 629 'trunc' 'trunc_ln306_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 630 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_1, i32 63"   --->   Operation 630 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 631 [1/1] (0.00ns)   --->   "%exp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_1, i32 52, i32 62"   --->   Operation 631 'partselect' 'exp_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i11 %exp_1"   --->   Operation 632 'zext' 'zext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln315_1 = trunc i64 %reg_1"   --->   Operation 633 'trunc' 'trunc_ln315_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 634 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_1"   --->   Operation 634 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 635 [1/1] (1.05ns)   --->   "%icmp_ln323_2 = icmp_eq  i63 %trunc_ln306_1, i63 0"   --->   Operation 635 'icmp' 'icmp_ln323_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 636 [1/1] (0.74ns)   --->   "%sh_amt_2 = sub i12 1075, i12 %zext_ln311_1"   --->   Operation 636 'sub' 'sh_amt_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln326_1 = trunc i12 %sh_amt_2"   --->   Operation 637 'trunc' 'trunc_ln326_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 638 [1/1] (0.61ns)   --->   "%icmp_ln327_2 = icmp_eq  i11 %exp_1, i11 1075"   --->   Operation 638 'icmp' 'icmp_ln327_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 639 [1/1] (0.62ns)   --->   "%icmp_ln329_2 = icmp_sgt  i12 %sh_amt_2, i12 0"   --->   Operation 639 'icmp' 'icmp_ln329_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 640 [1/1] (0.62ns)   --->   "%icmp_ln330_2 = icmp_slt  i12 %sh_amt_2, i12 54"   --->   Operation 640 'icmp' 'icmp_ln330_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%xor_ln323_1 = xor i1 %icmp_ln323_2, i1 1"   --->   Operation 641 'xor' 'xor_ln323_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_1)   --->   "%and_ln327_1 = and i1 %icmp_ln327_2, i1 %xor_ln323_1"   --->   Operation 642 'and' 'and_ln327_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 643 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln327_1 = select i1 %and_ln327_1, i53 %p_Result_3, i53 0"   --->   Operation 643 'select' 'select_ln327_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 644 [1/1] (0.12ns)   --->   "%or_ln327_1 = or i1 %icmp_ln323_2, i1 %icmp_ln327_2"   --->   Operation 644 'or' 'or_ln327_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 70> <Delay = 2.38>
ST_75 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%xor_ln330 = xor i1 %icmp_ln330, i1 1"   --->   Operation 645 'xor' 'xor_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%and_ln330_1 = and i1 %and_ln329, i1 %xor_ln330"   --->   Operation 646 'and' 'and_ln330_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%or_ln330 = or i1 %and_ln330_1, i1 %icmp_ln323"   --->   Operation 647 'or' 'or_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 648 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln330_1 = select i1 %or_ln330, i64 0, i64 %select_ln337"   --->   Operation 648 'select' 'select_ln330_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 649 [1/1] (1.14ns)   --->   "%sub_ln455 = sub i64 0, i64 %select_ln330_1"   --->   Operation 649 'sub' 'sub_ln455' <Predicate = (p_Result_s)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 650 [1/1] (0.41ns)   --->   "%select_ln345 = select i1 %p_Result_s, i64 %sub_ln455, i64 %select_ln330_1"   --->   Operation 650 'select' 'select_ln345' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%zext_ln328 = zext i53 %p_Result_3"   --->   Operation 651 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 652 [1/1] (0.72ns)   --->   "%sh_amt_3 = sub i10 0, i10 %trunc_ln326_1"   --->   Operation 652 'sub' 'sh_amt_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_3, i32 9"   --->   Operation 653 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%trunc_ln331_1 = trunc i12 %sh_amt_2"   --->   Operation 654 'trunc' 'trunc_ln331_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%trunc_ln331_1cast = zext i6 %trunc_ln331_1"   --->   Operation 655 'zext' 'trunc_ln331_1cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%lshr_ln331_1 = lshr i53 %p_Result_3, i53 %trunc_ln331_1cast"   --->   Operation 656 'lshr' 'lshr_ln331_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%zext_ln339_2 = zext i10 %sh_amt_3"   --->   Operation 657 'zext' 'zext_ln339_2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%shl_ln339_2 = shl i512 %zext_ln328, i512 %zext_ln339_2"   --->   Operation 658 'shl' 'shl_ln339_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln329_1)   --->   "%xor_ln327_1 = xor i1 %or_ln327_1, i1 1"   --->   Operation 659 'xor' 'xor_ln327_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 660 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln329_1 = and i1 %icmp_ln329_2, i1 %xor_ln327_1"   --->   Operation 660 'and' 'and_ln329_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%and_ln330_2 = and i1 %and_ln329_1, i1 %icmp_ln330_2"   --->   Operation 661 'and' 'and_ln330_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 662 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln330_2 = select i1 %and_ln330_2, i53 %lshr_ln331_1, i53 %select_ln327_1"   --->   Operation 662 'select' 'select_ln330_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%zext_ln329_1 = zext i53 %select_ln330_2"   --->   Operation 663 'zext' 'zext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%or_ln329_1 = or i1 %or_ln327_1, i1 %icmp_ln329_2"   --->   Operation 664 'or' 'or_ln329_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_1)   --->   "%or_ln337_1 = or i1 %tmp_20, i1 %or_ln329_1"   --->   Operation 665 'or' 'or_ln337_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 666 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln337_1 = select i1 %or_ln337_1, i512 %zext_ln329_1, i512 %shl_ln339_2"   --->   Operation 666 'select' 'select_ln337_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 71> <Delay = 1.79>
ST_76 : Operation 667 [1/1] (0.00ns)   --->   "%B_V_1_addr_3 = getelementptr i64 %B_V_1, i64 0, i64 %zext_ln534" [./dut.cpp:83]   --->   Operation 667 'getelementptr' 'B_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 668 [1/1] (1.79ns)   --->   "%store_ln83 = store i64 %select_ln345, i14 %B_V_1_addr_3" [./dut.cpp:83]   --->   Operation 668 'store' 'store_ln83' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_76 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%xor_ln330_1 = xor i1 %icmp_ln330_2, i1 1"   --->   Operation 669 'xor' 'xor_ln330_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%and_ln330_3 = and i1 %and_ln329_1, i1 %xor_ln330_1"   --->   Operation 670 'and' 'and_ln330_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%or_ln330_1 = or i1 %and_ln330_3, i1 %icmp_ln323_2"   --->   Operation 671 'or' 'or_ln330_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 672 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln330_3 = select i1 %or_ln330_1, i512 0, i512 %select_ln337_1"   --->   Operation 672 'select' 'select_ln330_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 673 [2/2] (1.16ns)   --->   "%sub_ln455_2 = sub i512 0, i512 %select_ln330_3"   --->   Operation 673 'sub' 'sub_ln455_2' <Predicate = (p_Result_2)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 72> <Delay = 1.74>
ST_77 : Operation 674 [1/2] (1.16ns)   --->   "%sub_ln455_2 = sub i512 0, i512 %select_ln330_3"   --->   Operation 674 'sub' 'sub_ln455_2' <Predicate = (p_Result_2)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 675 [1/1] (0.57ns)   --->   "%select_ln345_2 = select i1 %p_Result_2, i512 %sub_ln455_2, i512 %select_ln330_3"   --->   Operation 675 'select' 'select_ln345_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 73> <Delay = 1.79>
ST_78 : Operation 676 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1405" [./dut.cpp:66]   --->   Operation 676 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 677 [1/1] (0.00ns)   --->   "%B_V_0_addr_6 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln534_5" [./dut.cpp:83]   --->   Operation 677 'getelementptr' 'B_V_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 678 [1/1] (1.79ns)   --->   "%store_ln83 = store i512 %select_ln345_2, i14 %B_V_0_addr_6" [./dut.cpp:83]   --->   Operation 678 'store' 'store_ln83' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_78 : Operation 679 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 679 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 79 <SV = 3> <Delay = 0.70>
ST_79 : Operation 680 [1/1] (0.00ns)   --->   "%t_1 = phi i4 %t_3, void, i4 0, void %.preheader1.preheader"   --->   Operation 680 'phi' 't_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 681 [1/1] (0.70ns)   --->   "%t_3 = add i4 %t_1, i4 1" [./dut.cpp:88]   --->   Operation 681 'add' 't_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 682 [1/1] (0.65ns)   --->   "%icmp_ln88 = icmp_eq  i4 %t_1, i4 10" [./dut.cpp:88]   --->   Operation 682 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 683 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 683 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split10, void %.preheader.preheader" [./dut.cpp:88]   --->   Operation 684 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 685 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1352" [./dut.cpp:88]   --->   Operation 685 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_79 : Operation 686 [1/1] (0.38ns)   --->   "%br_ln89 = br void" [./dut.cpp:89]   --->   Operation 686 'br' 'br_ln89' <Predicate = (!icmp_ln88)> <Delay = 0.38>
ST_79 : Operation 687 [1/1] (0.38ns)   --->   "%br_ln215 = br void %.preheader"   --->   Operation 687 'br' 'br_ln215' <Predicate = (icmp_ln88)> <Delay = 0.38>

State 80 <SV = 4> <Delay = 0.70>
ST_80 : Operation 688 [1/1] (0.00ns)   --->   "%i_3 = phi i5 %indvars_iv_next30, void, i5 1, void %.split10"   --->   Operation 688 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 689 [1/1] (0.63ns)   --->   "%icmp_ln89 = icmp_eq  i5 %i_3, i5 31" [./dut.cpp:89]   --->   Operation 689 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 690 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 690 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 691 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split8, void" [./dut.cpp:89]   --->   Operation 691 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 692 [1/1] (0.70ns)   --->   "%indvars_iv_next30 = add i5 %i_3, i5 1"   --->   Operation 692 'add' 'indvars_iv_next30' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 693 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1089" [./dut.cpp:66]   --->   Operation 693 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_80 : Operation 694 [1/1] (0.70ns)   --->   "%empty_1861 = add i5 %i_3, i5 31"   --->   Operation 694 'add' 'empty_1861' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 695 [1/1] (0.38ns)   --->   "%br_ln90 = br void" [./dut.cpp:90]   --->   Operation 695 'br' 'br_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.38>
ST_80 : Operation 696 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 696 'br' 'br_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 81 <SV = 5> <Delay = 0.70>
ST_81 : Operation 697 [1/1] (0.00ns)   --->   "%j_3 = phi i5 %indvars_iv_next26, void, i5 1, void %.split8"   --->   Operation 697 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 698 [1/1] (0.63ns)   --->   "%icmp_ln90 = icmp_eq  i5 %j_3, i5 31" [./dut.cpp:90]   --->   Operation 698 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 699 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 699 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 700 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %.split6, void" [./dut.cpp:90]   --->   Operation 700 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 701 [1/1] (0.70ns)   --->   "%indvars_iv_next26 = add i5 %j_3, i5 1"   --->   Operation 701 'add' 'indvars_iv_next26' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 702 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1428" [./dut.cpp:66]   --->   Operation 702 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_81 : Operation 703 [1/1] (0.70ns)   --->   "%empty_1862 = add i5 %j_3, i5 31"   --->   Operation 703 'add' 'empty_1862' <Predicate = (!icmp_ln90)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 704 [1/1] (0.38ns)   --->   "%br_ln91 = br void" [./dut.cpp:91]   --->   Operation 704 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.38>
ST_81 : Operation 705 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 705 'br' 'br_ln0' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 82 <SV = 6> <Delay = 1.79>
ST_82 : Operation 706 [1/1] (0.00ns)   --->   "%k_2 = phi i5 %add_ln92, void %ap_uint.exit9, i5 1, void %.split6" [./dut.cpp:92]   --->   Operation 706 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 707 [1/1] (0.63ns)   --->   "%icmp_ln91 = icmp_eq  i5 %k_2, i5 31" [./dut.cpp:91]   --->   Operation 707 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 708 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 708 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 709 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split4_ifconv, void" [./dut.cpp:91]   --->   Operation 709 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 710 [1/1] (0.00ns)   --->   "%lshr_ln534_3 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %k_2, i32 1, i32 4"   --->   Operation 710 'partselect' 'lshr_ln534_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_82 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_3, i5 %j_3, i4 %lshr_ln534_3" [./dut.cpp:92]   --->   Operation 711 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_82 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i14 %tmp_17" [./dut.cpp:92]   --->   Operation 712 'zext' 'zext_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_82 : Operation 713 [1/1] (0.00ns)   --->   "%A_V_0_addr_8 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln92" [./dut.cpp:92]   --->   Operation 713 'getelementptr' 'A_V_0_addr_8' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_82 : Operation 714 [1/1] (0.00ns)   --->   "%A_V_1_addr_7 = getelementptr i64 %A_V_1, i64 0, i64 %zext_ln92" [./dut.cpp:92]   --->   Operation 714 'getelementptr' 'A_V_1_addr_7' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_82 : Operation 715 [1/1] (0.00ns)   --->   "%B_V_0_addr_2 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln92"   --->   Operation 715 'getelementptr' 'B_V_0_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_82 : Operation 716 [1/1] (0.00ns)   --->   "%B_V_1_addr_1 = getelementptr i64 %B_V_1, i64 0, i64 %zext_ln92"   --->   Operation 716 'getelementptr' 'B_V_1_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_82 : Operation 717 [2/2] (1.79ns)   --->   "%B_V_1_load = load i14 %B_V_1_addr_1"   --->   Operation 717 'load' 'B_V_1_load' <Predicate = (!icmp_ln91)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_82 : Operation 718 [2/2] (1.79ns)   --->   "%B_V_0_load_1 = load i14 %B_V_0_addr_2"   --->   Operation 718 'load' 'B_V_0_load_1' <Predicate = (!icmp_ln91)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_82 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 719 'br' 'br_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 83 <SV = 7> <Delay = 2.20>
ST_83 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i5 %k_2"   --->   Operation 720 'trunc' 'trunc_ln534' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 721 [1/2] (1.79ns)   --->   "%B_V_1_load = load i14 %B_V_1_addr_1"   --->   Operation 721 'load' 'B_V_1_load' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_83 : Operation 722 [1/2] (1.79ns)   --->   "%B_V_0_load_1 = load i14 %B_V_0_addr_2"   --->   Operation 722 'load' 'B_V_0_load_1' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_83 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln534_1 = trunc i512 %B_V_0_load_1"   --->   Operation 723 'trunc' 'trunc_ln534_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 724 [1/1] (0.41ns)   --->   "%op2_12 = select i1 %trunc_ln534, i64 %B_V_1_load, i64 %trunc_ln534_1"   --->   Operation 724 'select' 'op2_12' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 84 <SV = 8> <Delay = 2.21>
ST_84 : Operation 725 [5/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_12"   --->   Operation 725 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 9> <Delay = 2.21>
ST_85 : Operation 726 [4/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_12"   --->   Operation 726 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 10> <Delay = 2.21>
ST_86 : Operation 727 [3/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_12"   --->   Operation 727 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 11> <Delay = 2.21>
ST_87 : Operation 728 [2/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_12"   --->   Operation 728 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 12> <Delay = 2.21>
ST_88 : Operation 729 [1/5] (2.21ns)   --->   "%conv_i7 = uitodp i64 %op2_12"   --->   Operation 729 'uitodp' 'conv_i7' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 13> <Delay = 2.32>
ST_89 : Operation 730 [8/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 730 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 14> <Delay = 2.32>
ST_90 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %indvars_iv_next30, i5 %j_3, i4 %lshr_ln534_3"   --->   Operation 731 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln534_13 = zext i14 %tmp_19"   --->   Operation 732 'zext' 'zext_ln534_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 733 [1/1] (0.00ns)   --->   "%B_V_0_addr_3 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln534_13"   --->   Operation 733 'getelementptr' 'B_V_0_addr_3' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_90 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_3, i5 %indvars_iv_next26, i4 %lshr_ln534_3"   --->   Operation 734 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln534_15 = zext i14 %tmp_22"   --->   Operation 735 'zext' 'zext_ln534_15' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 736 [1/1] (0.00ns)   --->   "%B_V_0_addr_5 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln534_15"   --->   Operation 736 'getelementptr' 'B_V_0_addr_5' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_90 : Operation 737 [1/1] (0.00ns)   --->   "%B_V_1_addr_2 = getelementptr i64 %B_V_1, i64 0, i64 %zext_ln534_13"   --->   Operation 737 'getelementptr' 'B_V_1_addr_2' <Predicate = (trunc_ln534)> <Delay = 0.00>
ST_90 : Operation 738 [1/1] (0.00ns)   --->   "%B_V_1_addr_5 = getelementptr i64 %B_V_1, i64 0, i64 %zext_ln534_15"   --->   Operation 738 'getelementptr' 'B_V_1_addr_5' <Predicate = (trunc_ln534)> <Delay = 0.00>
ST_90 : Operation 739 [7/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 739 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 740 [2/2] (1.79ns)   --->   "%B_V_1_load_1 = load i14 %B_V_1_addr_2"   --->   Operation 740 'load' 'B_V_1_load_1' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_90 : Operation 741 [2/2] (1.79ns)   --->   "%B_V_0_load_2 = load i14 %B_V_0_addr_3"   --->   Operation 741 'load' 'B_V_0_load_2' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_90 : Operation 742 [2/2] (1.79ns)   --->   "%B_V_1_load_3 = load i14 %B_V_1_addr_5"   --->   Operation 742 'load' 'B_V_1_load_3' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_90 : Operation 743 [2/2] (1.79ns)   --->   "%B_V_0_load_4 = load i14 %B_V_0_addr_5"   --->   Operation 743 'load' 'B_V_0_load_4' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>

State 91 <SV = 15> <Delay = 2.32>
ST_91 : Operation 744 [6/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 744 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 745 [1/2] (1.79ns)   --->   "%B_V_1_load_1 = load i14 %B_V_1_addr_2"   --->   Operation 745 'load' 'B_V_1_load_1' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_91 : Operation 746 [1/2] (1.79ns)   --->   "%B_V_0_load_2 = load i14 %B_V_0_addr_3"   --->   Operation 746 'load' 'B_V_0_load_2' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_91 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln534_2 = trunc i512 %B_V_0_load_2"   --->   Operation 747 'trunc' 'trunc_ln534_2' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_91 : Operation 748 [1/1] (0.41ns)   --->   "%op2_13 = select i1 %trunc_ln534, i64 %B_V_1_load_1, i64 %trunc_ln534_2"   --->   Operation 748 'select' 'op2_13' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 749 [1/2] (1.79ns)   --->   "%B_V_1_load_3 = load i14 %B_V_1_addr_5"   --->   Operation 749 'load' 'B_V_1_load_3' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_91 : Operation 750 [1/2] (1.79ns)   --->   "%B_V_0_load_4 = load i14 %B_V_0_addr_5"   --->   Operation 750 'load' 'B_V_0_load_4' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_91 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln534_4 = trunc i512 %B_V_0_load_4"   --->   Operation 751 'trunc' 'trunc_ln534_4' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_91 : Operation 752 [1/1] (0.41ns)   --->   "%op2_15 = select i1 %trunc_ln534, i64 %B_V_1_load_3, i64 %trunc_ln534_4"   --->   Operation 752 'select' 'op2_15' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 92 <SV = 16> <Delay = 2.32>
ST_92 : Operation 753 [5/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 753 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 754 [5/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_13"   --->   Operation 754 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 755 [5/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_15"   --->   Operation 755 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 17> <Delay = 2.32>
ST_93 : Operation 756 [4/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 756 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 757 [4/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_13"   --->   Operation 757 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 758 [4/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_15"   --->   Operation 758 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 18> <Delay = 2.32>
ST_94 : Operation 759 [3/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 759 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 760 [3/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_13"   --->   Operation 760 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 761 [3/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_15"   --->   Operation 761 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 19> <Delay = 2.32>
ST_95 : Operation 762 [2/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 762 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 763 [2/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_13"   --->   Operation 763 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 764 [2/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_15"   --->   Operation 764 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 20> <Delay = 2.32>
ST_96 : Operation 765 [1/8] (2.32ns)   --->   "%i_op_assign_5 = dmul i64 %conv_i7, i64 2"   --->   Operation 765 'dmul' 'i_op_assign_5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 766 [1/5] (2.21ns)   --->   "%conv_i8 = uitodp i64 %op2_13"   --->   Operation 766 'uitodp' 'conv_i8' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 767 [1/5] (2.21ns)   --->   "%conv_i10 = uitodp i64 %op2_15"   --->   Operation 767 'uitodp' 'conv_i10' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 21> <Delay = 1.90>
ST_97 : Operation 768 [1/1] (0.70ns)   --->   "%add_ln92 = add i5 %k_2, i5 1" [./dut.cpp:92]   --->   Operation 768 'add' 'add_ln92' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %empty_1861, i5 %j_3, i4 %lshr_ln534_3"   --->   Operation 769 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln534_14 = zext i14 %tmp_21"   --->   Operation 770 'zext' 'zext_ln534_14' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 771 [1/1] (0.00ns)   --->   "%B_V_0_addr_4 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln534_14"   --->   Operation 771 'getelementptr' 'B_V_0_addr_4' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_97 : Operation 772 [1/1] (0.00ns)   --->   "%B_V_1_addr_4 = getelementptr i64 %B_V_1, i64 0, i64 %zext_ln534_14"   --->   Operation 772 'getelementptr' 'B_V_1_addr_4' <Predicate = (trunc_ln534)> <Delay = 0.00>
ST_97 : Operation 773 [8/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 773 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 774 [2/2] (1.79ns)   --->   "%B_V_1_load_2 = load i14 %B_V_1_addr_4"   --->   Operation 774 'load' 'B_V_1_load_2' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_97 : Operation 775 [2/2] (1.79ns)   --->   "%B_V_0_load_3 = load i14 %B_V_0_addr_4"   --->   Operation 775 'load' 'B_V_0_load_3' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_97 : Operation 776 [8/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 776 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 777 [1/1] (0.00ns)   --->   "%lshr_ln534_5 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln92, i32 1, i32 4"   --->   Operation 777 'partselect' 'lshr_ln534_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 778 [1/1] (0.70ns)   --->   "%add_ln92_1 = add i5 %k_2, i5 31" [./dut.cpp:92]   --->   Operation 778 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 779 [1/1] (0.00ns)   --->   "%lshr_ln534_6 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln92_1, i32 1, i32 4"   --->   Operation 779 'partselect' 'lshr_ln534_6' <Predicate = true> <Delay = 0.00>

State 98 <SV = 22> <Delay = 2.20>
ST_98 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_3, i5 %empty_1862, i4 %lshr_ln534_3"   --->   Operation 780 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln534_16 = zext i14 %tmp_23"   --->   Operation 781 'zext' 'zext_ln534_16' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 782 [1/1] (0.00ns)   --->   "%B_V_0_addr_7 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln534_16"   --->   Operation 782 'getelementptr' 'B_V_0_addr_7' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_98 : Operation 783 [1/1] (0.00ns)   --->   "%B_V_1_addr_6 = getelementptr i64 %B_V_1, i64 0, i64 %zext_ln534_16"   --->   Operation 783 'getelementptr' 'B_V_1_addr_6' <Predicate = (trunc_ln534)> <Delay = 0.00>
ST_98 : Operation 784 [7/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 784 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 785 [1/2] (1.79ns)   --->   "%B_V_1_load_2 = load i14 %B_V_1_addr_4"   --->   Operation 785 'load' 'B_V_1_load_2' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_98 : Operation 786 [1/2] (1.79ns)   --->   "%B_V_0_load_3 = load i14 %B_V_0_addr_4"   --->   Operation 786 'load' 'B_V_0_load_3' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_98 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln534_3 = trunc i512 %B_V_0_load_3"   --->   Operation 787 'trunc' 'trunc_ln534_3' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_98 : Operation 788 [1/1] (0.41ns)   --->   "%op2_14 = select i1 %trunc_ln534, i64 %B_V_1_load_2, i64 %trunc_ln534_3"   --->   Operation 788 'select' 'op2_14' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 789 [7/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 789 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 790 [2/2] (1.79ns)   --->   "%B_V_1_load_4 = load i14 %B_V_1_addr_6"   --->   Operation 790 'load' 'B_V_1_load_4' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_98 : Operation 791 [2/2] (1.79ns)   --->   "%B_V_0_load_5 = load i14 %B_V_0_addr_7"   --->   Operation 791 'load' 'B_V_0_load_5' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_98 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_3, i5 %j_3, i4 %lshr_ln534_5"   --->   Operation 792 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln534_17 = zext i14 %tmp_24"   --->   Operation 793 'zext' 'zext_ln534_17' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 794 [1/1] (0.00ns)   --->   "%B_V_0_addr_8 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln534_17"   --->   Operation 794 'getelementptr' 'B_V_0_addr_8' <Predicate = (trunc_ln534)> <Delay = 0.00>
ST_98 : Operation 795 [1/1] (0.00ns)   --->   "%B_V_1_addr_7 = getelementptr i64 %B_V_1, i64 0, i64 %zext_ln534_17"   --->   Operation 795 'getelementptr' 'B_V_1_addr_7' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_98 : Operation 796 [2/2] (1.79ns)   --->   "%B_V_0_load_6 = load i14 %B_V_0_addr_8"   --->   Operation 796 'load' 'B_V_0_load_6' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_98 : Operation 797 [2/2] (1.79ns)   --->   "%B_V_1_load_5 = load i14 %B_V_1_addr_7"   --->   Operation 797 'load' 'B_V_1_load_5' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>

State 99 <SV = 23> <Delay = 2.20>
ST_99 : Operation 798 [6/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 798 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 799 [6/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 799 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 800 [1/2] (1.79ns)   --->   "%B_V_1_load_4 = load i14 %B_V_1_addr_6"   --->   Operation 800 'load' 'B_V_1_load_4' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_99 : Operation 801 [1/2] (1.79ns)   --->   "%B_V_0_load_5 = load i14 %B_V_0_addr_7"   --->   Operation 801 'load' 'B_V_0_load_5' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_99 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln534_5 = trunc i512 %B_V_0_load_5"   --->   Operation 802 'trunc' 'trunc_ln534_5' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_99 : Operation 803 [1/1] (0.41ns)   --->   "%op2_16 = select i1 %trunc_ln534, i64 %B_V_1_load_4, i64 %trunc_ln534_5"   --->   Operation 803 'select' 'op2_16' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 804 [1/2] (1.79ns)   --->   "%B_V_0_load_6 = load i14 %B_V_0_addr_8"   --->   Operation 804 'load' 'B_V_0_load_6' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_99 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln534_6 = trunc i512 %B_V_0_load_6"   --->   Operation 805 'trunc' 'trunc_ln534_6' <Predicate = (trunc_ln534)> <Delay = 0.00>
ST_99 : Operation 806 [1/2] (1.79ns)   --->   "%B_V_1_load_5 = load i14 %B_V_1_addr_7"   --->   Operation 806 'load' 'B_V_1_load_5' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_99 : Operation 807 [1/1] (0.41ns)   --->   "%op2_17 = select i1 %trunc_ln534, i64 %trunc_ln534_6, i64 %B_V_1_load_5"   --->   Operation 807 'select' 'op2_17' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 100 <SV = 24> <Delay = 2.21>
ST_100 : Operation 808 [5/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 808 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 809 [5/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_14"   --->   Operation 809 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 810 [5/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 810 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 811 [5/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_16"   --->   Operation 811 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 812 [5/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_17"   --->   Operation 812 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 25> <Delay = 2.21>
ST_101 : Operation 813 [4/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 813 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 814 [4/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_14"   --->   Operation 814 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 815 [4/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 815 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 816 [4/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_16"   --->   Operation 816 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 817 [4/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_17"   --->   Operation 817 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 26> <Delay = 2.21>
ST_102 : Operation 818 [3/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 818 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 819 [3/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_14"   --->   Operation 819 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 820 [3/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 820 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 821 [3/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_16"   --->   Operation 821 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 822 [3/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_17"   --->   Operation 822 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 27> <Delay = 2.21>
ST_103 : Operation 823 [2/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 823 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 824 [2/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_14"   --->   Operation 824 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 825 [2/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 825 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 826 [2/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_16"   --->   Operation 826 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 827 [2/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_17"   --->   Operation 827 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 28> <Delay = 2.21>
ST_104 : Operation 828 [1/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i8, i64 %i_op_assign_5"   --->   Operation 828 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 829 [1/5] (2.21ns)   --->   "%conv_i9 = uitodp i64 %op2_14"   --->   Operation 829 'uitodp' 'conv_i9' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 830 [1/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i10, i64 %i_op_assign_5"   --->   Operation 830 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 831 [1/5] (2.21ns)   --->   "%conv_i11 = uitodp i64 %op2_16"   --->   Operation 831 'uitodp' 'conv_i11' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 832 [1/5] (2.21ns)   --->   "%conv_i12 = uitodp i64 %op2_17"   --->   Operation 832 'uitodp' 'conv_i12' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 29> <Delay = 1.90>
ST_105 : Operation 833 [8/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 833 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 834 [8/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 834 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 835 [8/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 835 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 30> <Delay = 1.90>
ST_106 : Operation 836 [7/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 836 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 837 [7/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 837 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 838 [7/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 838 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %i_3, i5 %j_3, i4 %lshr_ln534_6"   --->   Operation 839 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln534_18 = zext i14 %tmp_25"   --->   Operation 840 'zext' 'zext_ln534_18' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 841 [1/1] (0.00ns)   --->   "%B_V_0_addr_9 = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln534_18"   --->   Operation 841 'getelementptr' 'B_V_0_addr_9' <Predicate = (trunc_ln534)> <Delay = 0.00>
ST_106 : Operation 842 [1/1] (0.00ns)   --->   "%B_V_1_addr_8 = getelementptr i64 %B_V_1, i64 0, i64 %zext_ln534_18"   --->   Operation 842 'getelementptr' 'B_V_1_addr_8' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_106 : Operation 843 [2/2] (1.79ns)   --->   "%B_V_0_load_7 = load i14 %B_V_0_addr_9"   --->   Operation 843 'load' 'B_V_0_load_7' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_106 : Operation 844 [2/2] (1.79ns)   --->   "%B_V_1_load_6 = load i14 %B_V_1_addr_8"   --->   Operation 844 'load' 'B_V_1_load_6' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>

State 107 <SV = 31> <Delay = 2.20>
ST_107 : Operation 845 [6/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 845 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 846 [6/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 846 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 847 [6/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 847 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 848 [1/2] (1.79ns)   --->   "%B_V_0_load_7 = load i14 %B_V_0_addr_9"   --->   Operation 848 'load' 'B_V_0_load_7' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_107 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln534_7 = trunc i512 %B_V_0_load_7"   --->   Operation 849 'trunc' 'trunc_ln534_7' <Predicate = (trunc_ln534)> <Delay = 0.00>
ST_107 : Operation 850 [1/2] (1.79ns)   --->   "%B_V_1_load_6 = load i14 %B_V_1_addr_8"   --->   Operation 850 'load' 'B_V_1_load_6' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_107 : Operation 851 [1/1] (0.41ns)   --->   "%op2_18 = select i1 %trunc_ln534, i64 %trunc_ln534_7, i64 %B_V_1_load_6"   --->   Operation 851 'select' 'op2_18' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 108 <SV = 32> <Delay = 2.21>
ST_108 : Operation 852 [5/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 852 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 853 [5/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 853 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 854 [5/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 854 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 855 [5/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_18"   --->   Operation 855 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 33> <Delay = 2.21>
ST_109 : Operation 856 [4/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 856 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 857 [4/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 857 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 858 [4/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 858 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 859 [4/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_18"   --->   Operation 859 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 34> <Delay = 2.21>
ST_110 : Operation 860 [3/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 860 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 861 [3/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 861 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 862 [3/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 862 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 863 [3/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_18"   --->   Operation 863 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 35> <Delay = 2.21>
ST_111 : Operation 864 [2/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 864 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 865 [2/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 865 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 866 [2/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 866 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 867 [2/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_18"   --->   Operation 867 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 36> <Delay = 2.21>
ST_112 : Operation 868 [1/8] (1.90ns)   --->   "%add_i4 = dadd i64 %i_op_assign_6, i64 %conv_i9"   --->   Operation 868 'dadd' 'add_i4' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 869 [1/8] (1.90ns)   --->   "%add_i5 = dadd i64 %i_op_assign_7, i64 %conv_i11"   --->   Operation 869 'dadd' 'add_i5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 870 [1/8] (1.90ns)   --->   "%i_op_assign_8 = dsub i64 %conv_i12, i64 %i_op_assign_5"   --->   Operation 870 'dsub' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 871 [1/5] (2.21ns)   --->   "%conv_i13 = uitodp i64 %op2_18"   --->   Operation 871 'uitodp' 'conv_i13' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 37> <Delay = 2.32>
ST_113 : Operation 872 [8/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 872 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 873 [8/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 873 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 874 [8/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 874 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 38> <Delay = 2.32>
ST_114 : Operation 875 [7/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 875 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 876 [7/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 876 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 877 [7/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 877 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 39> <Delay = 2.32>
ST_115 : Operation 878 [6/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 878 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 879 [6/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 879 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 880 [6/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 880 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 40> <Delay = 2.32>
ST_116 : Operation 881 [5/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 881 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 882 [5/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 882 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 883 [5/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 883 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 41> <Delay = 2.32>
ST_117 : Operation 884 [4/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 884 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 885 [4/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 885 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 886 [4/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 886 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 42> <Delay = 2.32>
ST_118 : Operation 887 [3/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 887 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 888 [3/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 888 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 889 [3/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 889 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 43> <Delay = 2.32>
ST_119 : Operation 890 [2/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 890 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 891 [2/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 891 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 892 [2/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 892 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 44> <Delay = 2.32>
ST_120 : Operation 893 [1/8] (2.32ns)   --->   "%mul3 = dmul i64 %add_i4, i64 0.125" [./dut.cpp:92]   --->   Operation 893 'dmul' 'mul3' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 894 [1/8] (2.32ns)   --->   "%mul4 = dmul i64 %add_i5, i64 0.125" [./dut.cpp:92]   --->   Operation 894 'dmul' 'mul4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 895 [1/8] (1.90ns)   --->   "%add_i6 = dadd i64 %i_op_assign_8, i64 %conv_i13"   --->   Operation 895 'dadd' 'add_i6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 45> <Delay = 2.32>
ST_121 : Operation 896 [8/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 896 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 897 [8/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 897 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 46> <Delay = 2.32>
ST_122 : Operation 898 [7/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 898 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 899 [7/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 899 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 47> <Delay = 2.32>
ST_123 : Operation 900 [6/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 900 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 901 [6/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 901 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 48> <Delay = 2.32>
ST_124 : Operation 902 [5/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 902 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 903 [5/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 903 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 49> <Delay = 2.32>
ST_125 : Operation 904 [4/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 904 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 905 [4/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 905 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 50> <Delay = 2.32>
ST_126 : Operation 906 [3/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 906 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 907 [3/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 907 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 51> <Delay = 2.32>
ST_127 : Operation 908 [2/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 908 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 909 [2/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 909 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 52> <Delay = 2.32>
ST_128 : Operation 910 [1/8] (1.90ns)   --->   "%add2 = dadd i64 %mul3, i64 %mul4" [./dut.cpp:92]   --->   Operation 910 'dadd' 'add2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 911 [1/8] (2.32ns)   --->   "%mul5 = dmul i64 %add_i6, i64 0.125" [./dut.cpp:92]   --->   Operation 911 'dmul' 'mul5' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 53> <Delay = 1.90>
ST_129 : Operation 912 [8/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 912 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 54> <Delay = 1.90>
ST_130 : Operation 913 [7/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 913 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 55> <Delay = 1.90>
ST_131 : Operation 914 [6/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 914 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 56> <Delay = 1.90>
ST_132 : Operation 915 [5/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 915 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 57> <Delay = 1.90>
ST_133 : Operation 916 [4/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 916 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 58> <Delay = 1.90>
ST_134 : Operation 917 [3/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 917 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 59> <Delay = 1.90>
ST_135 : Operation 918 [2/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 918 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 60> <Delay = 1.90>
ST_136 : Operation 919 [1/8] (1.90ns)   --->   "%i_op_assign_9 = dadd i64 %add2, i64 %mul5" [./dut.cpp:92]   --->   Operation 919 'dadd' 'i_op_assign_9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 61> <Delay = 1.90>
ST_137 : Operation 920 [8/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 920 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 62> <Delay = 1.90>
ST_138 : Operation 921 [7/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 921 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 63> <Delay = 1.90>
ST_139 : Operation 922 [6/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 922 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 64> <Delay = 1.90>
ST_140 : Operation 923 [5/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 923 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 65> <Delay = 1.90>
ST_141 : Operation 924 [4/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 924 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 66> <Delay = 1.90>
ST_142 : Operation 925 [3/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 925 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 67> <Delay = 1.90>
ST_143 : Operation 926 [2/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 926 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 68> <Delay = 1.90>
ST_144 : Operation 927 [1/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_9, i64 %conv_i7"   --->   Operation 927 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 69> <Delay = 1.37>
ST_145 : Operation 928 [1/1] (0.00ns)   --->   "%reg_2 = bitcast i64 %val_2"   --->   Operation 928 'bitcast' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 929 [1/1] (0.00ns)   --->   "%trunc_ln306_2 = trunc i64 %reg_2"   --->   Operation 929 'trunc' 'trunc_ln306_2' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 930 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_2, i32 63"   --->   Operation 930 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 931 [1/1] (0.00ns)   --->   "%exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_2, i32 52, i32 62"   --->   Operation 931 'partselect' 'exp_2' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln311_2 = zext i11 %exp_2"   --->   Operation 932 'zext' 'zext_ln311_2' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln315_2 = trunc i64 %reg_2"   --->   Operation 933 'trunc' 'trunc_ln315_2' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 934 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_2"   --->   Operation 934 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 935 [1/1] (1.05ns)   --->   "%icmp_ln323_1 = icmp_eq  i63 %trunc_ln306_2, i63 0"   --->   Operation 935 'icmp' 'icmp_ln323_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 936 [1/1] (0.74ns)   --->   "%sh_amt_4 = sub i12 1075, i12 %zext_ln311_2"   --->   Operation 936 'sub' 'sh_amt_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln326_2 = trunc i12 %sh_amt_4"   --->   Operation 937 'trunc' 'trunc_ln326_2' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 938 [1/1] (0.61ns)   --->   "%icmp_ln327_1 = icmp_eq  i11 %exp_2, i11 1075"   --->   Operation 938 'icmp' 'icmp_ln327_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 939 [1/1] (0.62ns)   --->   "%icmp_ln329_1 = icmp_sgt  i12 %sh_amt_4, i12 0"   --->   Operation 939 'icmp' 'icmp_ln329_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 940 [1/1] (0.62ns)   --->   "%icmp_ln330_1 = icmp_slt  i12 %sh_amt_4, i12 54"   --->   Operation 940 'icmp' 'icmp_ln330_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_2)   --->   "%xor_ln323_2 = xor i1 %icmp_ln323_1, i1 1"   --->   Operation 941 'xor' 'xor_ln323_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_2)   --->   "%and_ln327_2 = and i1 %icmp_ln327_1, i1 %xor_ln323_2"   --->   Operation 942 'and' 'and_ln327_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 943 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln327_2 = select i1 %and_ln327_2, i53 %p_Result_5, i53 0"   --->   Operation 943 'select' 'select_ln327_2' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 944 [1/1] (0.12ns)   --->   "%or_ln327_2 = or i1 %icmp_ln323_1, i1 %icmp_ln327_1"   --->   Operation 944 'or' 'or_ln327_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 70> <Delay = 2.38>
ST_146 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%zext_ln328_1 = zext i53 %p_Result_5"   --->   Operation 945 'zext' 'zext_ln328_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 946 [1/1] (0.72ns)   --->   "%sh_amt_5 = sub i10 0, i10 %trunc_ln326_2"   --->   Operation 946 'sub' 'sh_amt_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_5, i32 9"   --->   Operation 947 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%trunc_ln331_2 = trunc i12 %sh_amt_4"   --->   Operation 948 'trunc' 'trunc_ln331_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%trunc_ln331_2cast = zext i6 %trunc_ln331_2"   --->   Operation 949 'zext' 'trunc_ln331_2cast' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%lshr_ln331_2 = lshr i53 %p_Result_5, i53 %trunc_ln331_2cast"   --->   Operation 950 'lshr' 'lshr_ln331_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%zext_ln339_1 = zext i10 %sh_amt_5"   --->   Operation 951 'zext' 'zext_ln339_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%shl_ln339_1 = shl i512 %zext_ln328_1, i512 %zext_ln339_1"   --->   Operation 952 'shl' 'shl_ln339_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node and_ln329_2)   --->   "%xor_ln327_2 = xor i1 %or_ln327_2, i1 1"   --->   Operation 953 'xor' 'xor_ln327_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 954 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln329_2 = and i1 %icmp_ln329_1, i1 %xor_ln327_2"   --->   Operation 954 'and' 'and_ln329_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%and_ln330_4 = and i1 %and_ln329_2, i1 %icmp_ln330_1"   --->   Operation 955 'and' 'and_ln330_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 956 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln330_4 = select i1 %and_ln330_4, i53 %lshr_ln331_2, i53 %select_ln327_2"   --->   Operation 956 'select' 'select_ln330_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%zext_ln329_2 = zext i53 %select_ln330_4"   --->   Operation 957 'zext' 'zext_ln329_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%or_ln329_2 = or i1 %or_ln327_2, i1 %icmp_ln329_1"   --->   Operation 958 'or' 'or_ln329_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%or_ln337_2 = or i1 %tmp_27, i1 %or_ln329_2"   --->   Operation 959 'or' 'or_ln337_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 960 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln337_2 = select i1 %or_ln337_2, i512 %zext_ln329_2, i512 %shl_ln339_1"   --->   Operation 960 'select' 'select_ln337_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 147 <SV = 71> <Delay = 1.74>
ST_147 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%xor_ln330_2 = xor i1 %icmp_ln330_1, i1 1"   --->   Operation 961 'xor' 'xor_ln330_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%and_ln330_5 = and i1 %and_ln329_2, i1 %xor_ln330_2"   --->   Operation 962 'and' 'and_ln330_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%or_ln330_2 = or i1 %and_ln330_5, i1 %icmp_ln323_1"   --->   Operation 963 'or' 'or_ln330_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 964 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln330_5 = select i1 %or_ln330_2, i512 0, i512 %select_ln337_2"   --->   Operation 964 'select' 'select_ln330_5' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 965 [2/2] (1.16ns)   --->   "%sub_ln455_1 = sub i512 0, i512 %select_ln330_5"   --->   Operation 965 'sub' 'sub_ln455_1' <Predicate = (p_Result_4)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 72> <Delay = 1.74>
ST_148 : Operation 966 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1268" [./dut.cpp:66]   --->   Operation 966 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 967 [1/2] (1.16ns)   --->   "%sub_ln455_1 = sub i512 0, i512 %select_ln330_5"   --->   Operation 967 'sub' 'sub_ln455_1' <Predicate = (p_Result_4)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 968 [1/1] (0.57ns)   --->   "%select_ln345_1 = select i1 %p_Result_4, i512 %sub_ln455_1, i512 %select_ln330_5"   --->   Operation 968 'select' 'select_ln345_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i512 %select_ln345_1" [./dut.cpp:92]   --->   Operation 969 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %trunc_ln534, void %branch0, void %branch1" [./dut.cpp:92]   --->   Operation 970 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>

State 149 <SV = 73> <Delay = 1.79>
ST_149 : Operation 971 [1/1] (1.79ns)   --->   "%store_ln92 = store i512 %select_ln345_1, i14 %A_V_0_addr_8" [./dut.cpp:92]   --->   Operation 971 'store' 'store_ln92' <Predicate = (!trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_149 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln92 = br void %ap_uint.exit9" [./dut.cpp:92]   --->   Operation 972 'br' 'br_ln92' <Predicate = (!trunc_ln534)> <Delay = 0.00>
ST_149 : Operation 973 [1/1] (1.79ns)   --->   "%store_ln92 = store i64 %trunc_ln92, i14 %A_V_1_addr_7" [./dut.cpp:92]   --->   Operation 973 'store' 'store_ln92' <Predicate = (trunc_ln534)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_149 : Operation 974 [1/1] (0.00ns)   --->   "%br_ln92 = br void %ap_uint.exit9" [./dut.cpp:92]   --->   Operation 974 'br' 'br_ln92' <Predicate = (trunc_ln534)> <Delay = 0.00>
ST_149 : Operation 975 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 975 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 150 <SV = 4> <Delay = 0.70>
ST_150 : Operation 976 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln97, void, i6 0, void %.preheader.preheader" [./dut.cpp:97]   --->   Operation 976 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 977 [1/1] (0.70ns)   --->   "%add_ln97 = add i6 %i_2, i6 1" [./dut.cpp:97]   --->   Operation 977 'add' 'add_ln97' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2, i5 0"   --->   Operation 978 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i11 %tmp_5" [./dut.cpp:97]   --->   Operation 979 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 980 [1/1] (0.61ns)   --->   "%icmp_ln97 = icmp_eq  i6 %i_2, i6 32" [./dut.cpp:97]   --->   Operation 980 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 981 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 981 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 982 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split2, void" [./dut.cpp:97]   --->   Operation 982 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 983 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1069" [./dut.cpp:97]   --->   Operation 983 'specloopname' 'specloopname_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_150 : Operation 984 [1/1] (0.00ns)   --->   "%empty_1863 = trunc i6 %i_2" [./dut.cpp:97]   --->   Operation 984 'trunc' 'empty_1863' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_150 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_1863, i5 0" [./dut.cpp:97]   --->   Operation 985 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_150 : Operation 986 [1/1] (0.38ns)   --->   "%br_ln98 = br void" [./dut.cpp:98]   --->   Operation 986 'br' 'br_ln98' <Predicate = (!icmp_ln97)> <Delay = 0.38>
ST_150 : Operation 987 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [./dut.cpp:102]   --->   Operation 987 'ret' 'ret_ln102' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 151 <SV = 5> <Delay = 0.73>
ST_151 : Operation 988 [1/1] (0.00ns)   --->   "%j_2 = phi i6 %add_ln98, void %.split, i6 0, void %.split2" [./dut.cpp:98]   --->   Operation 988 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 989 [1/1] (0.70ns)   --->   "%add_ln98 = add i6 %j_2, i6 1" [./dut.cpp:98]   --->   Operation 989 'add' 'add_ln98' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 990 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %j_2"   --->   Operation 990 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 991 [1/1] (0.73ns)   --->   "%add_ln215 = add i12 %zext_ln97, i12 %zext_ln215"   --->   Operation 991 'add' 'add_ln215' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 6> <Delay = 1.79>
ST_152 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %add_ln215, i4 0"   --->   Operation 992 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i16 %tmp_3"   --->   Operation 993 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 994 [1/1] (0.00ns)   --->   "%A_V_0_addr_1 = getelementptr i512 %A_V_0, i64 0, i64 %zext_ln215_1"   --->   Operation 994 'getelementptr' 'A_V_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 995 [1/1] (0.00ns)   --->   "%B_V_0_addr = getelementptr i512 %B_V_0, i64 0, i64 %zext_ln215_1"   --->   Operation 995 'getelementptr' 'B_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i6 %j_2" [./dut.cpp:98]   --->   Operation 996 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 997 [1/1] (0.61ns)   --->   "%icmp_ln98 = icmp_eq  i6 %j_2, i6 32" [./dut.cpp:98]   --->   Operation 997 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 998 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 998 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 999 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %.split, void" [./dut.cpp:98]   --->   Operation 999 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1000 [2/2] (1.79ns)   --->   "%A_V_0_load = load i14 %A_V_0_addr_1"   --->   Operation 1000 'load' 'A_V_0_load' <Predicate = (!icmp_ln98)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_152 : Operation 1001 [2/2] (1.79ns)   --->   "%B_V_0_load = load i14 %B_V_0_addr"   --->   Operation 1001 'load' 'B_V_0_load' <Predicate = (!icmp_ln98)> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_152 : Operation 1002 [1/1] (0.72ns)   --->   "%add_ln99 = add i10 %tmp_8, i10 %zext_ln98" [./dut.cpp:99]   --->   Operation 1002 'add' 'add_ln99' <Predicate = (!icmp_ln98)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1003 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1003 'br' 'br_ln0' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 153 <SV = 7> <Delay = 1.79>
ST_153 : Operation 1004 [1/2] (1.79ns)   --->   "%A_V_0_load = load i14 %A_V_0_addr_1"   --->   Operation 1004 'load' 'A_V_0_load' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>
ST_153 : Operation 1005 [1/2] (1.79ns)   --->   "%B_V_0_load = load i14 %B_V_0_addr"   --->   Operation 1005 'load' 'B_V_0_load' <Predicate = true> <Delay = 1.79> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16384> <RAM>

State 154 <SV = 8> <Delay = 1.16>
ST_154 : Operation 1006 [2/2] (1.16ns)   --->   "%add_ln208 = add i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 1006 'add' 'add_ln208' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 9> <Delay = 2.36>
ST_155 : Operation 1007 [1/1] (0.00ns)   --->   "%specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1080" [./dut.cpp:98]   --->   Operation 1007 'specloopname' 'specloopname_ln98' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1008 [1/2] (1.16ns)   --->   "%add_ln208 = add i512 %B_V_0_load, i512 %A_V_0_load"   --->   Operation 1008 'add' 'add_ln208' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %add_ln99" [./dut.cpp:99]   --->   Operation 1009 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1010 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i512 %xin, i64 0, i64 %zext_ln99" [./dut.cpp:99]   --->   Operation 1010 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1011 [1/1] (1.20ns)   --->   "%store_ln99 = store i512 %add_ln208, i10 %xin_addr" [./dut.cpp:99]   --->   Operation 1011 'store' 'store_ln99' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_155 : Operation 1012 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1012 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', ./dut.cpp:71) with incoming values : ('add_ln71', ./dut.cpp:71) [11]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:71) with incoming values : ('add_ln71', ./dut.cpp:71) [11]  (0 ns)
	'add' operation ('add_ln71', ./dut.cpp:71) [12]  (0.706 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:72) with incoming values : ('add_ln72', ./dut.cpp:72) [22]  (0 ns)
	'add' operation ('add_ln72', ./dut.cpp:72) [23]  (0.706 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:73) with incoming values : ('add_ln73', ./dut.cpp:73) [35]  (0 ns)
	'add' operation ('add_ln74', ./dut.cpp:74) [51]  (0.725 ns)
	'getelementptr' operation ('xout_addr', ./dut.cpp:74) [53]  (0 ns)
	'load' operation ('xout_load', ./dut.cpp:74) on array 'xout' [54]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('xout_load', ./dut.cpp:74) on array 'xout' [54]  (1.2 ns)

 <State 6>: 1.79ns
The critical path consists of the following:
	'store' operation ('store_ln74', ./dut.cpp:74) of variable 'xout_load', ./dut.cpp:74 on array 'A.V[0]', ./dut.cpp:67 [58]  (1.79 ns)

 <State 7>: 0.708ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', ./dut.cpp:79) [80]  (0 ns)
	'add' operation ('t', ./dut.cpp:79) [81]  (0.708 ns)

 <State 8>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next43') [89]  (0 ns)
	'add' operation ('indvars_iv_next43') [94]  (0.707 ns)

 <State 9>: 0.707ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('indvars_iv_next39') [99]  (0 ns)
	'add' operation ('indvars_iv_next39') [105]  (0.707 ns)

 <State 10>: 1.79ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('add_ln534') [110]  (0 ns)
	'getelementptr' operation ('A_V_1_addr_1') [121]  (0 ns)
	'load' operation ('op2') on array 'A.V[1]', ./dut.cpp:67 [135]  (1.79 ns)

 <State 11>: 1.79ns
The critical path consists of the following:
	'load' operation ('op2') on array 'A.V[1]', ./dut.cpp:67 [135]  (1.79 ns)

 <State 12>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [136]  (2.22 ns)

 <State 13>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [136]  (2.22 ns)

 <State 14>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [136]  (2.22 ns)

 <State 15>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [136]  (2.22 ns)

 <State 16>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [136]  (2.22 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [137]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [137]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [137]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [137]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [137]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [137]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [137]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [137]  (2.32 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [228]  (2.32 ns)

 <State 26>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [140]  (1.91 ns)

 <State 27>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [140]  (1.91 ns)

 <State 28>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i2') [142]  (2.22 ns)

 <State 29>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i2') [142]  (2.22 ns)

 <State 30>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i2') [142]  (2.22 ns)

 <State 31>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i2') [142]  (2.22 ns)

 <State 32>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i2') [142]  (2.22 ns)

 <State 33>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i6') [182]  (2.22 ns)

 <State 34>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i6') [182]  (2.22 ns)

 <State 35>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [143]  (1.91 ns)

 <State 36>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [143]  (1.91 ns)

 <State 37>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [143]  (1.91 ns)

 <State 38>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [143]  (1.91 ns)

 <State 39>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [143]  (1.91 ns)

 <State 40>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [143]  (1.91 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [144]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [144]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [144]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [144]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [144]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [144]  (2.32 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [144]  (2.32 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:83) [144]  (2.32 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul2', ./dut.cpp:83) [184]  (2.32 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul2', ./dut.cpp:83) [184]  (2.32 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul2', ./dut.cpp:83) [184]  (2.32 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul2', ./dut.cpp:83) [184]  (2.32 ns)

 <State 53>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul2', ./dut.cpp:83) [184]  (2.32 ns)

 <State 54>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul2', ./dut.cpp:83) [184]  (2.32 ns)

 <State 55>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul2', ./dut.cpp:83) [184]  (2.32 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul2', ./dut.cpp:83) [184]  (2.32 ns)

 <State 57>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul128_1', ./dut.cpp:83) [258]  (2.32 ns)

 <State 58>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [185]  (1.91 ns)

 <State 59>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [185]  (1.91 ns)

 <State 60>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [185]  (1.91 ns)

 <State 61>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [185]  (1.91 ns)

 <State 62>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [185]  (1.91 ns)

 <State 63>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [185]  (1.91 ns)

 <State 64>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:83) [185]  (1.91 ns)

 <State 65>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [186]  (1.91 ns)

 <State 66>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [186]  (1.91 ns)

 <State 67>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [186]  (1.91 ns)

 <State 68>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [186]  (1.91 ns)

 <State 69>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [186]  (1.91 ns)

 <State 70>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [186]  (1.91 ns)

 <State 71>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [186]  (1.91 ns)

 <State 72>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [186]  (1.91 ns)

 <State 73>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [260]  (1.91 ns)

 <State 74>: 2.38ns
The critical path consists of the following:
	'xor' operation ('xor_ln327') [213]  (0 ns)
	'and' operation ('and_ln329') [214]  (0.122 ns)
	'and' operation ('and_ln330') [215]  (0 ns)
	'select' operation ('select_ln330') [216]  (1.13 ns)
	'select' operation ('select_ln337') [220]  (1.13 ns)

 <State 75>: 2.38ns
The critical path consists of the following:
	'xor' operation ('xor_ln327_1') [286]  (0 ns)
	'and' operation ('and_ln329_1') [287]  (0.122 ns)
	'and' operation ('and_ln330_2') [288]  (0 ns)
	'select' operation ('select_ln330_2') [289]  (1.13 ns)
	'select' operation ('select_ln337_1') [293]  (1.13 ns)

 <State 76>: 1.79ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_1_addr_3', ./dut.cpp:83) [134]  (0 ns)
	'store' operation ('store_ln83', ./dut.cpp:83) of variable 'select_ln345' on array 'B.V[1]', ./dut.cpp:68 [227]  (1.79 ns)

 <State 77>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln455_2') [298]  (1.17 ns)
	'select' operation ('select_ln345_2') [299]  (0.578 ns)

 <State 78>: 1.79ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_0_addr_6', ./dut.cpp:83) [170]  (0 ns)
	'store' operation ('store_ln83', ./dut.cpp:83) of variable 'select_ln345_2' on array 'B.V[0]', ./dut.cpp:68 [300]  (1.79 ns)

 <State 79>: 0.708ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', ./dut.cpp:88) [311]  (0 ns)
	'add' operation ('t', ./dut.cpp:88) [312]  (0.708 ns)

 <State 80>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next30') [320]  (0 ns)
	'add' operation ('indvars_iv_next30') [325]  (0.707 ns)

 <State 81>: 0.707ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('indvars_iv_next26') [330]  (0 ns)
	'add' operation ('indvars_iv_next26') [335]  (0.707 ns)

 <State 82>: 1.79ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:92) with incoming values : ('add_ln92', ./dut.cpp:92) [340]  (0 ns)
	'getelementptr' operation ('B_V_1_addr_1') [366]  (0 ns)
	'load' operation ('B_V_1_load') on array 'B.V[1]', ./dut.cpp:68 [371]  (1.79 ns)

 <State 83>: 2.2ns
The critical path consists of the following:
	'load' operation ('B_V_1_load') on array 'B.V[1]', ./dut.cpp:68 [371]  (1.79 ns)
	'select' operation ('op2') [374]  (0.411 ns)

 <State 84>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [375]  (2.22 ns)

 <State 85>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [375]  (2.22 ns)

 <State 86>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [375]  (2.22 ns)

 <State 87>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [375]  (2.22 ns)

 <State 88>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i7') [375]  (2.22 ns)

 <State 89>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [376]  (2.32 ns)

 <State 90>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [376]  (2.32 ns)

 <State 91>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [376]  (2.32 ns)

 <State 92>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [376]  (2.32 ns)

 <State 93>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [376]  (2.32 ns)

 <State 94>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [376]  (2.32 ns)

 <State 95>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [376]  (2.32 ns)

 <State 96>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [376]  (2.32 ns)

 <State 97>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [382]  (1.91 ns)

 <State 98>: 2.2ns
The critical path consists of the following:
	'load' operation ('B_V_1_load_2') on array 'B.V[1]', ./dut.cpp:68 [383]  (1.79 ns)
	'select' operation ('op2') [386]  (0.411 ns)

 <State 99>: 2.2ns
The critical path consists of the following:
	'load' operation ('B_V_1_load_4') on array 'B.V[1]', ./dut.cpp:68 [396]  (1.79 ns)
	'select' operation ('op2') [399]  (0.411 ns)

 <State 100>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [387]  (2.22 ns)

 <State 101>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [387]  (2.22 ns)

 <State 102>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [387]  (2.22 ns)

 <State 103>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [387]  (2.22 ns)

 <State 104>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i9') [387]  (2.22 ns)

 <State 105>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i4') [388]  (1.91 ns)

 <State 106>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i4') [388]  (1.91 ns)

 <State 107>: 2.2ns
The critical path consists of the following:
	'load' operation ('B_V_0_load_7') on array 'B.V[0]', ./dut.cpp:68 [421]  (1.79 ns)
	'select' operation ('op2') [424]  (0.411 ns)

 <State 108>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [425]  (2.22 ns)

 <State 109>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [425]  (2.22 ns)

 <State 110>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [425]  (2.22 ns)

 <State 111>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [425]  (2.22 ns)

 <State 112>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i13') [425]  (2.22 ns)

 <State 113>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [389]  (2.32 ns)

 <State 114>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [389]  (2.32 ns)

 <State 115>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [389]  (2.32 ns)

 <State 116>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [389]  (2.32 ns)

 <State 117>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [389]  (2.32 ns)

 <State 118>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [389]  (2.32 ns)

 <State 119>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [389]  (2.32 ns)

 <State 120>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul3', ./dut.cpp:92) [389]  (2.32 ns)

 <State 121>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [427]  (2.32 ns)

 <State 122>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [427]  (2.32 ns)

 <State 123>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [427]  (2.32 ns)

 <State 124>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [427]  (2.32 ns)

 <State 125>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [427]  (2.32 ns)

 <State 126>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [427]  (2.32 ns)

 <State 127>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [427]  (2.32 ns)

 <State 128>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul5', ./dut.cpp:92) [427]  (2.32 ns)

 <State 129>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [428]  (1.91 ns)

 <State 130>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [428]  (1.91 ns)

 <State 131>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [428]  (1.91 ns)

 <State 132>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [428]  (1.91 ns)

 <State 133>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [428]  (1.91 ns)

 <State 134>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [428]  (1.91 ns)

 <State 135>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [428]  (1.91 ns)

 <State 136>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:92) [428]  (1.91 ns)

 <State 137>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [429]  (1.91 ns)

 <State 138>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [429]  (1.91 ns)

 <State 139>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [429]  (1.91 ns)

 <State 140>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [429]  (1.91 ns)

 <State 141>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [429]  (1.91 ns)

 <State 142>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [429]  (1.91 ns)

 <State 143>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [429]  (1.91 ns)

 <State 144>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [429]  (1.91 ns)

 <State 145>: 1.37ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [438]  (0.745 ns)
	'icmp' operation ('icmp_ln329_1') [442]  (0.629 ns)

 <State 146>: 2.38ns
The critical path consists of the following:
	'xor' operation ('xor_ln327_2') [455]  (0 ns)
	'and' operation ('and_ln329_2') [456]  (0.122 ns)
	'and' operation ('and_ln330_4') [457]  (0 ns)
	'select' operation ('select_ln330_4') [458]  (1.13 ns)
	'select' operation ('select_ln337_2') [462]  (1.13 ns)

 <State 147>: 1.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330_2') [463]  (0 ns)
	'and' operation ('and_ln330_5') [464]  (0 ns)
	'or' operation ('or_ln330_2') [465]  (0 ns)
	'select' operation ('select_ln330_5') [466]  (0.578 ns)
	'sub' operation ('sub_ln455_1') [467]  (1.17 ns)

 <State 148>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln455_1') [467]  (1.17 ns)
	'select' operation ('select_ln345_1') [468]  (0.578 ns)

 <State 149>: 1.79ns
The critical path consists of the following:
	'store' operation ('store_ln92', ./dut.cpp:92) of variable 'trunc_ln92', ./dut.cpp:92 on array 'A.V[1]', ./dut.cpp:67 [475]  (1.79 ns)

 <State 150>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:97) with incoming values : ('add_ln97', ./dut.cpp:97) [488]  (0 ns)
	'add' operation ('add_ln97', ./dut.cpp:97) [489]  (0.706 ns)

 <State 151>: 0.735ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:98) with incoming values : ('add_ln98', ./dut.cpp:98) [501]  (0 ns)
	'add' operation ('add_ln215') [504]  (0.735 ns)

 <State 152>: 1.79ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_0_addr_1') [507]  (0 ns)
	'load' operation ('A_V_0_load') on array 'A.V[0]', ./dut.cpp:67 [515]  (1.79 ns)

 <State 153>: 1.79ns
The critical path consists of the following:
	'load' operation ('A_V_0_load') on array 'A.V[0]', ./dut.cpp:67 [515]  (1.79 ns)

 <State 154>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln208') [517]  (1.17 ns)

 <State 155>: 2.37ns
The critical path consists of the following:
	'add' operation ('add_ln208') [517]  (1.17 ns)
	'store' operation ('store_ln99', ./dut.cpp:99) of variable 'add_ln208' on array 'xin' [521]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
