{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606001680119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606001680131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 18:34:39 2020 " "Processing started: Sat Nov 21 18:34:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606001680131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001680131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_accumulator_Nov14 -c mejia_accumulator_Nov14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_accumulator_Nov14 -c mejia_accumulator_Nov14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001680131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606001680741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606001680741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Nov14-arch " "Found design unit 1: mejia_register32_Nov14-arch" {  } { { "mejia_register32_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_register32_Nov14.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696430 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Nov14 " "Found entity 1: mejia_register32_Nov14" {  } { { "mejia_register32_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_register32_Nov14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001696430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register_Nov14-arch " "Found design unit 1: mejia_register_Nov14-arch" {  } { { "mejia_register_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_register_Nov14.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696433 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register_Nov14 " "Found entity 1: mejia_register_Nov14" {  } { { "mejia_register_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_register_Nov14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001696433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_accumulator_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_accumulator_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_accumulator_Nov14-arch " "Found design unit 1: mejia_accumulator_Nov14-arch" {  } { { "mejia_accumulator_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696434 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_accumulator_Nov14 " "Found entity 1: mejia_accumulator_Nov14" {  } { { "mejia_accumulator_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001696434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_addsub_nov14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_addsub_nov14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_addsub_nov14-SYN " "Found design unit 1: mejia_addsub_nov14-SYN" {  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_addsub_Nov14.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696437 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_addsub_Nov14 " "Found entity 1: mejia_addsub_Nov14" {  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_addsub_Nov14.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001696437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_accumulator_nov14_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_accumulator_nov14_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_accumulator_Nov14_tb-arch_tb " "Found design unit 1: mejia_accumulator_Nov14_tb-arch_tb" {  } { { "mejia_accumulator_Nov14_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696439 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_accumulator_Nov14_tb " "Found entity 1: mejia_accumulator_Nov14_tb" {  } { { "mejia_accumulator_Nov14_tb.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001696439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_accumulator_Nov14 " "Elaborating entity \"mejia_accumulator_Nov14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606001696538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "f1 mejia_accumulator_Nov14.vhd(33) " "Verilog HDL or VHDL warning at mejia_accumulator_Nov14.vhd(33): object \"f1\" assigned a value but never read" {  } { { "mejia_accumulator_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606001696548 "|mejia_accumulator_Nov14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register_Nov14 mejia_register_Nov14:REGin_8bit " "Elaborating entity \"mejia_register_Nov14\" for hierarchy \"mejia_register_Nov14:REGin_8bit\"" {  } { { "mejia_accumulator_Nov14.vhd" "REGin_8bit" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606001696577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_addsub_Nov14 mejia_addsub_Nov14:ADDSUB_8bit " "Elaborating entity \"mejia_addsub_Nov14\" for hierarchy \"mejia_addsub_Nov14:ADDSUB_8bit\"" {  } { { "mejia_accumulator_Nov14.vhd" "ADDSUB_8bit" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_accumulator_Nov14.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606001696691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mejia_addsub_Nov14:ADDSUB_8bit\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mejia_addsub_Nov14:ADDSUB_8bit\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_addsub_Nov14.vhd" "LPM_ADD_SUB_component" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_addsub_Nov14.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606001696748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_addsub_Nov14:ADDSUB_8bit\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mejia_addsub_Nov14:ADDSUB_8bit\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_addsub_Nov14.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606001696781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_addsub_Nov14:ADDSUB_8bit\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mejia_addsub_Nov14:ADDSUB_8bit\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606001696781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606001696781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606001696781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606001696781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606001696781 ""}  } { { "mejia_addsub_Nov14.vhd" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/mejia_addsub_Nov14.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606001696781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_05h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_05h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_05h " "Found entity 1: add_sub_05h" {  } { { "db/add_sub_05h.tdf" "" { Text "D:/Documents/Quartus Projects/Assignment 6/1 - Accumulator/db/add_sub_05h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606001696851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001696851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_05h mejia_addsub_Nov14:ADDSUB_8bit\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_05h:auto_generated " "Elaborating entity \"add_sub_05h\" for hierarchy \"mejia_addsub_Nov14:ADDSUB_8bit\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_05h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606001696851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606001697839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606001698471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606001698471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606001698593 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606001698593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606001698593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606001698593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606001698659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 18:34:58 2020 " "Processing ended: Sat Nov 21 18:34:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606001698659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606001698659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606001698659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606001698659 ""}
