---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_hl_divw]]
==== HL.DIVW

*Syntax:* hl.divw SrcL, SrcR, ->Dst0, Dst1

*Description:* Long (48-bit) instruction encoding.

*Encoding:*

image::../generated/encodings/enc_hl_divw.svg[HL.DIVW encoding,width=800]

*Uop-Class:* ALU

*Compression:* HL48 (len=48)

*Uop-Class payload:* `{"alu_kind": "ALU_MULTI_CYCLE", "source": "group_rule", "uop_kind": "ALU"}`
