\hypertarget{struct_s_p_i___type_def}{}\doxysection{SPI\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_p_i___type_def}\index{SPI\_TypeDef@{SPI\_TypeDef}}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_abecccecd01b0d465123a2dc166db4141}{CFG1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a722c7bd03a5d7b185bf43bdb5f846d43}{CFG2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a3fbace6e037136ce066518ee2fade33d}{RESERVED1}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_afa70d795ffe61b2e115a24867fe1412f}{RESERVED2}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_ab31a7d95808ec5d53570eaaffd4f25f7}{CRCPOLY}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a83243905fc1eefc2f9f464d76329e857}{TXCRC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a505aefeb85c1fb3f333aed65a90320c3}{RXCRC}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_a43eedd211522f57ddf3a7320b3dcd620}{UDRDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2\+SCFGR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Serial Peripheral Interface. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01477}{1477}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_p_i___type_def_abecccecd01b0d465123a2dc166db4141}\label{struct_s_p_i___type_def_abecccecd01b0d465123a2dc166db4141}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CFG1@{CFG1}}
\index{CFG1@{CFG1}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFG1}{CFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFG1}

SPI Configuration register 1, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01481}{1481}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_a722c7bd03a5d7b185bf43bdb5f846d43}\label{struct_s_p_i___type_def_a722c7bd03a5d7b185bf43bdb5f846d43}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CFG2@{CFG2}}
\index{CFG2@{CFG2}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFG2}{CFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFG2}

SPI Configuration register 2, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01482}{1482}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

SPI/\+I2S Control register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01479}{1479}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

SPI Control register 2, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01480}{1480}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_ab31a7d95808ec5d53570eaaffd4f25f7}\label{struct_s_p_i___type_def_ab31a7d95808ec5d53570eaaffd4f25f7}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!CRCPOLY@{CRCPOLY}}
\index{CRCPOLY@{CRCPOLY}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CRCPOLY}{CRCPOLY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CRCPOLY}

SPI CRC Polynomial register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01491}{1491}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}\label{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!I2SCFGR@{I2SCFGR}}
\index{I2SCFGR@{I2SCFGR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{I2SCFGR}{I2SCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I2\+SCFGR}

I2S Configuration register, Address offset\+: 0x50 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01495}{1495}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_s_p_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!IER@{IER}}
\index{IER@{IER}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

SPI/\+I2S Interrupt Enable register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01483}{1483}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}\label{struct_s_p_i___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IFCR}

SPI/\+I2S Interrupt/\+Status flags clear register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01485}{1485}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_s_p_i___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved, 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01486}{1486}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_a3fbace6e037136ce066518ee2fade33d}\label{struct_s_p_i___type_def_a3fbace6e037136ce066518ee2fade33d}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}3\mbox{]}}

Reserved, 0x24-\/0x2C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01488}{1488}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_afa70d795ffe61b2e115a24867fe1412f}\label{struct_s_p_i___type_def_afa70d795ffe61b2e115a24867fe1412f}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2\mbox{[}3\mbox{]}}

Reserved, 0x34-\/0x3C ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01490}{1490}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_a505aefeb85c1fb3f333aed65a90320c3}\label{struct_s_p_i___type_def_a505aefeb85c1fb3f333aed65a90320c3}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RXCRC@{RXCRC}}
\index{RXCRC@{RXCRC}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXCRC}{RXCRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXCRC}

SPI Receiver CRC register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01493}{1493}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_a9bf29a9104cb5569823ab892174f9c8c}\label{struct_s_p_i___type_def_a9bf29a9104cb5569823ab892174f9c8c}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!RXDR@{RXDR}}
\index{RXDR@{RXDR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXDR}{RXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXDR}

SPI/\+I2S Receive data register, Address offset\+: 0x30 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01489}{1489}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

SPI/\+I2S Status register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01484}{1484}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_a83243905fc1eefc2f9f464d76329e857}\label{struct_s_p_i___type_def_a83243905fc1eefc2f9f464d76329e857}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!TXCRC@{TXCRC}}
\index{TXCRC@{TXCRC}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXCRC}{TXCRC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXCRC}

SPI Transmitter CRC register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01492}{1492}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}\label{struct_s_p_i___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!TXDR@{TXDR}}
\index{TXDR@{TXDR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXDR}{TXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXDR}

SPI/\+I2S Transmit data register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01487}{1487}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_i___type_def_a43eedd211522f57ddf3a7320b3dcd620}\label{struct_s_p_i___type_def_a43eedd211522f57ddf3a7320b3dcd620}} 
\index{SPI\_TypeDef@{SPI\_TypeDef}!UDRDR@{UDRDR}}
\index{UDRDR@{UDRDR}!SPI\_TypeDef@{SPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{UDRDR}{UDRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t UDRDR}

SPI Underrun data register, Address offset\+: 0x4C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01494}{1494}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
