Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:02:52 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/Gsm_LPC_Analysis_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.977ns (44.996%)  route 2.417ns (55.004%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.195     4.055    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
    SLICE_X68Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.212 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, routed)           0.241     4.454    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y98         FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[1]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.977ns (45.017%)  route 2.415ns (54.983%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.195     4.055    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
    SLICE_X68Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.212 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, routed)           0.239     4.452    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y98         FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 1.977ns (45.267%)  route 2.390ns (54.733%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.195     4.055    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
    SLICE_X68Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.212 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, routed)           0.215     4.427    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
    SLICE_X67Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y99         FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.427    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.977ns (45.770%)  route 2.342ns (54.230%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.195     4.055    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_2
    SLICE_X68Y100        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.212 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2/O
                         net (fo=4, routed)           0.167     4.379    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773[3]_i_2_n_12
    SLICE_X67Y100        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y100        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y100        FDSE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.866ns (44.670%)  route 2.311ns (55.330%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.322     3.535    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y101        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.631 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4/O
                         net (fo=2, routed)           0.104     3.735    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4_n_12
    SLICE_X66Y101        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.859 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_5/O
                         net (fo=5, routed)           0.143     4.001    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]_2
    SLICE_X66Y98         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.036 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2/O
                         net (fo=3, routed)           0.201     4.237    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2_n_12
    SLICE_X66Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X66Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X66Y98         FDSE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[1]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.177ns  (logic 1.866ns (44.670%)  route 2.311ns (55.330%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.322     3.535    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y101        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.631 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4/O
                         net (fo=2, routed)           0.104     3.735    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4_n_12
    SLICE_X66Y101        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.859 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_5/O
                         net (fo=5, routed)           0.143     4.001    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]_2
    SLICE_X66Y98         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.036 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2/O
                         net (fo=3, routed)           0.201     4.237    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2_n_12
    SLICE_X66Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X66Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X66Y98         FDSE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[2]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.237    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.886ns (44.301%)  route 2.371ns (55.699%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.098     3.958    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_CS_fsm_reg[4]_0
    SLICE_X67Y99         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.024 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[0]_i_1/O
                         net (fo=1, routed)           0.293     4.317    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_1
    SLICE_X67Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y99         FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.866ns (44.842%)  route 2.295ns (55.158%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.322     3.535    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y101        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     3.631 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4/O
                         net (fo=2, routed)           0.104     3.735    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_4_n_12
    SLICE_X66Y101        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.859 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln296_1_reg_783[2]_i_5/O
                         net (fo=5, routed)           0.143     4.001    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]_2
    SLICE_X66Y98         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     4.036 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2/O
                         net (fo=3, routed)           0.185     4.221    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783[2]_i_2_n_12
    SLICE_X66Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X66Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X66Y99         FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.925    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln296_1_reg_783_reg[0]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.221    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.916ns (45.400%)  route 2.304ns (54.600%))
  Logic Levels:           16  (CARRY8=7 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.275     3.488    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X66Y100        LUT4 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.111     3.599 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6/O
                         net (fo=2, routed)           0.163     3.762    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_6_n_12
    SLICE_X67Y98         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     3.860 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_7/O
                         net (fo=6, routed)           0.102     3.962    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ap_CS_fsm_reg[4]_0
    SLICE_X67Y98         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     4.058 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_3/O
                         net (fo=1, routed)           0.222     4.280    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]_0
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y98         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y98         FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[3]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.800ns (44.304%)  route 2.263ns (55.696%))
  Logic Levels:           15  (CARRY8=7 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X9Y36        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[21])
                                                      0.225     0.285 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[21]
                         net (fo=1, routed)           0.393     0.678    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/p_reg_reg_n_96
    SLICE_X69Y105        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     0.824 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/indata_d0[6]_INST_0/O
                         net (fo=2, routed)           0.244     1.068    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/indata_d0[2]
    SLICE_X70Y102        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     1.136 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/sum_fu_54_p2_carry_i_2/O
                         net (fo=4, routed)           0.130     1.267    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry[6]
    SLICE_X70Y103        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.390 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/sum_fu_54_p2_carry_i_10/O
                         net (fo=1, routed)           0.008     1.398    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/ram_reg_bram_0[6]
    SLICE_X70Y103        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.513 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     1.539    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry_n_12
    SLICE_X70Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.554 f  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/sum_fu_54_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.580    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X70Y105        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     1.632 f  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0/CO[0]
                         net (fo=18, routed)          0.201     1.833    bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/ram_reg_bram_0_i_28__0_n_19
    SLICE_X70Y101        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     1.981 r  bd_0_i/hls_inst/inst/grp_gsm_mult_r_fu_300/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.990    bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/S[1]
    SLICE_X70Y101        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[1])
                                                      0.088     2.078 r  bd_0_i/hls_inst/inst/grp_gsm_add_fu_310/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.270     2.348    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/add_ln39_fu_48_p2_carry__0_2[0]
    SLICE_X69Y103        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.472 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/sum_fu_54_p2_carry_i_15__0/O
                         net (fo=1, routed)           0.009     2.481    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/ram_reg_0_15_0_0_i_1[1]
    SLICE_X69Y103        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.667 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     2.693    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry_n_12
    SLICE_X69Y104        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.809 r  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/sum_fu_54_p2_carry__0/O[7]
                         net (fo=41, routed)          0.191     2.999    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/O[1]
    SLICE_X67Y103        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.097 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/icmp_ln40_fu_60_p2_carry_i_3__2/O
                         net (fo=1, routed)           0.009     3.106    bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/select_ln291_1_reg_753_reg[4]_0[0]
    SLICE_X67Y103        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[1])
                                                      0.107     3.213 f  bd_0_i/hls_inst/inst/tmp_6_gsm_add_fu_315/icmp_ln40_fu_60_p2_carry/CO[1]
                         net (fo=48, routed)          0.260     3.473    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/CO[0]
    SLICE_X67Y98         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     3.539 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4/O
                         net (fo=1, routed)           0.159     3.698    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_4_n_12
    SLICE_X67Y98         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     3.821 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_111/grp_gsm_mult_r_fu_305/mac_muladd_16s_16s_15ns_31_4_1_U4/Gsm_LPC_Analysis_mac_muladd_16s_16s_15ns_31_4_1_DSP48_0_U/select_ln294_1_reg_773[3]_i_1/O
                         net (fo=4, routed)           0.302     4.123    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[0]_0
    SLICE_X67Y100        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2021, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/ap_clk
    SLICE_X67Y100        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X67Y100        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.074     7.911    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_126/select_ln294_1_reg_773_reg[2]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                  3.788    




