// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [26:0] data_0_V_read;
input  [26:0] data_1_V_read;
input  [26:0] data_2_V_read;
input  [26:0] data_3_V_read;
input  [26:0] data_4_V_read;
input  [26:0] data_5_V_read;
input  [26:0] data_6_V_read;
input  [26:0] data_7_V_read;
input  [26:0] data_8_V_read;
input  [26:0] data_9_V_read;
input  [26:0] data_10_V_read;
input  [26:0] data_11_V_read;
input  [26:0] data_12_V_read;
input  [26:0] data_13_V_read;
input  [26:0] data_14_V_read;
input  [26:0] data_15_V_read;
input  [26:0] data_16_V_read;
input  [26:0] data_17_V_read;
input  [26:0] data_18_V_read;
input  [26:0] data_19_V_read;
output  [32:0] ap_return_0;
output  [32:0] ap_return_1;
output  [32:0] ap_return_2;
output  [32:0] ap_return_3;
output  [32:0] ap_return_4;
output  [32:0] ap_return_5;
output  [32:0] ap_return_6;
output  [32:0] ap_return_7;
output  [32:0] ap_return_8;
output  [32:0] ap_return_9;
output  [32:0] ap_return_10;
output  [32:0] ap_return_11;
output  [32:0] ap_return_12;
output  [32:0] ap_return_13;
output  [32:0] ap_return_14;
output  [32:0] ap_return_15;
output  [32:0] ap_return_16;
output  [32:0] ap_return_17;
output  [32:0] ap_return_18;
output  [32:0] ap_return_19;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] exp_table1_address0;
reg    exp_table1_ce0;
wire   [23:0] exp_table1_q0;
wire   [10:0] exp_table1_address1;
reg    exp_table1_ce1;
wire   [23:0] exp_table1_q1;
wire   [10:0] exp_table1_address2;
reg    exp_table1_ce2;
wire   [23:0] exp_table1_q2;
wire   [10:0] exp_table1_address3;
reg    exp_table1_ce3;
wire   [23:0] exp_table1_q3;
wire   [10:0] exp_table1_address4;
reg    exp_table1_ce4;
wire   [23:0] exp_table1_q4;
wire   [10:0] exp_table1_address5;
reg    exp_table1_ce5;
wire   [23:0] exp_table1_q5;
wire   [10:0] exp_table1_address6;
reg    exp_table1_ce6;
wire   [23:0] exp_table1_q6;
wire   [10:0] exp_table1_address7;
reg    exp_table1_ce7;
wire   [23:0] exp_table1_q7;
wire   [10:0] exp_table1_address8;
reg    exp_table1_ce8;
wire   [23:0] exp_table1_q8;
wire   [10:0] exp_table1_address9;
reg    exp_table1_ce9;
wire   [23:0] exp_table1_q9;
wire   [10:0] exp_table1_address10;
reg    exp_table1_ce10;
wire   [23:0] exp_table1_q10;
wire   [10:0] exp_table1_address11;
reg    exp_table1_ce11;
wire   [23:0] exp_table1_q11;
wire   [10:0] exp_table1_address12;
reg    exp_table1_ce12;
wire   [23:0] exp_table1_q12;
wire   [10:0] exp_table1_address13;
reg    exp_table1_ce13;
wire   [23:0] exp_table1_q13;
wire   [10:0] exp_table1_address14;
reg    exp_table1_ce14;
wire   [23:0] exp_table1_q14;
wire   [10:0] exp_table1_address15;
reg    exp_table1_ce15;
wire   [23:0] exp_table1_q15;
wire   [10:0] exp_table1_address16;
reg    exp_table1_ce16;
wire   [23:0] exp_table1_q16;
wire   [10:0] exp_table1_address17;
reg    exp_table1_ce17;
wire   [23:0] exp_table1_q17;
wire   [10:0] exp_table1_address18;
reg    exp_table1_ce18;
wire   [23:0] exp_table1_q18;
wire   [10:0] exp_table1_address19;
reg    exp_table1_ce19;
wire   [23:0] exp_table1_q19;
wire   [10:0] invert_table2_address0;
reg    invert_table2_ce0;
wire   [20:0] invert_table2_q0;
wire   [10:0] select_ln336_5_fu_1253_p3;
reg   [10:0] select_ln336_5_reg_4185;
wire   [10:0] select_ln336_6_fu_1375_p3;
reg   [10:0] select_ln336_6_reg_4190;
wire   [10:0] select_ln336_7_fu_1497_p3;
reg   [10:0] select_ln336_7_reg_4195;
wire   [10:0] select_ln336_8_fu_1619_p3;
reg   [10:0] select_ln336_8_reg_4200;
wire   [10:0] select_ln336_9_fu_1741_p3;
reg   [10:0] select_ln336_9_reg_4205;
wire   [10:0] select_ln336_10_fu_1863_p3;
reg   [10:0] select_ln336_10_reg_4210;
reg   [10:0] select_ln336_10_reg_4210_pp0_iter1_reg;
wire   [10:0] select_ln336_11_fu_1985_p3;
reg   [10:0] select_ln336_11_reg_4215;
reg   [10:0] select_ln336_11_reg_4215_pp0_iter1_reg;
wire   [10:0] select_ln336_12_fu_2107_p3;
reg   [10:0] select_ln336_12_reg_4220;
reg   [10:0] select_ln336_12_reg_4220_pp0_iter1_reg;
wire   [10:0] select_ln336_13_fu_2229_p3;
reg   [10:0] select_ln336_13_reg_4225;
reg   [10:0] select_ln336_13_reg_4225_pp0_iter1_reg;
wire   [10:0] select_ln336_14_fu_2351_p3;
reg   [10:0] select_ln336_14_reg_4230;
reg   [10:0] select_ln336_14_reg_4230_pp0_iter1_reg;
wire   [10:0] select_ln336_15_fu_2473_p3;
reg   [10:0] select_ln336_15_reg_4235;
reg   [10:0] select_ln336_15_reg_4235_pp0_iter1_reg;
reg   [10:0] select_ln336_15_reg_4235_pp0_iter2_reg;
wire   [10:0] select_ln336_16_fu_2595_p3;
reg   [10:0] select_ln336_16_reg_4240;
reg   [10:0] select_ln336_16_reg_4240_pp0_iter1_reg;
reg   [10:0] select_ln336_16_reg_4240_pp0_iter2_reg;
wire   [10:0] select_ln336_17_fu_2717_p3;
reg   [10:0] select_ln336_17_reg_4245;
reg   [10:0] select_ln336_17_reg_4245_pp0_iter1_reg;
reg   [10:0] select_ln336_17_reg_4245_pp0_iter2_reg;
wire   [10:0] select_ln336_18_fu_2839_p3;
reg   [10:0] select_ln336_18_reg_4250;
reg   [10:0] select_ln336_18_reg_4250_pp0_iter1_reg;
reg   [10:0] select_ln336_18_reg_4250_pp0_iter2_reg;
wire   [10:0] select_ln336_19_fu_2961_p3;
reg   [10:0] select_ln336_19_reg_4255;
reg   [10:0] select_ln336_19_reg_4255_pp0_iter1_reg;
reg   [10:0] select_ln336_19_reg_4255_pp0_iter2_reg;
reg  signed [23:0] exp_table1_load_reg_4260;
reg  signed [23:0] exp_table1_load_reg_4260_pp0_iter2_reg;
reg  signed [23:0] exp_table1_load_reg_4260_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_reg_4260_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_reg_4260_pp0_iter5_reg;
reg  signed [23:0] exp_table1_load_1_reg_4265;
reg  signed [23:0] exp_table1_load_1_reg_4265_pp0_iter2_reg;
reg  signed [23:0] exp_table1_load_1_reg_4265_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_1_reg_4265_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_1_reg_4265_pp0_iter5_reg;
reg  signed [23:0] exp_table1_load_2_reg_4270;
reg  signed [23:0] exp_table1_load_2_reg_4270_pp0_iter2_reg;
reg  signed [23:0] exp_table1_load_2_reg_4270_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_2_reg_4270_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_2_reg_4270_pp0_iter5_reg;
reg  signed [23:0] exp_table1_load_3_reg_4275;
reg  signed [23:0] exp_table1_load_3_reg_4275_pp0_iter2_reg;
reg  signed [23:0] exp_table1_load_3_reg_4275_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_3_reg_4275_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_3_reg_4275_pp0_iter5_reg;
reg   [15:0] tmp_22_reg_4280;
reg  signed [23:0] exp_table1_load_4_reg_4285;
reg  signed [23:0] exp_table1_load_4_reg_4285_pp0_iter2_reg;
reg  signed [23:0] exp_table1_load_4_reg_4285_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_4_reg_4285_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_4_reg_4285_pp0_iter5_reg;
wire   [21:0] trunc_ln1192_3_fu_3063_p1;
reg   [21:0] trunc_ln1192_3_reg_4290;
reg  signed [23:0] exp_table1_load_5_reg_4320;
reg  signed [23:0] exp_table1_load_5_reg_4320_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_5_reg_4320_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_5_reg_4320_pp0_iter5_reg;
reg  signed [23:0] exp_table1_load_6_reg_4325;
reg  signed [23:0] exp_table1_load_6_reg_4325_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_6_reg_4325_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_6_reg_4325_pp0_iter5_reg;
reg  signed [23:0] exp_table1_load_7_reg_4330;
reg  signed [23:0] exp_table1_load_7_reg_4330_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_7_reg_4330_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_7_reg_4330_pp0_iter5_reg;
reg   [15:0] tmp_44_reg_4335;
reg  signed [23:0] exp_table1_load_8_reg_4340;
reg  signed [23:0] exp_table1_load_8_reg_4340_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_8_reg_4340_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_8_reg_4340_pp0_iter5_reg;
wire   [21:0] trunc_ln1192_7_fu_3193_p1;
reg   [21:0] trunc_ln1192_7_reg_4345;
reg  signed [23:0] exp_table1_load_9_reg_4350;
reg  signed [23:0] exp_table1_load_9_reg_4350_pp0_iter3_reg;
reg  signed [23:0] exp_table1_load_9_reg_4350_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_9_reg_4350_pp0_iter5_reg;
wire   [21:0] trunc_ln1192_8_fu_3197_p1;
reg   [21:0] trunc_ln1192_8_reg_4355;
reg  signed [23:0] exp_table1_load_10_reg_4385;
reg  signed [23:0] exp_table1_load_10_reg_4385_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_10_reg_4385_pp0_iter5_reg;
reg  signed [23:0] exp_table1_load_11_reg_4390;
reg  signed [23:0] exp_table1_load_11_reg_4390_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_11_reg_4390_pp0_iter5_reg;
reg  signed [23:0] exp_table1_load_12_reg_4395;
reg  signed [23:0] exp_table1_load_12_reg_4395_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_12_reg_4395_pp0_iter5_reg;
reg   [15:0] tmp_53_reg_4400;
reg  signed [23:0] exp_table1_load_13_reg_4405;
reg  signed [23:0] exp_table1_load_13_reg_4405_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_13_reg_4405_pp0_iter5_reg;
wire   [21:0] trunc_ln1192_12_fu_3350_p1;
reg   [21:0] trunc_ln1192_12_reg_4410;
reg  signed [23:0] exp_table1_load_14_reg_4415;
reg  signed [23:0] exp_table1_load_14_reg_4415_pp0_iter4_reg;
reg  signed [23:0] exp_table1_load_14_reg_4415_pp0_iter5_reg;
wire   [21:0] trunc_ln1192_13_fu_3354_p1;
reg   [21:0] trunc_ln1192_13_reg_4420;
reg  signed [23:0] exp_table1_load_15_reg_4450;
reg  signed [23:0] exp_table1_load_15_reg_4450_pp0_iter5_reg;
reg  signed [23:0] exp_table1_load_16_reg_4455;
reg  signed [23:0] exp_table1_load_16_reg_4455_pp0_iter5_reg;
reg  signed [23:0] exp_table1_load_17_reg_4460;
reg  signed [23:0] exp_table1_load_17_reg_4460_pp0_iter5_reg;
reg   [15:0] tmp_58_reg_4465;
reg  signed [23:0] exp_table1_load_18_reg_4470;
reg  signed [23:0] exp_table1_load_18_reg_4470_pp0_iter5_reg;
wire   [21:0] trunc_ln1192_17_fu_3507_p1;
reg   [21:0] trunc_ln1192_17_reg_4475;
reg  signed [23:0] exp_table1_load_19_reg_4480;
reg  signed [23:0] exp_table1_load_19_reg_4480_pp0_iter5_reg;
wire   [21:0] trunc_ln1192_18_fu_3511_p1;
reg   [21:0] trunc_ln1192_18_reg_4486;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln338_fu_626_p1;
wire   [63:0] zext_ln338_1_fu_753_p1;
wire   [63:0] zext_ln338_2_fu_880_p1;
wire   [63:0] zext_ln338_3_fu_1007_p1;
wire   [63:0] zext_ln338_4_fu_1134_p1;
wire   [63:0] zext_ln338_5_fu_3067_p1;
wire   [63:0] zext_ln338_6_fu_3071_p1;
wire   [63:0] zext_ln338_7_fu_3075_p1;
wire   [63:0] zext_ln338_8_fu_3079_p1;
wire   [63:0] zext_ln338_9_fu_3083_p1;
wire   [63:0] zext_ln338_10_fu_3201_p1;
wire   [63:0] zext_ln338_11_fu_3205_p1;
wire   [63:0] zext_ln338_12_fu_3209_p1;
wire   [63:0] zext_ln338_13_fu_3213_p1;
wire   [63:0] zext_ln338_14_fu_3217_p1;
wire   [63:0] zext_ln338_15_fu_3358_p1;
wire   [63:0] zext_ln338_16_fu_3362_p1;
wire   [63:0] zext_ln338_17_fu_3366_p1;
wire   [63:0] zext_ln338_18_fu_3370_p1;
wire   [63:0] zext_ln338_19_fu_3374_p1;
wire   [63:0] zext_ln349_fu_3651_p1;
wire   [13:0] tmp_fu_504_p4;
wire   [12:0] trunc_ln851_fu_526_p1;
wire   [19:0] p_Result_5_fu_530_p3;
wire  signed [14:0] sext_ln850_fu_514_p1;
wire   [0:0] icmp_ln851_1_fu_538_p2;
wire   [14:0] add_ln700_fu_544_p2;
wire   [0:0] tmp_1_fu_518_p3;
wire   [14:0] select_ln851_1_fu_550_p3;
wire  signed [14:0] select_ln850_fu_558_p3;
wire  signed [19:0] sext_ln333_fu_566_p1;
wire   [14:0] add_ln333_fu_570_p2;
wire   [0:0] tmp_2_fu_582_p3;
wire   [19:0] add_ln333_20_fu_576_p2;
wire   [19:0] select_ln334_fu_590_p3;
wire   [8:0] tmp_3_fu_602_p4;
wire   [0:0] icmp_ln336_fu_612_p2;
wire   [10:0] trunc_ln334_fu_598_p1;
wire   [10:0] select_ln336_fu_618_p3;
wire   [13:0] tmp_4_fu_631_p4;
wire   [12:0] trunc_ln851_1_fu_653_p1;
wire   [19:0] p_Result_5_1_fu_657_p3;
wire  signed [14:0] sext_ln850_1_fu_641_p1;
wire   [0:0] icmp_ln851_2_fu_665_p2;
wire   [14:0] add_ln700_1_fu_671_p2;
wire   [0:0] tmp_5_fu_645_p3;
wire   [14:0] select_ln851_2_fu_677_p3;
wire  signed [14:0] select_ln850_1_fu_685_p3;
wire  signed [19:0] sext_ln333_1_fu_693_p1;
wire   [14:0] add_ln333_1_fu_697_p2;
wire   [0:0] tmp_6_fu_709_p3;
wire   [19:0] add_ln333_21_fu_703_p2;
wire   [19:0] select_ln334_1_fu_717_p3;
wire   [8:0] tmp_7_fu_729_p4;
wire   [0:0] icmp_ln336_1_fu_739_p2;
wire   [10:0] trunc_ln334_1_fu_725_p1;
wire   [10:0] select_ln336_1_fu_745_p3;
wire   [13:0] tmp_8_fu_758_p4;
wire   [12:0] trunc_ln851_2_fu_780_p1;
wire   [19:0] p_Result_5_2_fu_784_p3;
wire  signed [14:0] sext_ln850_2_fu_768_p1;
wire   [0:0] icmp_ln851_3_fu_792_p2;
wire   [14:0] add_ln700_2_fu_798_p2;
wire   [0:0] tmp_9_fu_772_p3;
wire   [14:0] select_ln851_3_fu_804_p3;
wire  signed [14:0] select_ln850_2_fu_812_p3;
wire  signed [19:0] sext_ln333_2_fu_820_p1;
wire   [14:0] add_ln333_2_fu_824_p2;
wire   [0:0] tmp_10_fu_836_p3;
wire   [19:0] add_ln333_22_fu_830_p2;
wire   [19:0] select_ln334_2_fu_844_p3;
wire   [8:0] tmp_11_fu_856_p4;
wire   [0:0] icmp_ln336_2_fu_866_p2;
wire   [10:0] trunc_ln334_2_fu_852_p1;
wire   [10:0] select_ln336_2_fu_872_p3;
wire   [13:0] tmp_13_fu_885_p4;
wire   [12:0] trunc_ln851_3_fu_907_p1;
wire   [19:0] p_Result_5_3_fu_911_p3;
wire  signed [14:0] sext_ln850_3_fu_895_p1;
wire   [0:0] icmp_ln851_4_fu_919_p2;
wire   [14:0] add_ln700_3_fu_925_p2;
wire   [0:0] tmp_14_fu_899_p3;
wire   [14:0] select_ln851_4_fu_931_p3;
wire  signed [14:0] select_ln850_3_fu_939_p3;
wire  signed [19:0] sext_ln333_3_fu_947_p1;
wire   [14:0] add_ln333_3_fu_951_p2;
wire   [0:0] tmp_15_fu_963_p3;
wire   [19:0] add_ln333_23_fu_957_p2;
wire   [19:0] select_ln334_3_fu_971_p3;
wire   [8:0] tmp_16_fu_983_p4;
wire   [0:0] icmp_ln336_3_fu_993_p2;
wire   [10:0] trunc_ln334_3_fu_979_p1;
wire   [10:0] select_ln336_3_fu_999_p3;
wire   [13:0] tmp_18_fu_1012_p4;
wire   [12:0] trunc_ln851_4_fu_1034_p1;
wire   [19:0] p_Result_5_4_fu_1038_p3;
wire  signed [14:0] sext_ln850_4_fu_1022_p1;
wire   [0:0] icmp_ln851_5_fu_1046_p2;
wire   [14:0] add_ln700_4_fu_1052_p2;
wire   [0:0] tmp_19_fu_1026_p3;
wire   [14:0] select_ln851_5_fu_1058_p3;
wire  signed [14:0] select_ln850_4_fu_1066_p3;
wire  signed [19:0] sext_ln333_4_fu_1074_p1;
wire   [14:0] add_ln333_4_fu_1078_p2;
wire   [0:0] tmp_20_fu_1090_p3;
wire   [19:0] add_ln333_24_fu_1084_p2;
wire   [19:0] select_ln334_4_fu_1098_p3;
wire   [8:0] tmp_21_fu_1110_p4;
wire   [0:0] icmp_ln336_4_fu_1120_p2;
wire   [10:0] trunc_ln334_4_fu_1106_p1;
wire   [10:0] select_ln336_4_fu_1126_p3;
wire   [13:0] tmp_23_fu_1139_p4;
wire   [12:0] trunc_ln851_5_fu_1161_p1;
wire   [19:0] p_Result_5_5_fu_1165_p3;
wire  signed [14:0] sext_ln850_5_fu_1149_p1;
wire   [0:0] icmp_ln851_6_fu_1173_p2;
wire   [14:0] add_ln700_5_fu_1179_p2;
wire   [0:0] tmp_24_fu_1153_p3;
wire   [14:0] select_ln851_6_fu_1185_p3;
wire  signed [14:0] select_ln850_5_fu_1193_p3;
wire  signed [19:0] sext_ln333_5_fu_1201_p1;
wire   [14:0] add_ln333_5_fu_1205_p2;
wire   [0:0] tmp_25_fu_1217_p3;
wire   [19:0] add_ln333_25_fu_1211_p2;
wire   [19:0] select_ln334_5_fu_1225_p3;
wire   [8:0] tmp_26_fu_1237_p4;
wire   [0:0] icmp_ln336_5_fu_1247_p2;
wire   [10:0] trunc_ln334_5_fu_1233_p1;
wire   [13:0] tmp_28_fu_1261_p4;
wire   [12:0] trunc_ln851_6_fu_1283_p1;
wire   [19:0] p_Result_5_6_fu_1287_p3;
wire  signed [14:0] sext_ln850_6_fu_1271_p1;
wire   [0:0] icmp_ln851_7_fu_1295_p2;
wire   [14:0] add_ln700_6_fu_1301_p2;
wire   [0:0] tmp_29_fu_1275_p3;
wire   [14:0] select_ln851_7_fu_1307_p3;
wire  signed [14:0] select_ln850_6_fu_1315_p3;
wire  signed [19:0] sext_ln333_6_fu_1323_p1;
wire   [14:0] add_ln333_6_fu_1327_p2;
wire   [0:0] tmp_30_fu_1339_p3;
wire   [19:0] add_ln333_26_fu_1333_p2;
wire   [19:0] select_ln334_6_fu_1347_p3;
wire   [8:0] tmp_31_fu_1359_p4;
wire   [0:0] icmp_ln336_6_fu_1369_p2;
wire   [10:0] trunc_ln334_6_fu_1355_p1;
wire   [13:0] tmp_33_fu_1383_p4;
wire   [12:0] trunc_ln851_7_fu_1405_p1;
wire   [19:0] p_Result_5_7_fu_1409_p3;
wire  signed [14:0] sext_ln850_7_fu_1393_p1;
wire   [0:0] icmp_ln851_8_fu_1417_p2;
wire   [14:0] add_ln700_7_fu_1423_p2;
wire   [0:0] tmp_34_fu_1397_p3;
wire   [14:0] select_ln851_8_fu_1429_p3;
wire  signed [14:0] select_ln850_7_fu_1437_p3;
wire  signed [19:0] sext_ln333_7_fu_1445_p1;
wire   [14:0] add_ln333_7_fu_1449_p2;
wire   [0:0] tmp_35_fu_1461_p3;
wire   [19:0] add_ln333_27_fu_1455_p2;
wire   [19:0] select_ln334_7_fu_1469_p3;
wire   [8:0] tmp_36_fu_1481_p4;
wire   [0:0] icmp_ln336_7_fu_1491_p2;
wire   [10:0] trunc_ln334_7_fu_1477_p1;
wire   [13:0] tmp_40_fu_1505_p4;
wire   [12:0] trunc_ln851_8_fu_1527_p1;
wire   [19:0] p_Result_5_8_fu_1531_p3;
wire  signed [14:0] sext_ln850_8_fu_1515_p1;
wire   [0:0] icmp_ln851_9_fu_1539_p2;
wire   [14:0] add_ln700_8_fu_1545_p2;
wire   [0:0] tmp_41_fu_1519_p3;
wire   [14:0] select_ln851_9_fu_1551_p3;
wire  signed [14:0] select_ln850_8_fu_1559_p3;
wire  signed [19:0] sext_ln333_8_fu_1567_p1;
wire   [14:0] add_ln333_8_fu_1571_p2;
wire   [0:0] tmp_42_fu_1583_p3;
wire   [19:0] add_ln333_28_fu_1577_p2;
wire   [19:0] select_ln334_8_fu_1591_p3;
wire   [8:0] tmp_43_fu_1603_p4;
wire   [0:0] icmp_ln336_8_fu_1613_p2;
wire   [10:0] trunc_ln334_8_fu_1599_p1;
wire   [13:0] tmp_45_fu_1627_p4;
wire   [12:0] trunc_ln851_9_fu_1649_p1;
wire   [19:0] p_Result_5_9_fu_1653_p3;
wire  signed [14:0] sext_ln850_9_fu_1637_p1;
wire   [0:0] icmp_ln851_10_fu_1661_p2;
wire   [14:0] add_ln700_9_fu_1667_p2;
wire   [0:0] tmp_46_fu_1641_p3;
wire   [14:0] select_ln851_10_fu_1673_p3;
wire  signed [14:0] select_ln850_9_fu_1681_p3;
wire  signed [19:0] sext_ln333_9_fu_1689_p1;
wire   [14:0] add_ln333_9_fu_1693_p2;
wire   [0:0] tmp_47_fu_1705_p3;
wire   [19:0] add_ln333_29_fu_1699_p2;
wire   [19:0] select_ln334_9_fu_1713_p3;
wire   [8:0] tmp_48_fu_1725_p4;
wire   [0:0] icmp_ln336_9_fu_1735_p2;
wire   [10:0] trunc_ln334_9_fu_1721_p1;
wire   [13:0] tmp_60_fu_1749_p4;
wire   [12:0] trunc_ln851_10_fu_1771_p1;
wire   [19:0] p_Result_5_s_fu_1775_p3;
wire  signed [14:0] sext_ln850_10_fu_1759_p1;
wire   [0:0] icmp_ln851_11_fu_1783_p2;
wire   [14:0] add_ln700_10_fu_1789_p2;
wire   [0:0] tmp_61_fu_1763_p3;
wire   [14:0] select_ln851_11_fu_1795_p3;
wire  signed [14:0] select_ln850_10_fu_1803_p3;
wire  signed [19:0] sext_ln333_10_fu_1811_p1;
wire   [14:0] add_ln333_10_fu_1815_p2;
wire   [0:0] tmp_62_fu_1827_p3;
wire   [19:0] add_ln333_30_fu_1821_p2;
wire   [19:0] select_ln334_10_fu_1835_p3;
wire   [8:0] tmp_63_fu_1847_p4;
wire   [0:0] icmp_ln336_10_fu_1857_p2;
wire   [10:0] trunc_ln334_10_fu_1843_p1;
wire   [13:0] tmp_64_fu_1871_p4;
wire   [12:0] trunc_ln851_11_fu_1893_p1;
wire   [19:0] p_Result_5_10_fu_1897_p3;
wire  signed [14:0] sext_ln850_11_fu_1881_p1;
wire   [0:0] icmp_ln851_12_fu_1905_p2;
wire   [14:0] add_ln700_11_fu_1911_p2;
wire   [0:0] tmp_65_fu_1885_p3;
wire   [14:0] select_ln851_12_fu_1917_p3;
wire  signed [14:0] select_ln850_11_fu_1925_p3;
wire  signed [19:0] sext_ln333_11_fu_1933_p1;
wire   [14:0] add_ln333_11_fu_1937_p2;
wire   [0:0] tmp_66_fu_1949_p3;
wire   [19:0] add_ln333_31_fu_1943_p2;
wire   [19:0] select_ln334_11_fu_1957_p3;
wire   [8:0] tmp_67_fu_1969_p4;
wire   [0:0] icmp_ln336_11_fu_1979_p2;
wire   [10:0] trunc_ln334_11_fu_1965_p1;
wire   [13:0] tmp_68_fu_1993_p4;
wire   [12:0] trunc_ln851_12_fu_2015_p1;
wire   [19:0] p_Result_5_11_fu_2019_p3;
wire  signed [14:0] sext_ln850_12_fu_2003_p1;
wire   [0:0] icmp_ln851_13_fu_2027_p2;
wire   [14:0] add_ln700_12_fu_2033_p2;
wire   [0:0] tmp_69_fu_2007_p3;
wire   [14:0] select_ln851_13_fu_2039_p3;
wire  signed [14:0] select_ln850_12_fu_2047_p3;
wire  signed [19:0] sext_ln333_12_fu_2055_p1;
wire   [14:0] add_ln333_12_fu_2059_p2;
wire   [0:0] tmp_70_fu_2071_p3;
wire   [19:0] add_ln333_32_fu_2065_p2;
wire   [19:0] select_ln334_12_fu_2079_p3;
wire   [8:0] tmp_71_fu_2091_p4;
wire   [0:0] icmp_ln336_12_fu_2101_p2;
wire   [10:0] trunc_ln334_12_fu_2087_p1;
wire   [13:0] tmp_72_fu_2115_p4;
wire   [12:0] trunc_ln851_13_fu_2137_p1;
wire   [19:0] p_Result_5_12_fu_2141_p3;
wire  signed [14:0] sext_ln850_13_fu_2125_p1;
wire   [0:0] icmp_ln851_14_fu_2149_p2;
wire   [14:0] add_ln700_13_fu_2155_p2;
wire   [0:0] tmp_73_fu_2129_p3;
wire   [14:0] select_ln851_14_fu_2161_p3;
wire  signed [14:0] select_ln850_13_fu_2169_p3;
wire  signed [19:0] sext_ln333_13_fu_2177_p1;
wire   [14:0] add_ln333_13_fu_2181_p2;
wire   [0:0] tmp_74_fu_2193_p3;
wire   [19:0] add_ln333_33_fu_2187_p2;
wire   [19:0] select_ln334_13_fu_2201_p3;
wire   [8:0] tmp_75_fu_2213_p4;
wire   [0:0] icmp_ln336_13_fu_2223_p2;
wire   [10:0] trunc_ln334_13_fu_2209_p1;
wire   [13:0] tmp_76_fu_2237_p4;
wire   [12:0] trunc_ln851_14_fu_2259_p1;
wire   [19:0] p_Result_5_13_fu_2263_p3;
wire  signed [14:0] sext_ln850_14_fu_2247_p1;
wire   [0:0] icmp_ln851_15_fu_2271_p2;
wire   [14:0] add_ln700_14_fu_2277_p2;
wire   [0:0] tmp_77_fu_2251_p3;
wire   [14:0] select_ln851_15_fu_2283_p3;
wire  signed [14:0] select_ln850_14_fu_2291_p3;
wire  signed [19:0] sext_ln333_14_fu_2299_p1;
wire   [14:0] add_ln333_14_fu_2303_p2;
wire   [0:0] tmp_78_fu_2315_p3;
wire   [19:0] add_ln333_34_fu_2309_p2;
wire   [19:0] select_ln334_14_fu_2323_p3;
wire   [8:0] tmp_79_fu_2335_p4;
wire   [0:0] icmp_ln336_14_fu_2345_p2;
wire   [10:0] trunc_ln334_14_fu_2331_p1;
wire   [13:0] tmp_80_fu_2359_p4;
wire   [12:0] trunc_ln851_15_fu_2381_p1;
wire   [19:0] p_Result_5_14_fu_2385_p3;
wire  signed [14:0] sext_ln850_15_fu_2369_p1;
wire   [0:0] icmp_ln851_16_fu_2393_p2;
wire   [14:0] add_ln700_15_fu_2399_p2;
wire   [0:0] tmp_81_fu_2373_p3;
wire   [14:0] select_ln851_16_fu_2405_p3;
wire  signed [14:0] select_ln850_15_fu_2413_p3;
wire  signed [19:0] sext_ln333_15_fu_2421_p1;
wire   [14:0] add_ln333_15_fu_2425_p2;
wire   [0:0] tmp_82_fu_2437_p3;
wire   [19:0] add_ln333_35_fu_2431_p2;
wire   [19:0] select_ln334_15_fu_2445_p3;
wire   [8:0] tmp_83_fu_2457_p4;
wire   [0:0] icmp_ln336_15_fu_2467_p2;
wire   [10:0] trunc_ln334_15_fu_2453_p1;
wire   [13:0] tmp_84_fu_2481_p4;
wire   [12:0] trunc_ln851_16_fu_2503_p1;
wire   [19:0] p_Result_5_15_fu_2507_p3;
wire  signed [14:0] sext_ln850_16_fu_2491_p1;
wire   [0:0] icmp_ln851_17_fu_2515_p2;
wire   [14:0] add_ln700_16_fu_2521_p2;
wire   [0:0] tmp_85_fu_2495_p3;
wire   [14:0] select_ln851_17_fu_2527_p3;
wire  signed [14:0] select_ln850_16_fu_2535_p3;
wire  signed [19:0] sext_ln333_16_fu_2543_p1;
wire   [14:0] add_ln333_16_fu_2547_p2;
wire   [0:0] tmp_86_fu_2559_p3;
wire   [19:0] add_ln333_36_fu_2553_p2;
wire   [19:0] select_ln334_16_fu_2567_p3;
wire   [8:0] tmp_87_fu_2579_p4;
wire   [0:0] icmp_ln336_16_fu_2589_p2;
wire   [10:0] trunc_ln334_16_fu_2575_p1;
wire   [13:0] tmp_88_fu_2603_p4;
wire   [12:0] trunc_ln851_17_fu_2625_p1;
wire   [19:0] p_Result_5_16_fu_2629_p3;
wire  signed [14:0] sext_ln850_17_fu_2613_p1;
wire   [0:0] icmp_ln851_18_fu_2637_p2;
wire   [14:0] add_ln700_17_fu_2643_p2;
wire   [0:0] tmp_89_fu_2617_p3;
wire   [14:0] select_ln851_18_fu_2649_p3;
wire  signed [14:0] select_ln850_17_fu_2657_p3;
wire  signed [19:0] sext_ln333_17_fu_2665_p1;
wire   [14:0] add_ln333_17_fu_2669_p2;
wire   [0:0] tmp_90_fu_2681_p3;
wire   [19:0] add_ln333_37_fu_2675_p2;
wire   [19:0] select_ln334_17_fu_2689_p3;
wire   [8:0] tmp_91_fu_2701_p4;
wire   [0:0] icmp_ln336_17_fu_2711_p2;
wire   [10:0] trunc_ln334_17_fu_2697_p1;
wire   [13:0] tmp_92_fu_2725_p4;
wire   [12:0] trunc_ln851_18_fu_2747_p1;
wire   [19:0] p_Result_5_17_fu_2751_p3;
wire  signed [14:0] sext_ln850_18_fu_2735_p1;
wire   [0:0] icmp_ln851_19_fu_2759_p2;
wire   [14:0] add_ln700_18_fu_2765_p2;
wire   [0:0] tmp_93_fu_2739_p3;
wire   [14:0] select_ln851_19_fu_2771_p3;
wire  signed [14:0] select_ln850_18_fu_2779_p3;
wire  signed [19:0] sext_ln333_18_fu_2787_p1;
wire   [14:0] add_ln333_18_fu_2791_p2;
wire   [0:0] tmp_94_fu_2803_p3;
wire   [19:0] add_ln333_38_fu_2797_p2;
wire   [19:0] select_ln334_18_fu_2811_p3;
wire   [8:0] tmp_95_fu_2823_p4;
wire   [0:0] icmp_ln336_18_fu_2833_p2;
wire   [10:0] trunc_ln334_18_fu_2819_p1;
wire   [13:0] tmp_96_fu_2847_p4;
wire   [12:0] trunc_ln851_19_fu_2869_p1;
wire   [19:0] p_Result_5_18_fu_2873_p3;
wire  signed [14:0] sext_ln850_19_fu_2857_p1;
wire   [0:0] icmp_ln851_20_fu_2881_p2;
wire   [14:0] add_ln700_19_fu_2887_p2;
wire   [0:0] tmp_97_fu_2861_p3;
wire   [14:0] select_ln851_20_fu_2893_p3;
wire  signed [14:0] select_ln850_19_fu_2901_p3;
wire  signed [19:0] sext_ln333_19_fu_2909_p1;
wire   [14:0] add_ln333_19_fu_2913_p2;
wire   [0:0] tmp_98_fu_2925_p3;
wire   [19:0] add_ln333_39_fu_2919_p2;
wire   [19:0] select_ln334_19_fu_2933_p3;
wire   [8:0] tmp_99_fu_2945_p4;
wire   [0:0] icmp_ln336_19_fu_2955_p2;
wire   [10:0] trunc_ln334_19_fu_2941_p1;
wire  signed [23:0] tmp_s_fu_2969_p1;
wire   [15:0] tmp_s_fu_2969_p4;
wire  signed [23:0] trunc_ln1192_fu_2987_p0;
wire   [21:0] shl_ln_fu_2979_p3;
wire   [21:0] trunc_ln1192_fu_2987_p1;
wire   [21:0] add_ln1192_fu_2991_p2;
wire   [15:0] tmp_12_fu_2997_p4;
wire  signed [23:0] trunc_ln1192_1_fu_3015_p0;
wire   [21:0] shl_ln728_1_fu_3007_p3;
wire   [21:0] trunc_ln1192_1_fu_3015_p1;
wire   [21:0] add_ln1192_1_fu_3019_p2;
wire   [15:0] tmp_17_fu_3025_p4;
wire  signed [23:0] trunc_ln1192_2_fu_3043_p0;
wire   [21:0] shl_ln728_2_fu_3035_p3;
wire   [21:0] trunc_ln1192_2_fu_3043_p1;
wire   [21:0] add_ln1192_2_fu_3047_p2;
wire  signed [23:0] trunc_ln1192_3_fu_3063_p0;
wire   [21:0] shl_ln728_3_fu_3087_p3;
wire   [21:0] add_ln1192_3_fu_3094_p2;
wire   [15:0] tmp_27_fu_3099_p4;
wire  signed [23:0] trunc_ln1192_4_fu_3117_p0;
wire   [21:0] shl_ln728_4_fu_3109_p3;
wire   [21:0] trunc_ln1192_4_fu_3117_p1;
wire   [21:0] add_ln1192_4_fu_3121_p2;
wire   [15:0] tmp_32_fu_3127_p4;
wire  signed [23:0] trunc_ln1192_5_fu_3145_p0;
wire   [21:0] shl_ln728_5_fu_3137_p3;
wire   [21:0] trunc_ln1192_5_fu_3145_p1;
wire   [21:0] add_ln1192_5_fu_3149_p2;
wire   [15:0] tmp_37_fu_3155_p4;
wire  signed [23:0] trunc_ln1192_6_fu_3173_p0;
wire   [21:0] shl_ln728_6_fu_3165_p3;
wire   [21:0] trunc_ln1192_6_fu_3173_p1;
wire   [21:0] add_ln1192_6_fu_3177_p2;
wire  signed [23:0] trunc_ln1192_7_fu_3193_p0;
wire  signed [23:0] trunc_ln1192_8_fu_3197_p0;
wire   [21:0] shl_ln728_7_fu_3221_p3;
wire   [21:0] add_ln1192_7_fu_3228_p2;
wire   [15:0] tmp_49_fu_3233_p4;
wire   [21:0] shl_ln728_8_fu_3243_p3;
wire   [21:0] add_ln1192_8_fu_3251_p2;
wire   [15:0] tmp_50_fu_3256_p4;
wire  signed [23:0] trunc_ln1192_9_fu_3274_p0;
wire   [21:0] shl_ln728_9_fu_3266_p3;
wire   [21:0] trunc_ln1192_9_fu_3274_p1;
wire   [21:0] add_ln1192_9_fu_3278_p2;
wire   [15:0] tmp_51_fu_3284_p4;
wire  signed [23:0] trunc_ln1192_10_fu_3302_p0;
wire   [21:0] shl_ln728_s_fu_3294_p3;
wire   [21:0] trunc_ln1192_10_fu_3302_p1;
wire   [21:0] add_ln1192_10_fu_3306_p2;
wire   [15:0] tmp_52_fu_3312_p4;
wire  signed [23:0] trunc_ln1192_11_fu_3330_p0;
wire   [21:0] shl_ln728_10_fu_3322_p3;
wire   [21:0] trunc_ln1192_11_fu_3330_p1;
wire   [21:0] add_ln1192_11_fu_3334_p2;
wire  signed [23:0] trunc_ln1192_12_fu_3350_p0;
wire  signed [23:0] trunc_ln1192_13_fu_3354_p0;
wire   [21:0] shl_ln728_11_fu_3378_p3;
wire   [21:0] add_ln1192_12_fu_3385_p2;
wire   [15:0] tmp_54_fu_3390_p4;
wire   [21:0] shl_ln728_12_fu_3400_p3;
wire   [21:0] add_ln1192_13_fu_3408_p2;
wire   [15:0] tmp_55_fu_3413_p4;
wire  signed [23:0] trunc_ln1192_14_fu_3431_p0;
wire   [21:0] shl_ln728_13_fu_3423_p3;
wire   [21:0] trunc_ln1192_14_fu_3431_p1;
wire   [21:0] add_ln1192_14_fu_3435_p2;
wire   [15:0] tmp_56_fu_3441_p4;
wire  signed [23:0] trunc_ln1192_15_fu_3459_p0;
wire   [21:0] shl_ln728_14_fu_3451_p3;
wire   [21:0] trunc_ln1192_15_fu_3459_p1;
wire   [21:0] add_ln1192_15_fu_3463_p2;
wire   [15:0] tmp_57_fu_3469_p4;
wire  signed [23:0] trunc_ln1192_16_fu_3487_p0;
wire   [21:0] shl_ln728_15_fu_3479_p3;
wire   [21:0] trunc_ln1192_16_fu_3487_p1;
wire   [21:0] add_ln1192_16_fu_3491_p2;
wire  signed [23:0] trunc_ln1192_17_fu_3507_p0;
wire  signed [23:0] trunc_ln1192_18_fu_3511_p0;
wire   [21:0] shl_ln728_16_fu_3515_p3;
wire   [21:0] add_ln1192_17_fu_3522_p2;
wire   [15:0] tmp_59_fu_3527_p4;
wire  signed [21:0] shl_ln728_17_fu_3537_p3;
wire  signed [24:0] sext_ln728_fu_3545_p1;
wire   [24:0] zext_ln703_fu_3549_p1;
wire   [24:0] add_ln1192_18_fu_3552_p2;
wire   [9:0] tmp_38_fu_3563_p4;
wire   [21:0] add_ln708_fu_3558_p2;
wire   [5:0] tmp_39_fu_3585_p4;
wire   [9:0] p_Result_4_fu_3595_p3;
wire  signed [10:0] sext_ln835_fu_3573_p1;
wire   [0:0] icmp_ln851_fu_3603_p2;
wire   [10:0] ret_V_fu_3609_p2;
wire   [0:0] tmp_100_fu_3577_p3;
wire   [10:0] select_ln851_fu_3615_p3;
wire   [10:0] select_ln850_20_fu_3623_p3;
wire   [0:0] tmp_101_fu_3635_p3;
wire   [9:0] trunc_ln343_fu_3631_p1;
wire   [9:0] select_ln345_fu_3643_p3;
wire   [20:0] mul_ln1118_fu_3663_p0;
wire   [44:0] zext_ln1118_cast_fu_3656_p1;
wire  signed [23:0] mul_ln1118_fu_3663_p1;
wire   [44:0] mul_ln1118_fu_3663_p2;
wire   [20:0] mul_ln1118_1_fu_3682_p0;
wire  signed [23:0] mul_ln1118_1_fu_3682_p1;
wire   [44:0] mul_ln1118_1_fu_3682_p2;
wire   [20:0] mul_ln1118_2_fu_3701_p0;
wire  signed [23:0] mul_ln1118_2_fu_3701_p1;
wire   [44:0] mul_ln1118_2_fu_3701_p2;
wire   [20:0] mul_ln1118_3_fu_3720_p0;
wire  signed [23:0] mul_ln1118_3_fu_3720_p1;
wire   [44:0] mul_ln1118_3_fu_3720_p2;
wire   [20:0] mul_ln1118_4_fu_3739_p0;
wire  signed [23:0] mul_ln1118_4_fu_3739_p1;
wire   [44:0] mul_ln1118_4_fu_3739_p2;
wire   [20:0] mul_ln1118_5_fu_3758_p0;
wire  signed [23:0] mul_ln1118_5_fu_3758_p1;
wire   [44:0] mul_ln1118_5_fu_3758_p2;
wire   [20:0] mul_ln1118_6_fu_3777_p0;
wire  signed [23:0] mul_ln1118_6_fu_3777_p1;
wire   [44:0] mul_ln1118_6_fu_3777_p2;
wire   [20:0] mul_ln1118_7_fu_3796_p0;
wire  signed [23:0] mul_ln1118_7_fu_3796_p1;
wire   [44:0] mul_ln1118_7_fu_3796_p2;
wire   [20:0] mul_ln1118_8_fu_3815_p0;
wire  signed [23:0] mul_ln1118_8_fu_3815_p1;
wire   [44:0] mul_ln1118_8_fu_3815_p2;
wire   [20:0] mul_ln1118_9_fu_3834_p0;
wire  signed [23:0] mul_ln1118_9_fu_3834_p1;
wire   [44:0] mul_ln1118_9_fu_3834_p2;
wire   [20:0] mul_ln1118_10_fu_3853_p0;
wire  signed [23:0] mul_ln1118_10_fu_3853_p1;
wire   [44:0] mul_ln1118_10_fu_3853_p2;
wire   [20:0] mul_ln1118_11_fu_3872_p0;
wire  signed [23:0] mul_ln1118_11_fu_3872_p1;
wire   [44:0] mul_ln1118_11_fu_3872_p2;
wire   [20:0] mul_ln1118_12_fu_3891_p0;
wire  signed [23:0] mul_ln1118_12_fu_3891_p1;
wire   [44:0] mul_ln1118_12_fu_3891_p2;
wire   [20:0] mul_ln1118_13_fu_3910_p0;
wire  signed [23:0] mul_ln1118_13_fu_3910_p1;
wire   [44:0] mul_ln1118_13_fu_3910_p2;
wire   [20:0] mul_ln1118_14_fu_3929_p0;
wire  signed [23:0] mul_ln1118_14_fu_3929_p1;
wire   [44:0] mul_ln1118_14_fu_3929_p2;
wire   [20:0] mul_ln1118_15_fu_3948_p0;
wire  signed [23:0] mul_ln1118_15_fu_3948_p1;
wire   [44:0] mul_ln1118_15_fu_3948_p2;
wire   [20:0] mul_ln1118_16_fu_3967_p0;
wire  signed [23:0] mul_ln1118_16_fu_3967_p1;
wire   [44:0] mul_ln1118_16_fu_3967_p2;
wire   [20:0] mul_ln1118_17_fu_3986_p0;
wire  signed [23:0] mul_ln1118_17_fu_3986_p1;
wire   [44:0] mul_ln1118_17_fu_3986_p2;
wire   [20:0] mul_ln1118_18_fu_4005_p0;
wire  signed [23:0] mul_ln1118_18_fu_4005_p1;
wire   [44:0] mul_ln1118_18_fu_4005_p2;
wire   [20:0] mul_ln1118_19_fu_4024_p0;
wire  signed [23:0] mul_ln1118_19_fu_4024_p1;
wire   [44:0] mul_ln1118_19_fu_4024_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
end

softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1 #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
exp_table1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table1_address0),
    .ce0(exp_table1_ce0),
    .q0(exp_table1_q0),
    .address1(exp_table1_address1),
    .ce1(exp_table1_ce1),
    .q1(exp_table1_q1),
    .address2(exp_table1_address2),
    .ce2(exp_table1_ce2),
    .q2(exp_table1_q2),
    .address3(exp_table1_address3),
    .ce3(exp_table1_ce3),
    .q3(exp_table1_q3),
    .address4(exp_table1_address4),
    .ce4(exp_table1_ce4),
    .q4(exp_table1_q4),
    .address5(exp_table1_address5),
    .ce5(exp_table1_ce5),
    .q5(exp_table1_q5),
    .address6(exp_table1_address6),
    .ce6(exp_table1_ce6),
    .q6(exp_table1_q6),
    .address7(exp_table1_address7),
    .ce7(exp_table1_ce7),
    .q7(exp_table1_q7),
    .address8(exp_table1_address8),
    .ce8(exp_table1_ce8),
    .q8(exp_table1_q8),
    .address9(exp_table1_address9),
    .ce9(exp_table1_ce9),
    .q9(exp_table1_q9),
    .address10(exp_table1_address10),
    .ce10(exp_table1_ce10),
    .q10(exp_table1_q10),
    .address11(exp_table1_address11),
    .ce11(exp_table1_ce11),
    .q11(exp_table1_q11),
    .address12(exp_table1_address12),
    .ce12(exp_table1_ce12),
    .q12(exp_table1_q12),
    .address13(exp_table1_address13),
    .ce13(exp_table1_ce13),
    .q13(exp_table1_q13),
    .address14(exp_table1_address14),
    .ce14(exp_table1_ce14),
    .q14(exp_table1_q14),
    .address15(exp_table1_address15),
    .ce15(exp_table1_ce15),
    .q15(exp_table1_q15),
    .address16(exp_table1_address16),
    .ce16(exp_table1_ce16),
    .q16(exp_table1_q16),
    .address17(exp_table1_address17),
    .ce17(exp_table1_ce17),
    .q17(exp_table1_q17),
    .address18(exp_table1_address18),
    .ce18(exp_table1_ce18),
    .q18(exp_table1_q18),
    .address19(exp_table1_address19),
    .ce19(exp_table1_ce19),
    .q19(exp_table1_q19)
);

softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2 #(
    .DataWidth( 21 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
invert_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table2_address0),
    .ce0(invert_table2_ce0),
    .q0(invert_table2_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table1_load_10_reg_4385 <= exp_table1_q10;
        exp_table1_load_11_reg_4390 <= exp_table1_q11;
        exp_table1_load_12_reg_4395 <= exp_table1_q12;
        exp_table1_load_13_reg_4405 <= exp_table1_q13;
        exp_table1_load_14_reg_4415 <= exp_table1_q14;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exp_table1_load_10_reg_4385_pp0_iter4_reg <= exp_table1_load_10_reg_4385;
        exp_table1_load_10_reg_4385_pp0_iter5_reg <= exp_table1_load_10_reg_4385_pp0_iter4_reg;
        exp_table1_load_11_reg_4390_pp0_iter4_reg <= exp_table1_load_11_reg_4390;
        exp_table1_load_11_reg_4390_pp0_iter5_reg <= exp_table1_load_11_reg_4390_pp0_iter4_reg;
        exp_table1_load_12_reg_4395_pp0_iter4_reg <= exp_table1_load_12_reg_4395;
        exp_table1_load_12_reg_4395_pp0_iter5_reg <= exp_table1_load_12_reg_4395_pp0_iter4_reg;
        exp_table1_load_13_reg_4405_pp0_iter4_reg <= exp_table1_load_13_reg_4405;
        exp_table1_load_13_reg_4405_pp0_iter5_reg <= exp_table1_load_13_reg_4405_pp0_iter4_reg;
        exp_table1_load_14_reg_4415_pp0_iter4_reg <= exp_table1_load_14_reg_4415;
        exp_table1_load_14_reg_4415_pp0_iter5_reg <= exp_table1_load_14_reg_4415_pp0_iter4_reg;
        exp_table1_load_15_reg_4450_pp0_iter5_reg <= exp_table1_load_15_reg_4450;
        exp_table1_load_16_reg_4455_pp0_iter5_reg <= exp_table1_load_16_reg_4455;
        exp_table1_load_17_reg_4460_pp0_iter5_reg <= exp_table1_load_17_reg_4460;
        exp_table1_load_18_reg_4470_pp0_iter5_reg <= exp_table1_load_18_reg_4470;
        exp_table1_load_19_reg_4480_pp0_iter5_reg <= exp_table1_load_19_reg_4480;
        exp_table1_load_1_reg_4265_pp0_iter2_reg <= exp_table1_load_1_reg_4265;
        exp_table1_load_1_reg_4265_pp0_iter3_reg <= exp_table1_load_1_reg_4265_pp0_iter2_reg;
        exp_table1_load_1_reg_4265_pp0_iter4_reg <= exp_table1_load_1_reg_4265_pp0_iter3_reg;
        exp_table1_load_1_reg_4265_pp0_iter5_reg <= exp_table1_load_1_reg_4265_pp0_iter4_reg;
        exp_table1_load_2_reg_4270_pp0_iter2_reg <= exp_table1_load_2_reg_4270;
        exp_table1_load_2_reg_4270_pp0_iter3_reg <= exp_table1_load_2_reg_4270_pp0_iter2_reg;
        exp_table1_load_2_reg_4270_pp0_iter4_reg <= exp_table1_load_2_reg_4270_pp0_iter3_reg;
        exp_table1_load_2_reg_4270_pp0_iter5_reg <= exp_table1_load_2_reg_4270_pp0_iter4_reg;
        exp_table1_load_3_reg_4275_pp0_iter2_reg <= exp_table1_load_3_reg_4275;
        exp_table1_load_3_reg_4275_pp0_iter3_reg <= exp_table1_load_3_reg_4275_pp0_iter2_reg;
        exp_table1_load_3_reg_4275_pp0_iter4_reg <= exp_table1_load_3_reg_4275_pp0_iter3_reg;
        exp_table1_load_3_reg_4275_pp0_iter5_reg <= exp_table1_load_3_reg_4275_pp0_iter4_reg;
        exp_table1_load_4_reg_4285_pp0_iter2_reg <= exp_table1_load_4_reg_4285;
        exp_table1_load_4_reg_4285_pp0_iter3_reg <= exp_table1_load_4_reg_4285_pp0_iter2_reg;
        exp_table1_load_4_reg_4285_pp0_iter4_reg <= exp_table1_load_4_reg_4285_pp0_iter3_reg;
        exp_table1_load_4_reg_4285_pp0_iter5_reg <= exp_table1_load_4_reg_4285_pp0_iter4_reg;
        exp_table1_load_5_reg_4320_pp0_iter3_reg <= exp_table1_load_5_reg_4320;
        exp_table1_load_5_reg_4320_pp0_iter4_reg <= exp_table1_load_5_reg_4320_pp0_iter3_reg;
        exp_table1_load_5_reg_4320_pp0_iter5_reg <= exp_table1_load_5_reg_4320_pp0_iter4_reg;
        exp_table1_load_6_reg_4325_pp0_iter3_reg <= exp_table1_load_6_reg_4325;
        exp_table1_load_6_reg_4325_pp0_iter4_reg <= exp_table1_load_6_reg_4325_pp0_iter3_reg;
        exp_table1_load_6_reg_4325_pp0_iter5_reg <= exp_table1_load_6_reg_4325_pp0_iter4_reg;
        exp_table1_load_7_reg_4330_pp0_iter3_reg <= exp_table1_load_7_reg_4330;
        exp_table1_load_7_reg_4330_pp0_iter4_reg <= exp_table1_load_7_reg_4330_pp0_iter3_reg;
        exp_table1_load_7_reg_4330_pp0_iter5_reg <= exp_table1_load_7_reg_4330_pp0_iter4_reg;
        exp_table1_load_8_reg_4340_pp0_iter3_reg <= exp_table1_load_8_reg_4340;
        exp_table1_load_8_reg_4340_pp0_iter4_reg <= exp_table1_load_8_reg_4340_pp0_iter3_reg;
        exp_table1_load_8_reg_4340_pp0_iter5_reg <= exp_table1_load_8_reg_4340_pp0_iter4_reg;
        exp_table1_load_9_reg_4350_pp0_iter3_reg <= exp_table1_load_9_reg_4350;
        exp_table1_load_9_reg_4350_pp0_iter4_reg <= exp_table1_load_9_reg_4350_pp0_iter3_reg;
        exp_table1_load_9_reg_4350_pp0_iter5_reg <= exp_table1_load_9_reg_4350_pp0_iter4_reg;
        exp_table1_load_reg_4260_pp0_iter2_reg <= exp_table1_load_reg_4260;
        exp_table1_load_reg_4260_pp0_iter3_reg <= exp_table1_load_reg_4260_pp0_iter2_reg;
        exp_table1_load_reg_4260_pp0_iter4_reg <= exp_table1_load_reg_4260_pp0_iter3_reg;
        exp_table1_load_reg_4260_pp0_iter5_reg <= exp_table1_load_reg_4260_pp0_iter4_reg;
        select_ln336_15_reg_4235_pp0_iter2_reg <= select_ln336_15_reg_4235_pp0_iter1_reg;
        select_ln336_16_reg_4240_pp0_iter2_reg <= select_ln336_16_reg_4240_pp0_iter1_reg;
        select_ln336_17_reg_4245_pp0_iter2_reg <= select_ln336_17_reg_4245_pp0_iter1_reg;
        select_ln336_18_reg_4250_pp0_iter2_reg <= select_ln336_18_reg_4250_pp0_iter1_reg;
        select_ln336_19_reg_4255_pp0_iter2_reg <= select_ln336_19_reg_4255_pp0_iter1_reg;
        tmp_44_reg_4335 <= {{add_ln1192_6_fu_3177_p2[21:6]}};
        tmp_53_reg_4400 <= {{add_ln1192_11_fu_3334_p2[21:6]}};
        tmp_58_reg_4465 <= {{add_ln1192_16_fu_3491_p2[21:6]}};
        trunc_ln1192_12_reg_4410 <= trunc_ln1192_12_fu_3350_p1;
        trunc_ln1192_13_reg_4420 <= trunc_ln1192_13_fu_3354_p1;
        trunc_ln1192_17_reg_4475 <= trunc_ln1192_17_fu_3507_p1;
        trunc_ln1192_18_reg_4486 <= trunc_ln1192_18_fu_3511_p1;
        trunc_ln1192_7_reg_4345 <= trunc_ln1192_7_fu_3193_p1;
        trunc_ln1192_8_reg_4355 <= trunc_ln1192_8_fu_3197_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        exp_table1_load_15_reg_4450 <= exp_table1_q15;
        exp_table1_load_16_reg_4455 <= exp_table1_q16;
        exp_table1_load_17_reg_4460 <= exp_table1_q17;
        exp_table1_load_18_reg_4470 <= exp_table1_q18;
        exp_table1_load_19_reg_4480 <= exp_table1_q19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_load_1_reg_4265 <= exp_table1_q1;
        exp_table1_load_2_reg_4270 <= exp_table1_q2;
        exp_table1_load_3_reg_4275 <= exp_table1_q3;
        exp_table1_load_4_reg_4285 <= exp_table1_q4;
        exp_table1_load_reg_4260 <= exp_table1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_load_5_reg_4320 <= exp_table1_q5;
        exp_table1_load_6_reg_4325 <= exp_table1_q6;
        exp_table1_load_7_reg_4330 <= exp_table1_q7;
        exp_table1_load_8_reg_4340 <= exp_table1_q8;
        exp_table1_load_9_reg_4350 <= exp_table1_q9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln336_10_reg_4210 <= select_ln336_10_fu_1863_p3;
        select_ln336_10_reg_4210_pp0_iter1_reg <= select_ln336_10_reg_4210;
        select_ln336_11_reg_4215 <= select_ln336_11_fu_1985_p3;
        select_ln336_11_reg_4215_pp0_iter1_reg <= select_ln336_11_reg_4215;
        select_ln336_12_reg_4220 <= select_ln336_12_fu_2107_p3;
        select_ln336_12_reg_4220_pp0_iter1_reg <= select_ln336_12_reg_4220;
        select_ln336_13_reg_4225 <= select_ln336_13_fu_2229_p3;
        select_ln336_13_reg_4225_pp0_iter1_reg <= select_ln336_13_reg_4225;
        select_ln336_14_reg_4230 <= select_ln336_14_fu_2351_p3;
        select_ln336_14_reg_4230_pp0_iter1_reg <= select_ln336_14_reg_4230;
        select_ln336_15_reg_4235 <= select_ln336_15_fu_2473_p3;
        select_ln336_15_reg_4235_pp0_iter1_reg <= select_ln336_15_reg_4235;
        select_ln336_16_reg_4240 <= select_ln336_16_fu_2595_p3;
        select_ln336_16_reg_4240_pp0_iter1_reg <= select_ln336_16_reg_4240;
        select_ln336_17_reg_4245 <= select_ln336_17_fu_2717_p3;
        select_ln336_17_reg_4245_pp0_iter1_reg <= select_ln336_17_reg_4245;
        select_ln336_18_reg_4250 <= select_ln336_18_fu_2839_p3;
        select_ln336_18_reg_4250_pp0_iter1_reg <= select_ln336_18_reg_4250;
        select_ln336_19_reg_4255 <= select_ln336_19_fu_2961_p3;
        select_ln336_19_reg_4255_pp0_iter1_reg <= select_ln336_19_reg_4255;
        select_ln336_5_reg_4185 <= select_ln336_5_fu_1253_p3;
        select_ln336_6_reg_4190 <= select_ln336_6_fu_1375_p3;
        select_ln336_7_reg_4195 <= select_ln336_7_fu_1497_p3;
        select_ln336_8_reg_4200 <= select_ln336_8_fu_1619_p3;
        select_ln336_9_reg_4205 <= select_ln336_9_fu_1741_p3;
        tmp_22_reg_4280 <= {{add_ln1192_2_fu_3047_p2[21:6]}};
        trunc_ln1192_3_reg_4290 <= trunc_ln1192_3_fu_3063_p1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce0 = 1'b1;
    end else begin
        exp_table1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce1 = 1'b1;
    end else begin
        exp_table1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce10 = 1'b1;
    end else begin
        exp_table1_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce11 = 1'b1;
    end else begin
        exp_table1_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce12 = 1'b1;
    end else begin
        exp_table1_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce13 = 1'b1;
    end else begin
        exp_table1_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        exp_table1_ce14 = 1'b1;
    end else begin
        exp_table1_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table1_ce15 = 1'b1;
    end else begin
        exp_table1_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table1_ce16 = 1'b1;
    end else begin
        exp_table1_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table1_ce17 = 1'b1;
    end else begin
        exp_table1_ce17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table1_ce18 = 1'b1;
    end else begin
        exp_table1_ce18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        exp_table1_ce19 = 1'b1;
    end else begin
        exp_table1_ce19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce2 = 1'b1;
    end else begin
        exp_table1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce3 = 1'b1;
    end else begin
        exp_table1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce4 = 1'b1;
    end else begin
        exp_table1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce5 = 1'b1;
    end else begin
        exp_table1_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce6 = 1'b1;
    end else begin
        exp_table1_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce7 = 1'b1;
    end else begin
        exp_table1_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce8 = 1'b1;
    end else begin
        exp_table1_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_ce9 = 1'b1;
    end else begin
        exp_table1_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        invert_table2_ce0 = 1'b1;
    end else begin
        invert_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_3306_p2 = (shl_ln728_s_fu_3294_p3 + trunc_ln1192_10_fu_3302_p1);

assign add_ln1192_11_fu_3334_p2 = (shl_ln728_10_fu_3322_p3 + trunc_ln1192_11_fu_3330_p1);

assign add_ln1192_12_fu_3385_p2 = (shl_ln728_11_fu_3378_p3 + trunc_ln1192_12_reg_4410);

assign add_ln1192_13_fu_3408_p2 = (shl_ln728_12_fu_3400_p3 + trunc_ln1192_13_reg_4420);

assign add_ln1192_14_fu_3435_p2 = (shl_ln728_13_fu_3423_p3 + trunc_ln1192_14_fu_3431_p1);

assign add_ln1192_15_fu_3463_p2 = (shl_ln728_14_fu_3451_p3 + trunc_ln1192_15_fu_3459_p1);

assign add_ln1192_16_fu_3491_p2 = (shl_ln728_15_fu_3479_p3 + trunc_ln1192_16_fu_3487_p1);

assign add_ln1192_17_fu_3522_p2 = (shl_ln728_16_fu_3515_p3 + trunc_ln1192_17_reg_4475);

assign add_ln1192_18_fu_3552_p2 = ($signed(sext_ln728_fu_3545_p1) + $signed(zext_ln703_fu_3549_p1));

assign add_ln1192_1_fu_3019_p2 = (shl_ln728_1_fu_3007_p3 + trunc_ln1192_1_fu_3015_p1);

assign add_ln1192_2_fu_3047_p2 = (shl_ln728_2_fu_3035_p3 + trunc_ln1192_2_fu_3043_p1);

assign add_ln1192_3_fu_3094_p2 = (shl_ln728_3_fu_3087_p3 + trunc_ln1192_3_reg_4290);

assign add_ln1192_4_fu_3121_p2 = (shl_ln728_4_fu_3109_p3 + trunc_ln1192_4_fu_3117_p1);

assign add_ln1192_5_fu_3149_p2 = (shl_ln728_5_fu_3137_p3 + trunc_ln1192_5_fu_3145_p1);

assign add_ln1192_6_fu_3177_p2 = (shl_ln728_6_fu_3165_p3 + trunc_ln1192_6_fu_3173_p1);

assign add_ln1192_7_fu_3228_p2 = (shl_ln728_7_fu_3221_p3 + trunc_ln1192_7_reg_4345);

assign add_ln1192_8_fu_3251_p2 = (shl_ln728_8_fu_3243_p3 + trunc_ln1192_8_reg_4355);

assign add_ln1192_9_fu_3278_p2 = (shl_ln728_9_fu_3266_p3 + trunc_ln1192_9_fu_3274_p1);

assign add_ln1192_fu_2991_p2 = (shl_ln_fu_2979_p3 + trunc_ln1192_fu_2987_p1);

assign add_ln333_10_fu_1815_p2 = ($signed(15'd1024) + $signed(select_ln850_10_fu_1803_p3));

assign add_ln333_11_fu_1937_p2 = ($signed(15'd1024) + $signed(select_ln850_11_fu_1925_p3));

assign add_ln333_12_fu_2059_p2 = ($signed(15'd1024) + $signed(select_ln850_12_fu_2047_p3));

assign add_ln333_13_fu_2181_p2 = ($signed(15'd1024) + $signed(select_ln850_13_fu_2169_p3));

assign add_ln333_14_fu_2303_p2 = ($signed(15'd1024) + $signed(select_ln850_14_fu_2291_p3));

assign add_ln333_15_fu_2425_p2 = ($signed(15'd1024) + $signed(select_ln850_15_fu_2413_p3));

assign add_ln333_16_fu_2547_p2 = ($signed(15'd1024) + $signed(select_ln850_16_fu_2535_p3));

assign add_ln333_17_fu_2669_p2 = ($signed(15'd1024) + $signed(select_ln850_17_fu_2657_p3));

assign add_ln333_18_fu_2791_p2 = ($signed(15'd1024) + $signed(select_ln850_18_fu_2779_p3));

assign add_ln333_19_fu_2913_p2 = ($signed(15'd1024) + $signed(select_ln850_19_fu_2901_p3));

assign add_ln333_1_fu_697_p2 = ($signed(15'd1024) + $signed(select_ln850_1_fu_685_p3));

assign add_ln333_20_fu_576_p2 = ($signed(20'd1024) + $signed(sext_ln333_fu_566_p1));

assign add_ln333_21_fu_703_p2 = ($signed(20'd1024) + $signed(sext_ln333_1_fu_693_p1));

assign add_ln333_22_fu_830_p2 = ($signed(20'd1024) + $signed(sext_ln333_2_fu_820_p1));

assign add_ln333_23_fu_957_p2 = ($signed(20'd1024) + $signed(sext_ln333_3_fu_947_p1));

assign add_ln333_24_fu_1084_p2 = ($signed(20'd1024) + $signed(sext_ln333_4_fu_1074_p1));

assign add_ln333_25_fu_1211_p2 = ($signed(20'd1024) + $signed(sext_ln333_5_fu_1201_p1));

assign add_ln333_26_fu_1333_p2 = ($signed(20'd1024) + $signed(sext_ln333_6_fu_1323_p1));

assign add_ln333_27_fu_1455_p2 = ($signed(20'd1024) + $signed(sext_ln333_7_fu_1445_p1));

assign add_ln333_28_fu_1577_p2 = ($signed(20'd1024) + $signed(sext_ln333_8_fu_1567_p1));

assign add_ln333_29_fu_1699_p2 = ($signed(20'd1024) + $signed(sext_ln333_9_fu_1689_p1));

assign add_ln333_2_fu_824_p2 = ($signed(15'd1024) + $signed(select_ln850_2_fu_812_p3));

assign add_ln333_30_fu_1821_p2 = ($signed(20'd1024) + $signed(sext_ln333_10_fu_1811_p1));

assign add_ln333_31_fu_1943_p2 = ($signed(20'd1024) + $signed(sext_ln333_11_fu_1933_p1));

assign add_ln333_32_fu_2065_p2 = ($signed(20'd1024) + $signed(sext_ln333_12_fu_2055_p1));

assign add_ln333_33_fu_2187_p2 = ($signed(20'd1024) + $signed(sext_ln333_13_fu_2177_p1));

assign add_ln333_34_fu_2309_p2 = ($signed(20'd1024) + $signed(sext_ln333_14_fu_2299_p1));

assign add_ln333_35_fu_2431_p2 = ($signed(20'd1024) + $signed(sext_ln333_15_fu_2421_p1));

assign add_ln333_36_fu_2553_p2 = ($signed(20'd1024) + $signed(sext_ln333_16_fu_2543_p1));

assign add_ln333_37_fu_2675_p2 = ($signed(20'd1024) + $signed(sext_ln333_17_fu_2665_p1));

assign add_ln333_38_fu_2797_p2 = ($signed(20'd1024) + $signed(sext_ln333_18_fu_2787_p1));

assign add_ln333_39_fu_2919_p2 = ($signed(20'd1024) + $signed(sext_ln333_19_fu_2909_p1));

assign add_ln333_3_fu_951_p2 = ($signed(15'd1024) + $signed(select_ln850_3_fu_939_p3));

assign add_ln333_4_fu_1078_p2 = ($signed(15'd1024) + $signed(select_ln850_4_fu_1066_p3));

assign add_ln333_5_fu_1205_p2 = ($signed(15'd1024) + $signed(select_ln850_5_fu_1193_p3));

assign add_ln333_6_fu_1327_p2 = ($signed(15'd1024) + $signed(select_ln850_6_fu_1315_p3));

assign add_ln333_7_fu_1449_p2 = ($signed(15'd1024) + $signed(select_ln850_7_fu_1437_p3));

assign add_ln333_8_fu_1571_p2 = ($signed(15'd1024) + $signed(select_ln850_8_fu_1559_p3));

assign add_ln333_9_fu_1693_p2 = ($signed(15'd1024) + $signed(select_ln850_9_fu_1681_p3));

assign add_ln333_fu_570_p2 = ($signed(15'd1024) + $signed(select_ln850_fu_558_p3));

assign add_ln700_10_fu_1789_p2 = ($signed(15'd1) + $signed(sext_ln850_10_fu_1759_p1));

assign add_ln700_11_fu_1911_p2 = ($signed(15'd1) + $signed(sext_ln850_11_fu_1881_p1));

assign add_ln700_12_fu_2033_p2 = ($signed(15'd1) + $signed(sext_ln850_12_fu_2003_p1));

assign add_ln700_13_fu_2155_p2 = ($signed(15'd1) + $signed(sext_ln850_13_fu_2125_p1));

assign add_ln700_14_fu_2277_p2 = ($signed(15'd1) + $signed(sext_ln850_14_fu_2247_p1));

assign add_ln700_15_fu_2399_p2 = ($signed(15'd1) + $signed(sext_ln850_15_fu_2369_p1));

assign add_ln700_16_fu_2521_p2 = ($signed(15'd1) + $signed(sext_ln850_16_fu_2491_p1));

assign add_ln700_17_fu_2643_p2 = ($signed(15'd1) + $signed(sext_ln850_17_fu_2613_p1));

assign add_ln700_18_fu_2765_p2 = ($signed(15'd1) + $signed(sext_ln850_18_fu_2735_p1));

assign add_ln700_19_fu_2887_p2 = ($signed(15'd1) + $signed(sext_ln850_19_fu_2857_p1));

assign add_ln700_1_fu_671_p2 = ($signed(15'd1) + $signed(sext_ln850_1_fu_641_p1));

assign add_ln700_2_fu_798_p2 = ($signed(15'd1) + $signed(sext_ln850_2_fu_768_p1));

assign add_ln700_3_fu_925_p2 = ($signed(15'd1) + $signed(sext_ln850_3_fu_895_p1));

assign add_ln700_4_fu_1052_p2 = ($signed(15'd1) + $signed(sext_ln850_4_fu_1022_p1));

assign add_ln700_5_fu_1179_p2 = ($signed(15'd1) + $signed(sext_ln850_5_fu_1149_p1));

assign add_ln700_6_fu_1301_p2 = ($signed(15'd1) + $signed(sext_ln850_6_fu_1271_p1));

assign add_ln700_7_fu_1423_p2 = ($signed(15'd1) + $signed(sext_ln850_7_fu_1393_p1));

assign add_ln700_8_fu_1545_p2 = ($signed(15'd1) + $signed(sext_ln850_8_fu_1515_p1));

assign add_ln700_9_fu_1667_p2 = ($signed(15'd1) + $signed(sext_ln850_9_fu_1637_p1));

assign add_ln700_fu_544_p2 = ($signed(15'd1) + $signed(sext_ln850_fu_514_p1));

assign add_ln708_fu_3558_p2 = ($signed(shl_ln728_17_fu_3537_p3) + $signed(trunc_ln1192_18_reg_4486));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = {{mul_ln1118_fu_3663_p2[44:12]}};

assign ap_return_1 = {{mul_ln1118_1_fu_3682_p2[44:12]}};

assign ap_return_10 = {{mul_ln1118_10_fu_3853_p2[44:12]}};

assign ap_return_11 = {{mul_ln1118_11_fu_3872_p2[44:12]}};

assign ap_return_12 = {{mul_ln1118_12_fu_3891_p2[44:12]}};

assign ap_return_13 = {{mul_ln1118_13_fu_3910_p2[44:12]}};

assign ap_return_14 = {{mul_ln1118_14_fu_3929_p2[44:12]}};

assign ap_return_15 = {{mul_ln1118_15_fu_3948_p2[44:12]}};

assign ap_return_16 = {{mul_ln1118_16_fu_3967_p2[44:12]}};

assign ap_return_17 = {{mul_ln1118_17_fu_3986_p2[44:12]}};

assign ap_return_18 = {{mul_ln1118_18_fu_4005_p2[44:12]}};

assign ap_return_19 = {{mul_ln1118_19_fu_4024_p2[44:12]}};

assign ap_return_2 = {{mul_ln1118_2_fu_3701_p2[44:12]}};

assign ap_return_3 = {{mul_ln1118_3_fu_3720_p2[44:12]}};

assign ap_return_4 = {{mul_ln1118_4_fu_3739_p2[44:12]}};

assign ap_return_5 = {{mul_ln1118_5_fu_3758_p2[44:12]}};

assign ap_return_6 = {{mul_ln1118_6_fu_3777_p2[44:12]}};

assign ap_return_7 = {{mul_ln1118_7_fu_3796_p2[44:12]}};

assign ap_return_8 = {{mul_ln1118_8_fu_3815_p2[44:12]}};

assign ap_return_9 = {{mul_ln1118_9_fu_3834_p2[44:12]}};

assign exp_table1_address0 = zext_ln338_fu_626_p1;

assign exp_table1_address1 = zext_ln338_1_fu_753_p1;

assign exp_table1_address10 = zext_ln338_10_fu_3201_p1;

assign exp_table1_address11 = zext_ln338_11_fu_3205_p1;

assign exp_table1_address12 = zext_ln338_12_fu_3209_p1;

assign exp_table1_address13 = zext_ln338_13_fu_3213_p1;

assign exp_table1_address14 = zext_ln338_14_fu_3217_p1;

assign exp_table1_address15 = zext_ln338_15_fu_3358_p1;

assign exp_table1_address16 = zext_ln338_16_fu_3362_p1;

assign exp_table1_address17 = zext_ln338_17_fu_3366_p1;

assign exp_table1_address18 = zext_ln338_18_fu_3370_p1;

assign exp_table1_address19 = zext_ln338_19_fu_3374_p1;

assign exp_table1_address2 = zext_ln338_2_fu_880_p1;

assign exp_table1_address3 = zext_ln338_3_fu_1007_p1;

assign exp_table1_address4 = zext_ln338_4_fu_1134_p1;

assign exp_table1_address5 = zext_ln338_5_fu_3067_p1;

assign exp_table1_address6 = zext_ln338_6_fu_3071_p1;

assign exp_table1_address7 = zext_ln338_7_fu_3075_p1;

assign exp_table1_address8 = zext_ln338_8_fu_3079_p1;

assign exp_table1_address9 = zext_ln338_9_fu_3083_p1;

assign icmp_ln336_10_fu_1857_p2 = ((tmp_63_fu_1847_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_11_fu_1979_p2 = ((tmp_67_fu_1969_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_12_fu_2101_p2 = ((tmp_71_fu_2091_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_13_fu_2223_p2 = ((tmp_75_fu_2213_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_14_fu_2345_p2 = ((tmp_79_fu_2335_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_15_fu_2467_p2 = ((tmp_83_fu_2457_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_16_fu_2589_p2 = ((tmp_87_fu_2579_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_17_fu_2711_p2 = ((tmp_91_fu_2701_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_18_fu_2833_p2 = ((tmp_95_fu_2823_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_19_fu_2955_p2 = ((tmp_99_fu_2945_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_1_fu_739_p2 = ((tmp_7_fu_729_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_2_fu_866_p2 = ((tmp_11_fu_856_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_3_fu_993_p2 = ((tmp_16_fu_983_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_4_fu_1120_p2 = ((tmp_21_fu_1110_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_5_fu_1247_p2 = ((tmp_26_fu_1237_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_6_fu_1369_p2 = ((tmp_31_fu_1359_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_7_fu_1491_p2 = ((tmp_36_fu_1481_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_8_fu_1613_p2 = ((tmp_43_fu_1603_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_9_fu_1735_p2 = ((tmp_48_fu_1725_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_612_p2 = ((tmp_3_fu_602_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_10_fu_1661_p2 = ((p_Result_5_9_fu_1653_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_11_fu_1783_p2 = ((p_Result_5_s_fu_1775_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_12_fu_1905_p2 = ((p_Result_5_10_fu_1897_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_13_fu_2027_p2 = ((p_Result_5_11_fu_2019_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_14_fu_2149_p2 = ((p_Result_5_12_fu_2141_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_15_fu_2271_p2 = ((p_Result_5_13_fu_2263_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_16_fu_2393_p2 = ((p_Result_5_14_fu_2385_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_17_fu_2515_p2 = ((p_Result_5_15_fu_2507_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_18_fu_2637_p2 = ((p_Result_5_16_fu_2629_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_19_fu_2759_p2 = ((p_Result_5_17_fu_2751_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_538_p2 = ((p_Result_5_fu_530_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_20_fu_2881_p2 = ((p_Result_5_18_fu_2873_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_665_p2 = ((p_Result_5_1_fu_657_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_792_p2 = ((p_Result_5_2_fu_784_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_919_p2 = ((p_Result_5_3_fu_911_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_1046_p2 = ((p_Result_5_4_fu_1038_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_1173_p2 = ((p_Result_5_5_fu_1165_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_7_fu_1295_p2 = ((p_Result_5_6_fu_1287_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_8_fu_1417_p2 = ((p_Result_5_7_fu_1409_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_9_fu_1539_p2 = ((p_Result_5_8_fu_1531_p3 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_3603_p2 = ((p_Result_4_fu_3595_p3 == 10'd0) ? 1'b1 : 1'b0);

assign invert_table2_address0 = zext_ln349_fu_3651_p1;

assign mul_ln1118_10_fu_3853_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_10_fu_3853_p1 = exp_table1_load_10_reg_4385_pp0_iter5_reg;

assign mul_ln1118_10_fu_3853_p2 = ($signed({{1'b0}, {mul_ln1118_10_fu_3853_p0}}) * $signed(mul_ln1118_10_fu_3853_p1));

assign mul_ln1118_11_fu_3872_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_11_fu_3872_p1 = exp_table1_load_11_reg_4390_pp0_iter5_reg;

assign mul_ln1118_11_fu_3872_p2 = ($signed({{1'b0}, {mul_ln1118_11_fu_3872_p0}}) * $signed(mul_ln1118_11_fu_3872_p1));

assign mul_ln1118_12_fu_3891_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_12_fu_3891_p1 = exp_table1_load_12_reg_4395_pp0_iter5_reg;

assign mul_ln1118_12_fu_3891_p2 = ($signed({{1'b0}, {mul_ln1118_12_fu_3891_p0}}) * $signed(mul_ln1118_12_fu_3891_p1));

assign mul_ln1118_13_fu_3910_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_13_fu_3910_p1 = exp_table1_load_13_reg_4405_pp0_iter5_reg;

assign mul_ln1118_13_fu_3910_p2 = ($signed({{1'b0}, {mul_ln1118_13_fu_3910_p0}}) * $signed(mul_ln1118_13_fu_3910_p1));

assign mul_ln1118_14_fu_3929_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_14_fu_3929_p1 = exp_table1_load_14_reg_4415_pp0_iter5_reg;

assign mul_ln1118_14_fu_3929_p2 = ($signed({{1'b0}, {mul_ln1118_14_fu_3929_p0}}) * $signed(mul_ln1118_14_fu_3929_p1));

assign mul_ln1118_15_fu_3948_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_15_fu_3948_p1 = exp_table1_load_15_reg_4450_pp0_iter5_reg;

assign mul_ln1118_15_fu_3948_p2 = ($signed({{1'b0}, {mul_ln1118_15_fu_3948_p0}}) * $signed(mul_ln1118_15_fu_3948_p1));

assign mul_ln1118_16_fu_3967_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_16_fu_3967_p1 = exp_table1_load_16_reg_4455_pp0_iter5_reg;

assign mul_ln1118_16_fu_3967_p2 = ($signed({{1'b0}, {mul_ln1118_16_fu_3967_p0}}) * $signed(mul_ln1118_16_fu_3967_p1));

assign mul_ln1118_17_fu_3986_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_17_fu_3986_p1 = exp_table1_load_17_reg_4460_pp0_iter5_reg;

assign mul_ln1118_17_fu_3986_p2 = ($signed({{1'b0}, {mul_ln1118_17_fu_3986_p0}}) * $signed(mul_ln1118_17_fu_3986_p1));

assign mul_ln1118_18_fu_4005_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_18_fu_4005_p1 = exp_table1_load_18_reg_4470_pp0_iter5_reg;

assign mul_ln1118_18_fu_4005_p2 = ($signed({{1'b0}, {mul_ln1118_18_fu_4005_p0}}) * $signed(mul_ln1118_18_fu_4005_p1));

assign mul_ln1118_19_fu_4024_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_19_fu_4024_p1 = exp_table1_load_19_reg_4480_pp0_iter5_reg;

assign mul_ln1118_19_fu_4024_p2 = ($signed({{1'b0}, {mul_ln1118_19_fu_4024_p0}}) * $signed(mul_ln1118_19_fu_4024_p1));

assign mul_ln1118_1_fu_3682_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_1_fu_3682_p1 = exp_table1_load_1_reg_4265_pp0_iter5_reg;

assign mul_ln1118_1_fu_3682_p2 = ($signed({{1'b0}, {mul_ln1118_1_fu_3682_p0}}) * $signed(mul_ln1118_1_fu_3682_p1));

assign mul_ln1118_2_fu_3701_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_2_fu_3701_p1 = exp_table1_load_2_reg_4270_pp0_iter5_reg;

assign mul_ln1118_2_fu_3701_p2 = ($signed({{1'b0}, {mul_ln1118_2_fu_3701_p0}}) * $signed(mul_ln1118_2_fu_3701_p1));

assign mul_ln1118_3_fu_3720_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_3_fu_3720_p1 = exp_table1_load_3_reg_4275_pp0_iter5_reg;

assign mul_ln1118_3_fu_3720_p2 = ($signed({{1'b0}, {mul_ln1118_3_fu_3720_p0}}) * $signed(mul_ln1118_3_fu_3720_p1));

assign mul_ln1118_4_fu_3739_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_4_fu_3739_p1 = exp_table1_load_4_reg_4285_pp0_iter5_reg;

assign mul_ln1118_4_fu_3739_p2 = ($signed({{1'b0}, {mul_ln1118_4_fu_3739_p0}}) * $signed(mul_ln1118_4_fu_3739_p1));

assign mul_ln1118_5_fu_3758_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_5_fu_3758_p1 = exp_table1_load_5_reg_4320_pp0_iter5_reg;

assign mul_ln1118_5_fu_3758_p2 = ($signed({{1'b0}, {mul_ln1118_5_fu_3758_p0}}) * $signed(mul_ln1118_5_fu_3758_p1));

assign mul_ln1118_6_fu_3777_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_6_fu_3777_p1 = exp_table1_load_6_reg_4325_pp0_iter5_reg;

assign mul_ln1118_6_fu_3777_p2 = ($signed({{1'b0}, {mul_ln1118_6_fu_3777_p0}}) * $signed(mul_ln1118_6_fu_3777_p1));

assign mul_ln1118_7_fu_3796_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_7_fu_3796_p1 = exp_table1_load_7_reg_4330_pp0_iter5_reg;

assign mul_ln1118_7_fu_3796_p2 = ($signed({{1'b0}, {mul_ln1118_7_fu_3796_p0}}) * $signed(mul_ln1118_7_fu_3796_p1));

assign mul_ln1118_8_fu_3815_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_8_fu_3815_p1 = exp_table1_load_8_reg_4340_pp0_iter5_reg;

assign mul_ln1118_8_fu_3815_p2 = ($signed({{1'b0}, {mul_ln1118_8_fu_3815_p0}}) * $signed(mul_ln1118_8_fu_3815_p1));

assign mul_ln1118_9_fu_3834_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_9_fu_3834_p1 = exp_table1_load_9_reg_4350_pp0_iter5_reg;

assign mul_ln1118_9_fu_3834_p2 = ($signed({{1'b0}, {mul_ln1118_9_fu_3834_p0}}) * $signed(mul_ln1118_9_fu_3834_p1));

assign mul_ln1118_fu_3663_p0 = zext_ln1118_cast_fu_3656_p1;

assign mul_ln1118_fu_3663_p1 = exp_table1_load_reg_4260_pp0_iter5_reg;

assign mul_ln1118_fu_3663_p2 = ($signed({{1'b0}, {mul_ln1118_fu_3663_p0}}) * $signed(mul_ln1118_fu_3663_p1));

assign p_Result_4_fu_3595_p3 = {{tmp_39_fu_3585_p4}, {4'd0}};

assign p_Result_5_10_fu_1897_p3 = {{trunc_ln851_11_fu_1893_p1}, {7'd0}};

assign p_Result_5_11_fu_2019_p3 = {{trunc_ln851_12_fu_2015_p1}, {7'd0}};

assign p_Result_5_12_fu_2141_p3 = {{trunc_ln851_13_fu_2137_p1}, {7'd0}};

assign p_Result_5_13_fu_2263_p3 = {{trunc_ln851_14_fu_2259_p1}, {7'd0}};

assign p_Result_5_14_fu_2385_p3 = {{trunc_ln851_15_fu_2381_p1}, {7'd0}};

assign p_Result_5_15_fu_2507_p3 = {{trunc_ln851_16_fu_2503_p1}, {7'd0}};

assign p_Result_5_16_fu_2629_p3 = {{trunc_ln851_17_fu_2625_p1}, {7'd0}};

assign p_Result_5_17_fu_2751_p3 = {{trunc_ln851_18_fu_2747_p1}, {7'd0}};

assign p_Result_5_18_fu_2873_p3 = {{trunc_ln851_19_fu_2869_p1}, {7'd0}};

assign p_Result_5_1_fu_657_p3 = {{trunc_ln851_1_fu_653_p1}, {7'd0}};

assign p_Result_5_2_fu_784_p3 = {{trunc_ln851_2_fu_780_p1}, {7'd0}};

assign p_Result_5_3_fu_911_p3 = {{trunc_ln851_3_fu_907_p1}, {7'd0}};

assign p_Result_5_4_fu_1038_p3 = {{trunc_ln851_4_fu_1034_p1}, {7'd0}};

assign p_Result_5_5_fu_1165_p3 = {{trunc_ln851_5_fu_1161_p1}, {7'd0}};

assign p_Result_5_6_fu_1287_p3 = {{trunc_ln851_6_fu_1283_p1}, {7'd0}};

assign p_Result_5_7_fu_1409_p3 = {{trunc_ln851_7_fu_1405_p1}, {7'd0}};

assign p_Result_5_8_fu_1531_p3 = {{trunc_ln851_8_fu_1527_p1}, {7'd0}};

assign p_Result_5_9_fu_1653_p3 = {{trunc_ln851_9_fu_1649_p1}, {7'd0}};

assign p_Result_5_fu_530_p3 = {{trunc_ln851_fu_526_p1}, {7'd0}};

assign p_Result_5_s_fu_1775_p3 = {{trunc_ln851_10_fu_1771_p1}, {7'd0}};

assign ret_V_fu_3609_p2 = ($signed(11'd1) + $signed(sext_ln835_fu_3573_p1));

assign select_ln334_10_fu_1835_p3 = ((tmp_62_fu_1827_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_30_fu_1821_p2);

assign select_ln334_11_fu_1957_p3 = ((tmp_66_fu_1949_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_31_fu_1943_p2);

assign select_ln334_12_fu_2079_p3 = ((tmp_70_fu_2071_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_32_fu_2065_p2);

assign select_ln334_13_fu_2201_p3 = ((tmp_74_fu_2193_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_33_fu_2187_p2);

assign select_ln334_14_fu_2323_p3 = ((tmp_78_fu_2315_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_34_fu_2309_p2);

assign select_ln334_15_fu_2445_p3 = ((tmp_82_fu_2437_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_35_fu_2431_p2);

assign select_ln334_16_fu_2567_p3 = ((tmp_86_fu_2559_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_36_fu_2553_p2);

assign select_ln334_17_fu_2689_p3 = ((tmp_90_fu_2681_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_37_fu_2675_p2);

assign select_ln334_18_fu_2811_p3 = ((tmp_94_fu_2803_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_38_fu_2797_p2);

assign select_ln334_19_fu_2933_p3 = ((tmp_98_fu_2925_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_39_fu_2919_p2);

assign select_ln334_1_fu_717_p3 = ((tmp_6_fu_709_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_21_fu_703_p2);

assign select_ln334_2_fu_844_p3 = ((tmp_10_fu_836_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_22_fu_830_p2);

assign select_ln334_3_fu_971_p3 = ((tmp_15_fu_963_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_23_fu_957_p2);

assign select_ln334_4_fu_1098_p3 = ((tmp_20_fu_1090_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_24_fu_1084_p2);

assign select_ln334_5_fu_1225_p3 = ((tmp_25_fu_1217_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_25_fu_1211_p2);

assign select_ln334_6_fu_1347_p3 = ((tmp_30_fu_1339_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_26_fu_1333_p2);

assign select_ln334_7_fu_1469_p3 = ((tmp_35_fu_1461_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_27_fu_1455_p2);

assign select_ln334_8_fu_1591_p3 = ((tmp_42_fu_1583_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_28_fu_1577_p2);

assign select_ln334_9_fu_1713_p3 = ((tmp_47_fu_1705_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_29_fu_1699_p2);

assign select_ln334_fu_590_p3 = ((tmp_2_fu_582_p3[0:0] === 1'b1) ? 20'd0 : add_ln333_20_fu_576_p2);

assign select_ln336_10_fu_1863_p3 = ((icmp_ln336_10_fu_1857_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_10_fu_1843_p1);

assign select_ln336_11_fu_1985_p3 = ((icmp_ln336_11_fu_1979_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_11_fu_1965_p1);

assign select_ln336_12_fu_2107_p3 = ((icmp_ln336_12_fu_2101_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_12_fu_2087_p1);

assign select_ln336_13_fu_2229_p3 = ((icmp_ln336_13_fu_2223_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_13_fu_2209_p1);

assign select_ln336_14_fu_2351_p3 = ((icmp_ln336_14_fu_2345_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_14_fu_2331_p1);

assign select_ln336_15_fu_2473_p3 = ((icmp_ln336_15_fu_2467_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_15_fu_2453_p1);

assign select_ln336_16_fu_2595_p3 = ((icmp_ln336_16_fu_2589_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_16_fu_2575_p1);

assign select_ln336_17_fu_2717_p3 = ((icmp_ln336_17_fu_2711_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_17_fu_2697_p1);

assign select_ln336_18_fu_2839_p3 = ((icmp_ln336_18_fu_2833_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_18_fu_2819_p1);

assign select_ln336_19_fu_2961_p3 = ((icmp_ln336_19_fu_2955_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_19_fu_2941_p1);

assign select_ln336_1_fu_745_p3 = ((icmp_ln336_1_fu_739_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_1_fu_725_p1);

assign select_ln336_2_fu_872_p3 = ((icmp_ln336_2_fu_866_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_2_fu_852_p1);

assign select_ln336_3_fu_999_p3 = ((icmp_ln336_3_fu_993_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_3_fu_979_p1);

assign select_ln336_4_fu_1126_p3 = ((icmp_ln336_4_fu_1120_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_4_fu_1106_p1);

assign select_ln336_5_fu_1253_p3 = ((icmp_ln336_5_fu_1247_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_5_fu_1233_p1);

assign select_ln336_6_fu_1375_p3 = ((icmp_ln336_6_fu_1369_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_6_fu_1355_p1);

assign select_ln336_7_fu_1497_p3 = ((icmp_ln336_7_fu_1491_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_7_fu_1477_p1);

assign select_ln336_8_fu_1619_p3 = ((icmp_ln336_8_fu_1613_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_8_fu_1599_p1);

assign select_ln336_9_fu_1741_p3 = ((icmp_ln336_9_fu_1735_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_9_fu_1721_p1);

assign select_ln336_fu_618_p3 = ((icmp_ln336_fu_612_p2[0:0] === 1'b1) ? 11'd2047 : trunc_ln334_fu_598_p1);

assign select_ln345_fu_3643_p3 = ((tmp_101_fu_3635_p3[0:0] === 1'b1) ? 10'd0 : trunc_ln343_fu_3631_p1);

assign select_ln850_10_fu_1803_p3 = ((tmp_61_fu_1763_p3[0:0] === 1'b1) ? select_ln851_11_fu_1795_p3 : sext_ln850_10_fu_1759_p1);

assign select_ln850_11_fu_1925_p3 = ((tmp_65_fu_1885_p3[0:0] === 1'b1) ? select_ln851_12_fu_1917_p3 : sext_ln850_11_fu_1881_p1);

assign select_ln850_12_fu_2047_p3 = ((tmp_69_fu_2007_p3[0:0] === 1'b1) ? select_ln851_13_fu_2039_p3 : sext_ln850_12_fu_2003_p1);

assign select_ln850_13_fu_2169_p3 = ((tmp_73_fu_2129_p3[0:0] === 1'b1) ? select_ln851_14_fu_2161_p3 : sext_ln850_13_fu_2125_p1);

assign select_ln850_14_fu_2291_p3 = ((tmp_77_fu_2251_p3[0:0] === 1'b1) ? select_ln851_15_fu_2283_p3 : sext_ln850_14_fu_2247_p1);

assign select_ln850_15_fu_2413_p3 = ((tmp_81_fu_2373_p3[0:0] === 1'b1) ? select_ln851_16_fu_2405_p3 : sext_ln850_15_fu_2369_p1);

assign select_ln850_16_fu_2535_p3 = ((tmp_85_fu_2495_p3[0:0] === 1'b1) ? select_ln851_17_fu_2527_p3 : sext_ln850_16_fu_2491_p1);

assign select_ln850_17_fu_2657_p3 = ((tmp_89_fu_2617_p3[0:0] === 1'b1) ? select_ln851_18_fu_2649_p3 : sext_ln850_17_fu_2613_p1);

assign select_ln850_18_fu_2779_p3 = ((tmp_93_fu_2739_p3[0:0] === 1'b1) ? select_ln851_19_fu_2771_p3 : sext_ln850_18_fu_2735_p1);

assign select_ln850_19_fu_2901_p3 = ((tmp_97_fu_2861_p3[0:0] === 1'b1) ? select_ln851_20_fu_2893_p3 : sext_ln850_19_fu_2857_p1);

assign select_ln850_1_fu_685_p3 = ((tmp_5_fu_645_p3[0:0] === 1'b1) ? select_ln851_2_fu_677_p3 : sext_ln850_1_fu_641_p1);

assign select_ln850_20_fu_3623_p3 = ((tmp_100_fu_3577_p3[0:0] === 1'b1) ? select_ln851_fu_3615_p3 : sext_ln835_fu_3573_p1);

assign select_ln850_2_fu_812_p3 = ((tmp_9_fu_772_p3[0:0] === 1'b1) ? select_ln851_3_fu_804_p3 : sext_ln850_2_fu_768_p1);

assign select_ln850_3_fu_939_p3 = ((tmp_14_fu_899_p3[0:0] === 1'b1) ? select_ln851_4_fu_931_p3 : sext_ln850_3_fu_895_p1);

assign select_ln850_4_fu_1066_p3 = ((tmp_19_fu_1026_p3[0:0] === 1'b1) ? select_ln851_5_fu_1058_p3 : sext_ln850_4_fu_1022_p1);

assign select_ln850_5_fu_1193_p3 = ((tmp_24_fu_1153_p3[0:0] === 1'b1) ? select_ln851_6_fu_1185_p3 : sext_ln850_5_fu_1149_p1);

assign select_ln850_6_fu_1315_p3 = ((tmp_29_fu_1275_p3[0:0] === 1'b1) ? select_ln851_7_fu_1307_p3 : sext_ln850_6_fu_1271_p1);

assign select_ln850_7_fu_1437_p3 = ((tmp_34_fu_1397_p3[0:0] === 1'b1) ? select_ln851_8_fu_1429_p3 : sext_ln850_7_fu_1393_p1);

assign select_ln850_8_fu_1559_p3 = ((tmp_41_fu_1519_p3[0:0] === 1'b1) ? select_ln851_9_fu_1551_p3 : sext_ln850_8_fu_1515_p1);

assign select_ln850_9_fu_1681_p3 = ((tmp_46_fu_1641_p3[0:0] === 1'b1) ? select_ln851_10_fu_1673_p3 : sext_ln850_9_fu_1637_p1);

assign select_ln850_fu_558_p3 = ((tmp_1_fu_518_p3[0:0] === 1'b1) ? select_ln851_1_fu_550_p3 : sext_ln850_fu_514_p1);

assign select_ln851_10_fu_1673_p3 = ((icmp_ln851_10_fu_1661_p2[0:0] === 1'b1) ? sext_ln850_9_fu_1637_p1 : add_ln700_9_fu_1667_p2);

assign select_ln851_11_fu_1795_p3 = ((icmp_ln851_11_fu_1783_p2[0:0] === 1'b1) ? sext_ln850_10_fu_1759_p1 : add_ln700_10_fu_1789_p2);

assign select_ln851_12_fu_1917_p3 = ((icmp_ln851_12_fu_1905_p2[0:0] === 1'b1) ? sext_ln850_11_fu_1881_p1 : add_ln700_11_fu_1911_p2);

assign select_ln851_13_fu_2039_p3 = ((icmp_ln851_13_fu_2027_p2[0:0] === 1'b1) ? sext_ln850_12_fu_2003_p1 : add_ln700_12_fu_2033_p2);

assign select_ln851_14_fu_2161_p3 = ((icmp_ln851_14_fu_2149_p2[0:0] === 1'b1) ? sext_ln850_13_fu_2125_p1 : add_ln700_13_fu_2155_p2);

assign select_ln851_15_fu_2283_p3 = ((icmp_ln851_15_fu_2271_p2[0:0] === 1'b1) ? sext_ln850_14_fu_2247_p1 : add_ln700_14_fu_2277_p2);

assign select_ln851_16_fu_2405_p3 = ((icmp_ln851_16_fu_2393_p2[0:0] === 1'b1) ? sext_ln850_15_fu_2369_p1 : add_ln700_15_fu_2399_p2);

assign select_ln851_17_fu_2527_p3 = ((icmp_ln851_17_fu_2515_p2[0:0] === 1'b1) ? sext_ln850_16_fu_2491_p1 : add_ln700_16_fu_2521_p2);

assign select_ln851_18_fu_2649_p3 = ((icmp_ln851_18_fu_2637_p2[0:0] === 1'b1) ? sext_ln850_17_fu_2613_p1 : add_ln700_17_fu_2643_p2);

assign select_ln851_19_fu_2771_p3 = ((icmp_ln851_19_fu_2759_p2[0:0] === 1'b1) ? sext_ln850_18_fu_2735_p1 : add_ln700_18_fu_2765_p2);

assign select_ln851_1_fu_550_p3 = ((icmp_ln851_1_fu_538_p2[0:0] === 1'b1) ? sext_ln850_fu_514_p1 : add_ln700_fu_544_p2);

assign select_ln851_20_fu_2893_p3 = ((icmp_ln851_20_fu_2881_p2[0:0] === 1'b1) ? sext_ln850_19_fu_2857_p1 : add_ln700_19_fu_2887_p2);

assign select_ln851_2_fu_677_p3 = ((icmp_ln851_2_fu_665_p2[0:0] === 1'b1) ? sext_ln850_1_fu_641_p1 : add_ln700_1_fu_671_p2);

assign select_ln851_3_fu_804_p3 = ((icmp_ln851_3_fu_792_p2[0:0] === 1'b1) ? sext_ln850_2_fu_768_p1 : add_ln700_2_fu_798_p2);

assign select_ln851_4_fu_931_p3 = ((icmp_ln851_4_fu_919_p2[0:0] === 1'b1) ? sext_ln850_3_fu_895_p1 : add_ln700_3_fu_925_p2);

assign select_ln851_5_fu_1058_p3 = ((icmp_ln851_5_fu_1046_p2[0:0] === 1'b1) ? sext_ln850_4_fu_1022_p1 : add_ln700_4_fu_1052_p2);

assign select_ln851_6_fu_1185_p3 = ((icmp_ln851_6_fu_1173_p2[0:0] === 1'b1) ? sext_ln850_5_fu_1149_p1 : add_ln700_5_fu_1179_p2);

assign select_ln851_7_fu_1307_p3 = ((icmp_ln851_7_fu_1295_p2[0:0] === 1'b1) ? sext_ln850_6_fu_1271_p1 : add_ln700_6_fu_1301_p2);

assign select_ln851_8_fu_1429_p3 = ((icmp_ln851_8_fu_1417_p2[0:0] === 1'b1) ? sext_ln850_7_fu_1393_p1 : add_ln700_7_fu_1423_p2);

assign select_ln851_9_fu_1551_p3 = ((icmp_ln851_9_fu_1539_p2[0:0] === 1'b1) ? sext_ln850_8_fu_1515_p1 : add_ln700_8_fu_1545_p2);

assign select_ln851_fu_3615_p3 = ((icmp_ln851_fu_3603_p2[0:0] === 1'b1) ? sext_ln835_fu_3573_p1 : ret_V_fu_3609_p2);

assign sext_ln333_10_fu_1811_p1 = select_ln850_10_fu_1803_p3;

assign sext_ln333_11_fu_1933_p1 = select_ln850_11_fu_1925_p3;

assign sext_ln333_12_fu_2055_p1 = select_ln850_12_fu_2047_p3;

assign sext_ln333_13_fu_2177_p1 = select_ln850_13_fu_2169_p3;

assign sext_ln333_14_fu_2299_p1 = select_ln850_14_fu_2291_p3;

assign sext_ln333_15_fu_2421_p1 = select_ln850_15_fu_2413_p3;

assign sext_ln333_16_fu_2543_p1 = select_ln850_16_fu_2535_p3;

assign sext_ln333_17_fu_2665_p1 = select_ln850_17_fu_2657_p3;

assign sext_ln333_18_fu_2787_p1 = select_ln850_18_fu_2779_p3;

assign sext_ln333_19_fu_2909_p1 = select_ln850_19_fu_2901_p3;

assign sext_ln333_1_fu_693_p1 = select_ln850_1_fu_685_p3;

assign sext_ln333_2_fu_820_p1 = select_ln850_2_fu_812_p3;

assign sext_ln333_3_fu_947_p1 = select_ln850_3_fu_939_p3;

assign sext_ln333_4_fu_1074_p1 = select_ln850_4_fu_1066_p3;

assign sext_ln333_5_fu_1201_p1 = select_ln850_5_fu_1193_p3;

assign sext_ln333_6_fu_1323_p1 = select_ln850_6_fu_1315_p3;

assign sext_ln333_7_fu_1445_p1 = select_ln850_7_fu_1437_p3;

assign sext_ln333_8_fu_1567_p1 = select_ln850_8_fu_1559_p3;

assign sext_ln333_9_fu_1689_p1 = select_ln850_9_fu_1681_p3;

assign sext_ln333_fu_566_p1 = select_ln850_fu_558_p3;

assign sext_ln728_fu_3545_p1 = shl_ln728_17_fu_3537_p3;

assign sext_ln835_fu_3573_p1 = $signed(tmp_38_fu_3563_p4);

assign sext_ln850_10_fu_1759_p1 = $signed(tmp_60_fu_1749_p4);

assign sext_ln850_11_fu_1881_p1 = $signed(tmp_64_fu_1871_p4);

assign sext_ln850_12_fu_2003_p1 = $signed(tmp_68_fu_1993_p4);

assign sext_ln850_13_fu_2125_p1 = $signed(tmp_72_fu_2115_p4);

assign sext_ln850_14_fu_2247_p1 = $signed(tmp_76_fu_2237_p4);

assign sext_ln850_15_fu_2369_p1 = $signed(tmp_80_fu_2359_p4);

assign sext_ln850_16_fu_2491_p1 = $signed(tmp_84_fu_2481_p4);

assign sext_ln850_17_fu_2613_p1 = $signed(tmp_88_fu_2603_p4);

assign sext_ln850_18_fu_2735_p1 = $signed(tmp_92_fu_2725_p4);

assign sext_ln850_19_fu_2857_p1 = $signed(tmp_96_fu_2847_p4);

assign sext_ln850_1_fu_641_p1 = $signed(tmp_4_fu_631_p4);

assign sext_ln850_2_fu_768_p1 = $signed(tmp_8_fu_758_p4);

assign sext_ln850_3_fu_895_p1 = $signed(tmp_13_fu_885_p4);

assign sext_ln850_4_fu_1022_p1 = $signed(tmp_18_fu_1012_p4);

assign sext_ln850_5_fu_1149_p1 = $signed(tmp_23_fu_1139_p4);

assign sext_ln850_6_fu_1271_p1 = $signed(tmp_28_fu_1261_p4);

assign sext_ln850_7_fu_1393_p1 = $signed(tmp_33_fu_1383_p4);

assign sext_ln850_8_fu_1515_p1 = $signed(tmp_40_fu_1505_p4);

assign sext_ln850_9_fu_1637_p1 = $signed(tmp_45_fu_1627_p4);

assign sext_ln850_fu_514_p1 = $signed(tmp_fu_504_p4);

assign shl_ln728_10_fu_3322_p3 = {{tmp_52_fu_3312_p4}, {6'd0}};

assign shl_ln728_11_fu_3378_p3 = {{tmp_53_reg_4400}, {6'd0}};

assign shl_ln728_12_fu_3400_p3 = {{tmp_54_fu_3390_p4}, {6'd0}};

assign shl_ln728_13_fu_3423_p3 = {{tmp_55_fu_3413_p4}, {6'd0}};

assign shl_ln728_14_fu_3451_p3 = {{tmp_56_fu_3441_p4}, {6'd0}};

assign shl_ln728_15_fu_3479_p3 = {{tmp_57_fu_3469_p4}, {6'd0}};

assign shl_ln728_16_fu_3515_p3 = {{tmp_58_reg_4465}, {6'd0}};

assign shl_ln728_17_fu_3537_p3 = {{tmp_59_fu_3527_p4}, {6'd0}};

assign shl_ln728_1_fu_3007_p3 = {{tmp_12_fu_2997_p4}, {6'd0}};

assign shl_ln728_2_fu_3035_p3 = {{tmp_17_fu_3025_p4}, {6'd0}};

assign shl_ln728_3_fu_3087_p3 = {{tmp_22_reg_4280}, {6'd0}};

assign shl_ln728_4_fu_3109_p3 = {{tmp_27_fu_3099_p4}, {6'd0}};

assign shl_ln728_5_fu_3137_p3 = {{tmp_32_fu_3127_p4}, {6'd0}};

assign shl_ln728_6_fu_3165_p3 = {{tmp_37_fu_3155_p4}, {6'd0}};

assign shl_ln728_7_fu_3221_p3 = {{tmp_44_reg_4335}, {6'd0}};

assign shl_ln728_8_fu_3243_p3 = {{tmp_49_fu_3233_p4}, {6'd0}};

assign shl_ln728_9_fu_3266_p3 = {{tmp_50_fu_3256_p4}, {6'd0}};

assign shl_ln728_s_fu_3294_p3 = {{tmp_51_fu_3284_p4}, {6'd0}};

assign shl_ln_fu_2979_p3 = {{tmp_s_fu_2969_p4}, {6'd0}};

assign tmp_100_fu_3577_p3 = add_ln708_fu_3558_p2[32'd21];

assign tmp_101_fu_3635_p3 = select_ln850_20_fu_3623_p3[32'd10];

assign tmp_10_fu_836_p3 = add_ln333_2_fu_824_p2[32'd14];

assign tmp_11_fu_856_p4 = {{select_ln334_2_fu_844_p3[19:11]}};

assign tmp_12_fu_2997_p4 = {{add_ln1192_fu_2991_p2[21:6]}};

assign tmp_13_fu_885_p4 = {{data_3_V_read[26:13]}};

assign tmp_14_fu_899_p3 = data_3_V_read[32'd26];

assign tmp_15_fu_963_p3 = add_ln333_3_fu_951_p2[32'd14];

assign tmp_16_fu_983_p4 = {{select_ln334_3_fu_971_p3[19:11]}};

assign tmp_17_fu_3025_p4 = {{add_ln1192_1_fu_3019_p2[21:6]}};

assign tmp_18_fu_1012_p4 = {{data_4_V_read[26:13]}};

assign tmp_19_fu_1026_p3 = data_4_V_read[32'd26];

assign tmp_1_fu_518_p3 = data_0_V_read[32'd26];

assign tmp_20_fu_1090_p3 = add_ln333_4_fu_1078_p2[32'd14];

assign tmp_21_fu_1110_p4 = {{select_ln334_4_fu_1098_p3[19:11]}};

assign tmp_23_fu_1139_p4 = {{data_5_V_read[26:13]}};

assign tmp_24_fu_1153_p3 = data_5_V_read[32'd26];

assign tmp_25_fu_1217_p3 = add_ln333_5_fu_1205_p2[32'd14];

assign tmp_26_fu_1237_p4 = {{select_ln334_5_fu_1225_p3[19:11]}};

assign tmp_27_fu_3099_p4 = {{add_ln1192_3_fu_3094_p2[21:6]}};

assign tmp_28_fu_1261_p4 = {{data_6_V_read[26:13]}};

assign tmp_29_fu_1275_p3 = data_6_V_read[32'd26];

assign tmp_2_fu_582_p3 = add_ln333_fu_570_p2[32'd14];

assign tmp_30_fu_1339_p3 = add_ln333_6_fu_1327_p2[32'd14];

assign tmp_31_fu_1359_p4 = {{select_ln334_6_fu_1347_p3[19:11]}};

assign tmp_32_fu_3127_p4 = {{add_ln1192_4_fu_3121_p2[21:6]}};

assign tmp_33_fu_1383_p4 = {{data_7_V_read[26:13]}};

assign tmp_34_fu_1397_p3 = data_7_V_read[32'd26];

assign tmp_35_fu_1461_p3 = add_ln333_7_fu_1449_p2[32'd14];

assign tmp_36_fu_1481_p4 = {{select_ln334_7_fu_1469_p3[19:11]}};

assign tmp_37_fu_3155_p4 = {{add_ln1192_5_fu_3149_p2[21:6]}};

assign tmp_38_fu_3563_p4 = {{add_ln1192_18_fu_3552_p2[21:12]}};

assign tmp_39_fu_3585_p4 = {{add_ln1192_18_fu_3552_p2[11:6]}};

assign tmp_3_fu_602_p4 = {{select_ln334_fu_590_p3[19:11]}};

assign tmp_40_fu_1505_p4 = {{data_8_V_read[26:13]}};

assign tmp_41_fu_1519_p3 = data_8_V_read[32'd26];

assign tmp_42_fu_1583_p3 = add_ln333_8_fu_1571_p2[32'd14];

assign tmp_43_fu_1603_p4 = {{select_ln334_8_fu_1591_p3[19:11]}};

assign tmp_45_fu_1627_p4 = {{data_9_V_read[26:13]}};

assign tmp_46_fu_1641_p3 = data_9_V_read[32'd26];

assign tmp_47_fu_1705_p3 = add_ln333_9_fu_1693_p2[32'd14];

assign tmp_48_fu_1725_p4 = {{select_ln334_9_fu_1713_p3[19:11]}};

assign tmp_49_fu_3233_p4 = {{add_ln1192_7_fu_3228_p2[21:6]}};

assign tmp_4_fu_631_p4 = {{data_1_V_read[26:13]}};

assign tmp_50_fu_3256_p4 = {{add_ln1192_8_fu_3251_p2[21:6]}};

assign tmp_51_fu_3284_p4 = {{add_ln1192_9_fu_3278_p2[21:6]}};

assign tmp_52_fu_3312_p4 = {{add_ln1192_10_fu_3306_p2[21:6]}};

assign tmp_54_fu_3390_p4 = {{add_ln1192_12_fu_3385_p2[21:6]}};

assign tmp_55_fu_3413_p4 = {{add_ln1192_13_fu_3408_p2[21:6]}};

assign tmp_56_fu_3441_p4 = {{add_ln1192_14_fu_3435_p2[21:6]}};

assign tmp_57_fu_3469_p4 = {{add_ln1192_15_fu_3463_p2[21:6]}};

assign tmp_59_fu_3527_p4 = {{add_ln1192_17_fu_3522_p2[21:6]}};

assign tmp_5_fu_645_p3 = data_1_V_read[32'd26];

assign tmp_60_fu_1749_p4 = {{data_10_V_read[26:13]}};

assign tmp_61_fu_1763_p3 = data_10_V_read[32'd26];

assign tmp_62_fu_1827_p3 = add_ln333_10_fu_1815_p2[32'd14];

assign tmp_63_fu_1847_p4 = {{select_ln334_10_fu_1835_p3[19:11]}};

assign tmp_64_fu_1871_p4 = {{data_11_V_read[26:13]}};

assign tmp_65_fu_1885_p3 = data_11_V_read[32'd26];

assign tmp_66_fu_1949_p3 = add_ln333_11_fu_1937_p2[32'd14];

assign tmp_67_fu_1969_p4 = {{select_ln334_11_fu_1957_p3[19:11]}};

assign tmp_68_fu_1993_p4 = {{data_12_V_read[26:13]}};

assign tmp_69_fu_2007_p3 = data_12_V_read[32'd26];

assign tmp_6_fu_709_p3 = add_ln333_1_fu_697_p2[32'd14];

assign tmp_70_fu_2071_p3 = add_ln333_12_fu_2059_p2[32'd14];

assign tmp_71_fu_2091_p4 = {{select_ln334_12_fu_2079_p3[19:11]}};

assign tmp_72_fu_2115_p4 = {{data_13_V_read[26:13]}};

assign tmp_73_fu_2129_p3 = data_13_V_read[32'd26];

assign tmp_74_fu_2193_p3 = add_ln333_13_fu_2181_p2[32'd14];

assign tmp_75_fu_2213_p4 = {{select_ln334_13_fu_2201_p3[19:11]}};

assign tmp_76_fu_2237_p4 = {{data_14_V_read[26:13]}};

assign tmp_77_fu_2251_p3 = data_14_V_read[32'd26];

assign tmp_78_fu_2315_p3 = add_ln333_14_fu_2303_p2[32'd14];

assign tmp_79_fu_2335_p4 = {{select_ln334_14_fu_2323_p3[19:11]}};

assign tmp_7_fu_729_p4 = {{select_ln334_1_fu_717_p3[19:11]}};

assign tmp_80_fu_2359_p4 = {{data_15_V_read[26:13]}};

assign tmp_81_fu_2373_p3 = data_15_V_read[32'd26];

assign tmp_82_fu_2437_p3 = add_ln333_15_fu_2425_p2[32'd14];

assign tmp_83_fu_2457_p4 = {{select_ln334_15_fu_2445_p3[19:11]}};

assign tmp_84_fu_2481_p4 = {{data_16_V_read[26:13]}};

assign tmp_85_fu_2495_p3 = data_16_V_read[32'd26];

assign tmp_86_fu_2559_p3 = add_ln333_16_fu_2547_p2[32'd14];

assign tmp_87_fu_2579_p4 = {{select_ln334_16_fu_2567_p3[19:11]}};

assign tmp_88_fu_2603_p4 = {{data_17_V_read[26:13]}};

assign tmp_89_fu_2617_p3 = data_17_V_read[32'd26];

assign tmp_8_fu_758_p4 = {{data_2_V_read[26:13]}};

assign tmp_90_fu_2681_p3 = add_ln333_17_fu_2669_p2[32'd14];

assign tmp_91_fu_2701_p4 = {{select_ln334_17_fu_2689_p3[19:11]}};

assign tmp_92_fu_2725_p4 = {{data_18_V_read[26:13]}};

assign tmp_93_fu_2739_p3 = data_18_V_read[32'd26];

assign tmp_94_fu_2803_p3 = add_ln333_18_fu_2791_p2[32'd14];

assign tmp_95_fu_2823_p4 = {{select_ln334_18_fu_2811_p3[19:11]}};

assign tmp_96_fu_2847_p4 = {{data_19_V_read[26:13]}};

assign tmp_97_fu_2861_p3 = data_19_V_read[32'd26];

assign tmp_98_fu_2925_p3 = add_ln333_19_fu_2913_p2[32'd14];

assign tmp_99_fu_2945_p4 = {{select_ln334_19_fu_2933_p3[19:11]}};

assign tmp_9_fu_772_p3 = data_2_V_read[32'd26];

assign tmp_fu_504_p4 = {{data_0_V_read[26:13]}};

assign tmp_s_fu_2969_p1 = exp_table1_q0;

assign tmp_s_fu_2969_p4 = {{tmp_s_fu_2969_p1[21:6]}};

assign trunc_ln1192_10_fu_3302_p0 = exp_table1_q11;

assign trunc_ln1192_10_fu_3302_p1 = trunc_ln1192_10_fu_3302_p0[21:0];

assign trunc_ln1192_11_fu_3330_p0 = exp_table1_q12;

assign trunc_ln1192_11_fu_3330_p1 = trunc_ln1192_11_fu_3330_p0[21:0];

assign trunc_ln1192_12_fu_3350_p0 = exp_table1_q13;

assign trunc_ln1192_12_fu_3350_p1 = trunc_ln1192_12_fu_3350_p0[21:0];

assign trunc_ln1192_13_fu_3354_p0 = exp_table1_q14;

assign trunc_ln1192_13_fu_3354_p1 = trunc_ln1192_13_fu_3354_p0[21:0];

assign trunc_ln1192_14_fu_3431_p0 = exp_table1_q15;

assign trunc_ln1192_14_fu_3431_p1 = trunc_ln1192_14_fu_3431_p0[21:0];

assign trunc_ln1192_15_fu_3459_p0 = exp_table1_q16;

assign trunc_ln1192_15_fu_3459_p1 = trunc_ln1192_15_fu_3459_p0[21:0];

assign trunc_ln1192_16_fu_3487_p0 = exp_table1_q17;

assign trunc_ln1192_16_fu_3487_p1 = trunc_ln1192_16_fu_3487_p0[21:0];

assign trunc_ln1192_17_fu_3507_p0 = exp_table1_q18;

assign trunc_ln1192_17_fu_3507_p1 = trunc_ln1192_17_fu_3507_p0[21:0];

assign trunc_ln1192_18_fu_3511_p0 = exp_table1_q19;

assign trunc_ln1192_18_fu_3511_p1 = trunc_ln1192_18_fu_3511_p0[21:0];

assign trunc_ln1192_1_fu_3015_p0 = exp_table1_q2;

assign trunc_ln1192_1_fu_3015_p1 = trunc_ln1192_1_fu_3015_p0[21:0];

assign trunc_ln1192_2_fu_3043_p0 = exp_table1_q3;

assign trunc_ln1192_2_fu_3043_p1 = trunc_ln1192_2_fu_3043_p0[21:0];

assign trunc_ln1192_3_fu_3063_p0 = exp_table1_q4;

assign trunc_ln1192_3_fu_3063_p1 = trunc_ln1192_3_fu_3063_p0[21:0];

assign trunc_ln1192_4_fu_3117_p0 = exp_table1_q5;

assign trunc_ln1192_4_fu_3117_p1 = trunc_ln1192_4_fu_3117_p0[21:0];

assign trunc_ln1192_5_fu_3145_p0 = exp_table1_q6;

assign trunc_ln1192_5_fu_3145_p1 = trunc_ln1192_5_fu_3145_p0[21:0];

assign trunc_ln1192_6_fu_3173_p0 = exp_table1_q7;

assign trunc_ln1192_6_fu_3173_p1 = trunc_ln1192_6_fu_3173_p0[21:0];

assign trunc_ln1192_7_fu_3193_p0 = exp_table1_q8;

assign trunc_ln1192_7_fu_3193_p1 = trunc_ln1192_7_fu_3193_p0[21:0];

assign trunc_ln1192_8_fu_3197_p0 = exp_table1_q9;

assign trunc_ln1192_8_fu_3197_p1 = trunc_ln1192_8_fu_3197_p0[21:0];

assign trunc_ln1192_9_fu_3274_p0 = exp_table1_q10;

assign trunc_ln1192_9_fu_3274_p1 = trunc_ln1192_9_fu_3274_p0[21:0];

assign trunc_ln1192_fu_2987_p0 = exp_table1_q1;

assign trunc_ln1192_fu_2987_p1 = trunc_ln1192_fu_2987_p0[21:0];

assign trunc_ln334_10_fu_1843_p1 = select_ln334_10_fu_1835_p3[10:0];

assign trunc_ln334_11_fu_1965_p1 = select_ln334_11_fu_1957_p3[10:0];

assign trunc_ln334_12_fu_2087_p1 = select_ln334_12_fu_2079_p3[10:0];

assign trunc_ln334_13_fu_2209_p1 = select_ln334_13_fu_2201_p3[10:0];

assign trunc_ln334_14_fu_2331_p1 = select_ln334_14_fu_2323_p3[10:0];

assign trunc_ln334_15_fu_2453_p1 = select_ln334_15_fu_2445_p3[10:0];

assign trunc_ln334_16_fu_2575_p1 = select_ln334_16_fu_2567_p3[10:0];

assign trunc_ln334_17_fu_2697_p1 = select_ln334_17_fu_2689_p3[10:0];

assign trunc_ln334_18_fu_2819_p1 = select_ln334_18_fu_2811_p3[10:0];

assign trunc_ln334_19_fu_2941_p1 = select_ln334_19_fu_2933_p3[10:0];

assign trunc_ln334_1_fu_725_p1 = select_ln334_1_fu_717_p3[10:0];

assign trunc_ln334_2_fu_852_p1 = select_ln334_2_fu_844_p3[10:0];

assign trunc_ln334_3_fu_979_p1 = select_ln334_3_fu_971_p3[10:0];

assign trunc_ln334_4_fu_1106_p1 = select_ln334_4_fu_1098_p3[10:0];

assign trunc_ln334_5_fu_1233_p1 = select_ln334_5_fu_1225_p3[10:0];

assign trunc_ln334_6_fu_1355_p1 = select_ln334_6_fu_1347_p3[10:0];

assign trunc_ln334_7_fu_1477_p1 = select_ln334_7_fu_1469_p3[10:0];

assign trunc_ln334_8_fu_1599_p1 = select_ln334_8_fu_1591_p3[10:0];

assign trunc_ln334_9_fu_1721_p1 = select_ln334_9_fu_1713_p3[10:0];

assign trunc_ln334_fu_598_p1 = select_ln334_fu_590_p3[10:0];

assign trunc_ln343_fu_3631_p1 = select_ln850_20_fu_3623_p3[9:0];

assign trunc_ln851_10_fu_1771_p1 = data_10_V_read[12:0];

assign trunc_ln851_11_fu_1893_p1 = data_11_V_read[12:0];

assign trunc_ln851_12_fu_2015_p1 = data_12_V_read[12:0];

assign trunc_ln851_13_fu_2137_p1 = data_13_V_read[12:0];

assign trunc_ln851_14_fu_2259_p1 = data_14_V_read[12:0];

assign trunc_ln851_15_fu_2381_p1 = data_15_V_read[12:0];

assign trunc_ln851_16_fu_2503_p1 = data_16_V_read[12:0];

assign trunc_ln851_17_fu_2625_p1 = data_17_V_read[12:0];

assign trunc_ln851_18_fu_2747_p1 = data_18_V_read[12:0];

assign trunc_ln851_19_fu_2869_p1 = data_19_V_read[12:0];

assign trunc_ln851_1_fu_653_p1 = data_1_V_read[12:0];

assign trunc_ln851_2_fu_780_p1 = data_2_V_read[12:0];

assign trunc_ln851_3_fu_907_p1 = data_3_V_read[12:0];

assign trunc_ln851_4_fu_1034_p1 = data_4_V_read[12:0];

assign trunc_ln851_5_fu_1161_p1 = data_5_V_read[12:0];

assign trunc_ln851_6_fu_1283_p1 = data_6_V_read[12:0];

assign trunc_ln851_7_fu_1405_p1 = data_7_V_read[12:0];

assign trunc_ln851_8_fu_1527_p1 = data_8_V_read[12:0];

assign trunc_ln851_9_fu_1649_p1 = data_9_V_read[12:0];

assign trunc_ln851_fu_526_p1 = data_0_V_read[12:0];

assign zext_ln1118_cast_fu_3656_p1 = invert_table2_q0;

assign zext_ln338_10_fu_3201_p1 = select_ln336_10_reg_4210_pp0_iter1_reg;

assign zext_ln338_11_fu_3205_p1 = select_ln336_11_reg_4215_pp0_iter1_reg;

assign zext_ln338_12_fu_3209_p1 = select_ln336_12_reg_4220_pp0_iter1_reg;

assign zext_ln338_13_fu_3213_p1 = select_ln336_13_reg_4225_pp0_iter1_reg;

assign zext_ln338_14_fu_3217_p1 = select_ln336_14_reg_4230_pp0_iter1_reg;

assign zext_ln338_15_fu_3358_p1 = select_ln336_15_reg_4235_pp0_iter2_reg;

assign zext_ln338_16_fu_3362_p1 = select_ln336_16_reg_4240_pp0_iter2_reg;

assign zext_ln338_17_fu_3366_p1 = select_ln336_17_reg_4245_pp0_iter2_reg;

assign zext_ln338_18_fu_3370_p1 = select_ln336_18_reg_4250_pp0_iter2_reg;

assign zext_ln338_19_fu_3374_p1 = select_ln336_19_reg_4255_pp0_iter2_reg;

assign zext_ln338_1_fu_753_p1 = select_ln336_1_fu_745_p3;

assign zext_ln338_2_fu_880_p1 = select_ln336_2_fu_872_p3;

assign zext_ln338_3_fu_1007_p1 = select_ln336_3_fu_999_p3;

assign zext_ln338_4_fu_1134_p1 = select_ln336_4_fu_1126_p3;

assign zext_ln338_5_fu_3067_p1 = select_ln336_5_reg_4185;

assign zext_ln338_6_fu_3071_p1 = select_ln336_6_reg_4190;

assign zext_ln338_7_fu_3075_p1 = select_ln336_7_reg_4195;

assign zext_ln338_8_fu_3079_p1 = select_ln336_8_reg_4200;

assign zext_ln338_9_fu_3083_p1 = select_ln336_9_reg_4205;

assign zext_ln338_fu_626_p1 = select_ln336_fu_618_p3;

assign zext_ln349_fu_3651_p1 = select_ln345_fu_3643_p3;

assign zext_ln703_fu_3549_p1 = $unsigned(exp_table1_load_19_reg_4480);

endmodule //softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
