{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744055750101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744055750107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 16:55:49 2025 " "Processing started: Mon Apr 07 16:55:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744055750107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055750107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coprocessador -c Coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055750108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744055750878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744055750878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessador " "Found entity 1: Coprocessador" {  } { { "Coprocessador.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/Coprocessador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file control/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/debouce.v 3 3 " "Found 3 design units, including 3 entities, in source file control/debouce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "control/debouce.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759816 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Found entity 2: clock_div" {  } { { "control/debouce.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759816 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Found entity 3: my_dff" {  } { { "control/debouce.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759816 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Execute.v(53) " "Verilog HDL Module Instantiation warning at Execute.v(53): ignored dangling comma in List of Port Connections" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1744055759828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/execute.v 1 1 " "Found 1 design units, including 1 entities, in source file control/execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/determinante.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/determinante.v" { { "Info" "ISGN_ENTITY_NAME" "1 determinante " "Found entity 1: determinante" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/multilicador.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/multilicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "ula/multilicador.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/multilicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/determinante4x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/determinante4x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Determinante4x4 " "Found entity 1: Determinante4x4" {  } { { "ula/Determinante4x4.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/Determinante4x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula/matriz_deter5x5.v 1 1 " "Found 1 design units, including 1 entities, in source file ula/matriz_deter5x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_deter5x5 " "Found entity 1: matriz_deter5x5" {  } { { "ula/matriz_deter5x5.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055759900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055759900 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ULA.v(34) " "Verilog HDL Instantiation warning at ULA.v(34): instance has no name" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1744055759902 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "determinante.v(29) " "Verilog HDL Instantiation warning at determinante.v(29): instance has no name" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1744055759903 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "determinante.v(38) " "Verilog HDL Instantiation warning at determinante.v(38): instance has no name" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1744055759903 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ULA.v(42) " "Verilog HDL Instantiation warning at ULA.v(42): instance has no name" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1744055759905 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ControlUnit.v(41) " "Verilog HDL Instantiation warning at ControlUnit.v(41): instance has no name" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1744055759905 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Coprocessador.v(22) " "Verilog HDL Instantiation warning at Coprocessador.v(22): instance has no name" {  } { { "Coprocessador.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/Coprocessador.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1744055759905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Coprocessador " "Elaborating entity \"Coprocessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744055759981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:comb_3 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:comb_3\"" {  } { { "Coprocessador.v" "comb_3" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/Coprocessador.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055760014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 ControlUnit.v(63) " "Verilog HDL assignment warning at ControlUnit.v(63): truncated value with size 9 to match size of target (8)" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055760020 "|Coprocessador|ControlUnit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ControlUnit.v(65) " "Verilog HDL assignment warning at ControlUnit.v(65): truncated value with size 32 to match size of target (3)" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055760020 "|Coprocessador|ControlUnit:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ControlUnit.v(71) " "Verilog HDL assignment warning at ControlUnit.v(71): truncated value with size 32 to match size of target (3)" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055760021 "|Coprocessador|ControlUnit:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory ControlUnit:comb_3\|memory:mem_inst " "Elaborating entity \"memory\" for hierarchy \"ControlUnit:comb_3\|memory:mem_inst\"" {  } { { "control/ControlUnit.v" "mem_inst" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055760079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055760480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055760496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055760497 ""}  } { { "memory.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744055760497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6nn1 " "Found entity 1: altsyncram_6nn1" {  } { { "db/altsyncram_6nn1.tdf" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055760648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055760648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6nn1 ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated " "Elaborating entity \"altsyncram_6nn1\" for hierarchy \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055760649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utd2 " "Found entity 1: altsyncram_utd2" {  } { { "db/altsyncram_utd2.tdf" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_utd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055760926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055760926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_utd2 ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|altsyncram_utd2:altsyncram1 " "Elaborating entity \"altsyncram_utd2\" for hierarchy \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|altsyncram_utd2:altsyncram1\"" {  } { { "db/altsyncram_6nn1.tdf" "altsyncram1" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055760927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6nn1.tdf" "mgl_prim2" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055762931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6nn1.tdf" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055762973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055762973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055762973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055762973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055762973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055762973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 9 " "Parameter \"SHIFT_COUNT_BITS\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055762973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 256 " "Parameter \"WIDTH_WORD\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055762973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744055762973 ""}  } { { "db/altsyncram_6nn1.tdf" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/altsyncram_6nn1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744055762973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055763161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055763419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ControlUnit:comb_3\|memory:mem_inst\|altsyncram:altsyncram_component\|altsyncram_6nn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055763650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute ControlUnit:comb_3\|Execute:comb_3 " "Elaborating entity \"Execute\" for hierarchy \"ControlUnit:comb_3\|Execute:comb_3\"" {  } { { "control/ControlUnit.v" "comb_3" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055763736 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "matriz2 Execute.v(19) " "Verilog HDL Always Construct warning at Execute.v(19): inferring latch(es) for variable \"matriz2\", which holds its previous value in one or more paths through the always construct" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744055763742 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[0\] Execute.v(19) " "Inferred latch for \"matriz2\[0\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763750 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[1\] Execute.v(19) " "Inferred latch for \"matriz2\[1\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763750 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[2\] Execute.v(19) " "Inferred latch for \"matriz2\[2\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763751 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[3\] Execute.v(19) " "Inferred latch for \"matriz2\[3\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763751 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[4\] Execute.v(19) " "Inferred latch for \"matriz2\[4\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763751 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[5\] Execute.v(19) " "Inferred latch for \"matriz2\[5\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763751 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[6\] Execute.v(19) " "Inferred latch for \"matriz2\[6\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763751 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[7\] Execute.v(19) " "Inferred latch for \"matriz2\[7\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763751 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[8\] Execute.v(19) " "Inferred latch for \"matriz2\[8\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763752 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[9\] Execute.v(19) " "Inferred latch for \"matriz2\[9\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763752 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[10\] Execute.v(19) " "Inferred latch for \"matriz2\[10\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763752 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[11\] Execute.v(19) " "Inferred latch for \"matriz2\[11\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763752 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[12\] Execute.v(19) " "Inferred latch for \"matriz2\[12\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763752 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[13\] Execute.v(19) " "Inferred latch for \"matriz2\[13\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763752 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[14\] Execute.v(19) " "Inferred latch for \"matriz2\[14\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763752 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[15\] Execute.v(19) " "Inferred latch for \"matriz2\[15\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763752 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[16\] Execute.v(19) " "Inferred latch for \"matriz2\[16\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763753 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[17\] Execute.v(19) " "Inferred latch for \"matriz2\[17\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763753 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[18\] Execute.v(19) " "Inferred latch for \"matriz2\[18\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763753 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[19\] Execute.v(19) " "Inferred latch for \"matriz2\[19\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763753 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[20\] Execute.v(19) " "Inferred latch for \"matriz2\[20\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763753 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[21\] Execute.v(19) " "Inferred latch for \"matriz2\[21\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763754 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[22\] Execute.v(19) " "Inferred latch for \"matriz2\[22\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763754 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[23\] Execute.v(19) " "Inferred latch for \"matriz2\[23\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763754 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[24\] Execute.v(19) " "Inferred latch for \"matriz2\[24\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763754 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[25\] Execute.v(19) " "Inferred latch for \"matriz2\[25\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763755 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[26\] Execute.v(19) " "Inferred latch for \"matriz2\[26\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763755 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[27\] Execute.v(19) " "Inferred latch for \"matriz2\[27\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763755 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[28\] Execute.v(19) " "Inferred latch for \"matriz2\[28\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763755 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[29\] Execute.v(19) " "Inferred latch for \"matriz2\[29\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763755 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[30\] Execute.v(19) " "Inferred latch for \"matriz2\[30\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763756 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[31\] Execute.v(19) " "Inferred latch for \"matriz2\[31\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763756 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[32\] Execute.v(19) " "Inferred latch for \"matriz2\[32\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763756 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[33\] Execute.v(19) " "Inferred latch for \"matriz2\[33\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763756 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[34\] Execute.v(19) " "Inferred latch for \"matriz2\[34\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763756 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[35\] Execute.v(19) " "Inferred latch for \"matriz2\[35\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763756 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[36\] Execute.v(19) " "Inferred latch for \"matriz2\[36\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763757 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[37\] Execute.v(19) " "Inferred latch for \"matriz2\[37\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763757 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[38\] Execute.v(19) " "Inferred latch for \"matriz2\[38\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763757 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[39\] Execute.v(19) " "Inferred latch for \"matriz2\[39\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763757 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[40\] Execute.v(19) " "Inferred latch for \"matriz2\[40\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763758 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[41\] Execute.v(19) " "Inferred latch for \"matriz2\[41\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763758 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[42\] Execute.v(19) " "Inferred latch for \"matriz2\[42\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763758 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[43\] Execute.v(19) " "Inferred latch for \"matriz2\[43\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763758 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[44\] Execute.v(19) " "Inferred latch for \"matriz2\[44\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763759 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[45\] Execute.v(19) " "Inferred latch for \"matriz2\[45\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763759 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[46\] Execute.v(19) " "Inferred latch for \"matriz2\[46\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763759 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[47\] Execute.v(19) " "Inferred latch for \"matriz2\[47\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763759 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[48\] Execute.v(19) " "Inferred latch for \"matriz2\[48\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763760 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[49\] Execute.v(19) " "Inferred latch for \"matriz2\[49\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763760 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[50\] Execute.v(19) " "Inferred latch for \"matriz2\[50\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763760 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[51\] Execute.v(19) " "Inferred latch for \"matriz2\[51\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763760 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[52\] Execute.v(19) " "Inferred latch for \"matriz2\[52\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763760 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[53\] Execute.v(19) " "Inferred latch for \"matriz2\[53\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763760 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[54\] Execute.v(19) " "Inferred latch for \"matriz2\[54\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763762 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[55\] Execute.v(19) " "Inferred latch for \"matriz2\[55\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763762 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[56\] Execute.v(19) " "Inferred latch for \"matriz2\[56\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763762 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[57\] Execute.v(19) " "Inferred latch for \"matriz2\[57\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763762 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[58\] Execute.v(19) " "Inferred latch for \"matriz2\[58\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763762 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[59\] Execute.v(19) " "Inferred latch for \"matriz2\[59\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763763 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[60\] Execute.v(19) " "Inferred latch for \"matriz2\[60\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763763 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[61\] Execute.v(19) " "Inferred latch for \"matriz2\[61\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763763 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[62\] Execute.v(19) " "Inferred latch for \"matriz2\[62\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763763 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[63\] Execute.v(19) " "Inferred latch for \"matriz2\[63\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763763 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[64\] Execute.v(19) " "Inferred latch for \"matriz2\[64\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763763 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[65\] Execute.v(19) " "Inferred latch for \"matriz2\[65\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763763 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[66\] Execute.v(19) " "Inferred latch for \"matriz2\[66\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763763 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[67\] Execute.v(19) " "Inferred latch for \"matriz2\[67\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763763 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[68\] Execute.v(19) " "Inferred latch for \"matriz2\[68\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763764 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[69\] Execute.v(19) " "Inferred latch for \"matriz2\[69\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763764 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[70\] Execute.v(19) " "Inferred latch for \"matriz2\[70\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763764 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[71\] Execute.v(19) " "Inferred latch for \"matriz2\[71\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763764 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[72\] Execute.v(19) " "Inferred latch for \"matriz2\[72\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763764 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[73\] Execute.v(19) " "Inferred latch for \"matriz2\[73\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763764 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[74\] Execute.v(19) " "Inferred latch for \"matriz2\[74\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763764 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[75\] Execute.v(19) " "Inferred latch for \"matriz2\[75\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763765 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[76\] Execute.v(19) " "Inferred latch for \"matriz2\[76\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763765 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[77\] Execute.v(19) " "Inferred latch for \"matriz2\[77\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763765 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[78\] Execute.v(19) " "Inferred latch for \"matriz2\[78\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763765 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[79\] Execute.v(19) " "Inferred latch for \"matriz2\[79\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763765 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[80\] Execute.v(19) " "Inferred latch for \"matriz2\[80\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763765 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[81\] Execute.v(19) " "Inferred latch for \"matriz2\[81\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763766 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[82\] Execute.v(19) " "Inferred latch for \"matriz2\[82\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763766 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[83\] Execute.v(19) " "Inferred latch for \"matriz2\[83\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763766 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[84\] Execute.v(19) " "Inferred latch for \"matriz2\[84\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763766 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[85\] Execute.v(19) " "Inferred latch for \"matriz2\[85\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763766 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[86\] Execute.v(19) " "Inferred latch for \"matriz2\[86\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763766 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[87\] Execute.v(19) " "Inferred latch for \"matriz2\[87\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763766 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[88\] Execute.v(19) " "Inferred latch for \"matriz2\[88\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763766 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[89\] Execute.v(19) " "Inferred latch for \"matriz2\[89\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763766 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[90\] Execute.v(19) " "Inferred latch for \"matriz2\[90\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763767 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[91\] Execute.v(19) " "Inferred latch for \"matriz2\[91\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763767 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[92\] Execute.v(19) " "Inferred latch for \"matriz2\[92\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763767 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[93\] Execute.v(19) " "Inferred latch for \"matriz2\[93\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763767 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[94\] Execute.v(19) " "Inferred latch for \"matriz2\[94\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763768 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[95\] Execute.v(19) " "Inferred latch for \"matriz2\[95\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763768 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[96\] Execute.v(19) " "Inferred latch for \"matriz2\[96\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763768 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[97\] Execute.v(19) " "Inferred latch for \"matriz2\[97\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763769 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[98\] Execute.v(19) " "Inferred latch for \"matriz2\[98\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763769 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[99\] Execute.v(19) " "Inferred latch for \"matriz2\[99\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763769 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[100\] Execute.v(19) " "Inferred latch for \"matriz2\[100\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763770 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[101\] Execute.v(19) " "Inferred latch for \"matriz2\[101\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763770 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[102\] Execute.v(19) " "Inferred latch for \"matriz2\[102\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763770 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[103\] Execute.v(19) " "Inferred latch for \"matriz2\[103\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763770 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[104\] Execute.v(19) " "Inferred latch for \"matriz2\[104\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763770 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[105\] Execute.v(19) " "Inferred latch for \"matriz2\[105\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763770 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[106\] Execute.v(19) " "Inferred latch for \"matriz2\[106\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763770 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[107\] Execute.v(19) " "Inferred latch for \"matriz2\[107\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763770 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[108\] Execute.v(19) " "Inferred latch for \"matriz2\[108\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763771 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[109\] Execute.v(19) " "Inferred latch for \"matriz2\[109\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763771 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[110\] Execute.v(19) " "Inferred latch for \"matriz2\[110\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763771 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[111\] Execute.v(19) " "Inferred latch for \"matriz2\[111\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763771 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[112\] Execute.v(19) " "Inferred latch for \"matriz2\[112\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763771 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[113\] Execute.v(19) " "Inferred latch for \"matriz2\[113\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763771 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[114\] Execute.v(19) " "Inferred latch for \"matriz2\[114\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763771 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[115\] Execute.v(19) " "Inferred latch for \"matriz2\[115\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763772 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[116\] Execute.v(19) " "Inferred latch for \"matriz2\[116\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763772 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[117\] Execute.v(19) " "Inferred latch for \"matriz2\[117\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763772 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[118\] Execute.v(19) " "Inferred latch for \"matriz2\[118\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763772 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[119\] Execute.v(19) " "Inferred latch for \"matriz2\[119\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763772 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[120\] Execute.v(19) " "Inferred latch for \"matriz2\[120\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763772 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[121\] Execute.v(19) " "Inferred latch for \"matriz2\[121\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763772 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[122\] Execute.v(19) " "Inferred latch for \"matriz2\[122\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[123\] Execute.v(19) " "Inferred latch for \"matriz2\[123\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[124\] Execute.v(19) " "Inferred latch for \"matriz2\[124\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[125\] Execute.v(19) " "Inferred latch for \"matriz2\[125\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[126\] Execute.v(19) " "Inferred latch for \"matriz2\[126\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[127\] Execute.v(19) " "Inferred latch for \"matriz2\[127\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[128\] Execute.v(19) " "Inferred latch for \"matriz2\[128\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[129\] Execute.v(19) " "Inferred latch for \"matriz2\[129\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[130\] Execute.v(19) " "Inferred latch for \"matriz2\[130\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[131\] Execute.v(19) " "Inferred latch for \"matriz2\[131\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[132\] Execute.v(19) " "Inferred latch for \"matriz2\[132\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[133\] Execute.v(19) " "Inferred latch for \"matriz2\[133\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[134\] Execute.v(19) " "Inferred latch for \"matriz2\[134\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763773 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[135\] Execute.v(19) " "Inferred latch for \"matriz2\[135\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763775 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[136\] Execute.v(19) " "Inferred latch for \"matriz2\[136\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763775 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[137\] Execute.v(19) " "Inferred latch for \"matriz2\[137\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763775 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[138\] Execute.v(19) " "Inferred latch for \"matriz2\[138\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763775 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[139\] Execute.v(19) " "Inferred latch for \"matriz2\[139\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763775 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[140\] Execute.v(19) " "Inferred latch for \"matriz2\[140\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763775 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[141\] Execute.v(19) " "Inferred latch for \"matriz2\[141\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763775 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[142\] Execute.v(19) " "Inferred latch for \"matriz2\[142\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763777 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[143\] Execute.v(19) " "Inferred latch for \"matriz2\[143\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763777 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[144\] Execute.v(19) " "Inferred latch for \"matriz2\[144\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763777 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[145\] Execute.v(19) " "Inferred latch for \"matriz2\[145\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763777 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[146\] Execute.v(19) " "Inferred latch for \"matriz2\[146\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763778 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[147\] Execute.v(19) " "Inferred latch for \"matriz2\[147\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763778 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[148\] Execute.v(19) " "Inferred latch for \"matriz2\[148\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763778 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[149\] Execute.v(19) " "Inferred latch for \"matriz2\[149\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763778 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[150\] Execute.v(19) " "Inferred latch for \"matriz2\[150\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763779 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[151\] Execute.v(19) " "Inferred latch for \"matriz2\[151\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763779 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[152\] Execute.v(19) " "Inferred latch for \"matriz2\[152\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763779 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[153\] Execute.v(19) " "Inferred latch for \"matriz2\[153\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763780 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[154\] Execute.v(19) " "Inferred latch for \"matriz2\[154\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763780 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[155\] Execute.v(19) " "Inferred latch for \"matriz2\[155\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763780 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[156\] Execute.v(19) " "Inferred latch for \"matriz2\[156\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763780 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[157\] Execute.v(19) " "Inferred latch for \"matriz2\[157\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763781 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[158\] Execute.v(19) " "Inferred latch for \"matriz2\[158\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763781 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[159\] Execute.v(19) " "Inferred latch for \"matriz2\[159\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763781 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[160\] Execute.v(19) " "Inferred latch for \"matriz2\[160\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763781 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[161\] Execute.v(19) " "Inferred latch for \"matriz2\[161\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763781 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[162\] Execute.v(19) " "Inferred latch for \"matriz2\[162\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763782 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[163\] Execute.v(19) " "Inferred latch for \"matriz2\[163\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763782 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[164\] Execute.v(19) " "Inferred latch for \"matriz2\[164\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763782 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[165\] Execute.v(19) " "Inferred latch for \"matriz2\[165\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763783 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[166\] Execute.v(19) " "Inferred latch for \"matriz2\[166\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763783 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[167\] Execute.v(19) " "Inferred latch for \"matriz2\[167\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763783 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[168\] Execute.v(19) " "Inferred latch for \"matriz2\[168\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763783 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[169\] Execute.v(19) " "Inferred latch for \"matriz2\[169\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763784 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[170\] Execute.v(19) " "Inferred latch for \"matriz2\[170\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763784 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[171\] Execute.v(19) " "Inferred latch for \"matriz2\[171\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763784 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[172\] Execute.v(19) " "Inferred latch for \"matriz2\[172\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763784 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[173\] Execute.v(19) " "Inferred latch for \"matriz2\[173\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763784 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[174\] Execute.v(19) " "Inferred latch for \"matriz2\[174\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763784 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[175\] Execute.v(19) " "Inferred latch for \"matriz2\[175\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763785 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[176\] Execute.v(19) " "Inferred latch for \"matriz2\[176\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763785 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[177\] Execute.v(19) " "Inferred latch for \"matriz2\[177\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763785 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[178\] Execute.v(19) " "Inferred latch for \"matriz2\[178\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763785 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[179\] Execute.v(19) " "Inferred latch for \"matriz2\[179\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763785 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[180\] Execute.v(19) " "Inferred latch for \"matriz2\[180\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763785 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[181\] Execute.v(19) " "Inferred latch for \"matriz2\[181\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763785 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[182\] Execute.v(19) " "Inferred latch for \"matriz2\[182\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763786 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[183\] Execute.v(19) " "Inferred latch for \"matriz2\[183\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763786 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[184\] Execute.v(19) " "Inferred latch for \"matriz2\[184\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763787 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[185\] Execute.v(19) " "Inferred latch for \"matriz2\[185\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763787 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[186\] Execute.v(19) " "Inferred latch for \"matriz2\[186\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763787 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[187\] Execute.v(19) " "Inferred latch for \"matriz2\[187\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763787 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[188\] Execute.v(19) " "Inferred latch for \"matriz2\[188\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763787 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[189\] Execute.v(19) " "Inferred latch for \"matriz2\[189\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763787 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[190\] Execute.v(19) " "Inferred latch for \"matriz2\[190\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763788 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[191\] Execute.v(19) " "Inferred latch for \"matriz2\[191\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763788 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[192\] Execute.v(19) " "Inferred latch for \"matriz2\[192\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763788 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[193\] Execute.v(19) " "Inferred latch for \"matriz2\[193\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763788 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[194\] Execute.v(19) " "Inferred latch for \"matriz2\[194\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763788 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[195\] Execute.v(19) " "Inferred latch for \"matriz2\[195\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763788 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[196\] Execute.v(19) " "Inferred latch for \"matriz2\[196\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763788 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[197\] Execute.v(19) " "Inferred latch for \"matriz2\[197\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763789 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[198\] Execute.v(19) " "Inferred latch for \"matriz2\[198\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763789 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "matriz2\[199\] Execute.v(19) " "Inferred latch for \"matriz2\[199\]\" at Execute.v(19)" {  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055763789 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst " "Elaborating entity \"ULA\" for hierarchy \"ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\"" {  } { { "control/Execute.v" "ula_inst" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055763855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(57) " "Verilog HDL assignment warning at ULA.v(57): truncated value with size 32 to match size of target (8)" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055763859 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(69) " "Verilog HDL assignment warning at ULA.v(69): truncated value with size 32 to match size of target (8)" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055763873 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(87) " "Verilog HDL assignment warning at ULA.v(87): truncated value with size 32 to match size of target (8)" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055763890 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ULA.v(106) " "Verilog HDL assignment warning at ULA.v(106): truncated value with size 32 to match size of target (8)" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055763902 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ULA.v(51) " "Verilog HDL Always Construct warning at ULA.v(51): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744055763928 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ULA.v(51) " "Verilog HDL Always Construct warning at ULA.v(51): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744055763929 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j ULA.v(51) " "Verilog HDL Always Construct warning at ULA.v(51): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "ula/ULA.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744055763929 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055764020 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizA " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizA\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055764020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|multiplicador:comb_3 " "Elaborating entity \"multiplicador\" for hierarchy \"ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|multiplicador:comb_3\"" {  } { { "ula/ULA.v" "comb_3" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055764088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 multilicador.v(68) " "Verilog HDL assignment warning at multilicador.v(68): truncated value with size 32 to match size of target (8)" {  } { { "ula/multilicador.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/multilicador.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055764102 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|multiplicador:comb_3"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizA " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizA\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055765248 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizB " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizB\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055765249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "determinante ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4 " "Elaborating entity \"determinante\" for hierarchy \"ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\"" {  } { { "ula/ULA.v" "comb_4" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/ULA.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055765439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 determinante.v(55) " "Verilog HDL assignment warning at determinante.v(55): truncated value with size 32 to match size of target (8)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055765442 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 determinante.v(81) " "Verilog HDL assignment warning at determinante.v(81): truncated value with size 32 to match size of target (8)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055765444 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i determinante.v(47) " "Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744055765446 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j determinante.v(47) " "Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744055765447 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tempResult determinante.v(47) " "Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable \"tempResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744055765447 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado determinante.v(47) " "Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744055765447 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "det_temp determinante.v(47) " "Verilog HDL Always Construct warning at determinante.v(47): inferring latch(es) for variable \"det_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744055765448 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] determinante.v(60) " "Inferred latch for \"resultado\[0\]\" at determinante.v(60)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055765451 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] determinante.v(60) " "Inferred latch for \"resultado\[1\]\" at determinante.v(60)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055765451 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] determinante.v(60) " "Inferred latch for \"resultado\[2\]\" at determinante.v(60)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055765451 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] determinante.v(60) " "Inferred latch for \"resultado\[3\]\" at determinante.v(60)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055765452 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] determinante.v(60) " "Inferred latch for \"resultado\[4\]\" at determinante.v(60)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055765452 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] determinante.v(60) " "Inferred latch for \"resultado\[5\]\" at determinante.v(60)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055765452 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] determinante.v(60) " "Inferred latch for \"resultado\[6\]\" at determinante.v(60)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055765452 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] determinante.v(60) " "Inferred latch for \"resultado\[7\]\" at determinante.v(60)" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055765452 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055765455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizJ " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizJ\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055765455 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizA " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizA\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055765455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Determinante4x4 ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Determinante4x4:comb_3 " "Elaborating entity \"Determinante4x4\" for hierarchy \"ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Determinante4x4:comb_3\"" {  } { { "ula/determinante.v" "comb_3" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055765463 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Determinante4x4.v(50) " "Verilog HDL or VHDL warning at the Determinante4x4.v(50): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/Determinante4x4.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/Determinante4x4.v" 50 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1744055765468 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Determinante4x4.v(84) " "Verilog HDL assignment warning at Determinante4x4.v(84): truncated value with size 32 to match size of target (8)" {  } { { "ula/Determinante4x4.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/Determinante4x4.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055765472 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Determinante4x4.v(92) " "Verilog HDL assignment warning at Determinante4x4.v(92): truncated value with size 32 to match size of target (2)" {  } { { "ula/Determinante4x4.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/Determinante4x4.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055765472 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|Determinante4x4:comb_3"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055765503 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizA " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizA\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055765503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_deter5x5 ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|matriz_deter5x5:comb_4 " "Elaborating entity \"matriz_deter5x5\" for hierarchy \"ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|matriz_deter5x5:comb_4\"" {  } { { "ula/determinante.v" "comb_4" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055765532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num matriz_deter5x5.v(10) " "Verilog HDL or VHDL warning at matriz_deter5x5.v(10): object \"num\" assigned a value but never read" {  } { { "ula/matriz_deter5x5.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744055765533 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "matriz_deter5x5.v(54) " "Verilog HDL or VHDL warning at the matriz_deter5x5.v(54): index expression is not wide enough to address all of the elements in the array" {  } { { "ula/matriz_deter5x5.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v" 54 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1744055765540 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 matriz_deter5x5.v(119) " "Verilog HDL assignment warning at matriz_deter5x5.v(119): truncated value with size 32 to match size of target (8)" {  } { { "ula/matriz_deter5x5.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055765555 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matriz_deter5x5.v(129) " "Verilog HDL assignment warning at matriz_deter5x5.v(129): truncated value with size 32 to match size of target (3)" {  } { { "ula/matriz_deter5x5.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/matriz_deter5x5.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055765555 "|Coprocessador|ControlUnit:comb_3|Execute:comb_3|ULA:ula_inst|determinante:comb_4|matriz_deter5x5:comb_4"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055765613 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrizA " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrizA\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1744055765614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ControlUnit:comb_3\|debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"ControlUnit:comb_3\|debounce:debounce_inst\"" {  } { { "control/ControlUnit.v" "debounce_inst" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055765633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div ControlUnit:comb_3\|debounce:debounce_inst\|clock_div:u1 " "Elaborating entity \"clock_div\" for hierarchy \"ControlUnit:comb_3\|debounce:debounce_inst\|clock_div:u1\"" {  } { { "control/debouce.v" "u1" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055765642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 debouce.v(24) " "Verilog HDL assignment warning at debouce.v(24): truncated value with size 32 to match size of target (27)" {  } { { "control/debouce.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744055765643 "|Coprocessador|ControlUnit:comb_3|debounce:debounce_inst|clock_div:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff ControlUnit:comb_3\|debounce:debounce_inst\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"ControlUnit:comb_3\|debounce:debounce_inst\|my_dff:d0\"" {  } { { "control/debouce.v" "d0" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/debouce.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055765652 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744055766692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.07.16:56:11 Progress: Loading sldaa8e7887/alt_sld_fab_wrapper_hw.tcl " "2025.04.07.16:56:11 Progress: Loading sldaa8e7887/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055771099 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055774339 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055774485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055778141 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055778303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055778484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055778671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055778688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055778689 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1744055779456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8e7887/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldaa8e7887/alt_sld_fab.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055779770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055779770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055779879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055779879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055779905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055779905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055779984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055779984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055780122 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055780122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055780122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/db/ip/sldaa8e7887/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744055780207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055780207 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744055791664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[33\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793381 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[32\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793382 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[31\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793382 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[30\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793382 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[29\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793382 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[28\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793382 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793382 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[27\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793387 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793387 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[26\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793403 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[25\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793419 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[24\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793435 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[23\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793435 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[22\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793451 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[21\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793466 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[20\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793481 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[19\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793497 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[18\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793497 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[17\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793512 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[16\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793527 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[15\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793544 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[14\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793560 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[13\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793560 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[12\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793575 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[11\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793592 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[10\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793607 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[9\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793623 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[8\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793623 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[7\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793638 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[6\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793653 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[5\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793669 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[4\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793684 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[3\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793685 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[2\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793700 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[1\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793716 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[0\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793731 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[34\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793747 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[35\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793747 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[36\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793762 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793762 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[37\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793778 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[38\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793794 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793794 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[39\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793809 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[40\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793809 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[41\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793824 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[42\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793840 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[43\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793856 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[44\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793872 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[45\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793872 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793872 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[46\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793887 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[47\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793903 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[48\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793918 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793918 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[49\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793934 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[50\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793934 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793934 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[51\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793949 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[52\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793965 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[53\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793980 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793980 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[54\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793995 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[6\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1744055794038 ""}  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1744055794038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[55\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055793995 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055793995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[5\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1744055794038 ""}  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1744055794038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[56\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794000 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[4\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1744055794038 ""}  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1744055794038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[57\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794016 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[58\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794032 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[3\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1744055794038 ""}  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1744055794038 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[59\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794032 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794032 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[2\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1744055794039 ""}  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1744055794039 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[60\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794047 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[1\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1744055794047 ""}  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1744055794047 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[61\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794062 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[0\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1744055794062 ""}  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1744055794062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[62\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794078 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[63\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794093 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[7\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|Execute:comb_3\|ULA:ula_inst\|determinante:comb_4\|Equal0~synth" {  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1744055794078 ""}  } { { "ula/determinante.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/ula/determinante.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1744055794078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[64\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794093 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[65\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794108 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[66\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794124 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[67\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794139 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[68\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794155 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[69\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794155 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[70\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794170 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[71\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794185 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[72\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794200 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[73\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794215 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[74\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794215 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[75\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794231 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[76\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794247 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794247 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[77\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794262 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[78\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794277 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[79\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794277 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[80\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794293 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[81\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794308 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[82\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794324 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[83\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794339 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[84\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794339 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[85\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794354 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794354 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[86\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794370 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794370 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[87\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794385 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794385 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[88\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794401 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[89\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794401 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794401 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[90\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794417 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[91\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794433 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794433 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[92\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794448 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[93\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794464 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[94\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794464 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[95\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794479 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[96\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794495 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794495 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[97\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794510 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:comb_3\|Execute:comb_3\|matriz2\[98\] " "Latch ControlUnit:comb_3\|Execute:comb_3\|matriz2\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_3\|opcode\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_3\|opcode\[2\]~synth" {  } { { "control/ControlUnit.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/ControlUnit.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1744055794525 ""}  } { { "control/Execute.v" "" { Text "D:/Quartus_Git/Mi-Sistemas-Digitais-/control/Execute.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1744055794525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055803715 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744055824518 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744055824518 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30826 " "Implemented 30826 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744055826863 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744055826863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30472 " "Implemented 30472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744055826863 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744055826863 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "88 " "Implemented 88 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744055826863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744055826863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 250 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 250 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5145 " "Peak virtual memory: 5145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744055827003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 16:57:07 2025 " "Processing ended: Mon Apr 07 16:57:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744055827003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744055827003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744055827003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744055827003 ""}
