+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |                top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |                top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |                top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |                 top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |         top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8_srlopt/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |                 top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |          top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8_srlopt/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |                 top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |          top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8_srlopt/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |          top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8_srlopt/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |         top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8_srlopt/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |          top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8_srlopt/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |          top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8_srlopt/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
| clk_out1_top_level_clk_wiz_1_0 |               RFDAC0_CLK |top_level_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
