# RISC-V
 This is a code for a RISC-V simulator written in Verilog. Xilinx Vivado was used to do the same.
 The simulator can handle all instructions belonging to RISC-V instruction set architecture.
 A sample program and its outputs generated by the simulator are present in the Sample Output folder. 
 
