Flow report for system
Sat May  3 17:33:14 2025
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Sat May  3 17:33:14 2025           ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                      ; system                                          ;
; Top-level Entity Name              ; system                                          ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE115F29C8                                   ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 7,182 / 114,480 ( 6 % )                         ;
;     Total combinational functions  ; 6,296 / 114,480 ( 5 % )                         ;
;     Dedicated logic registers      ; 4,171 / 114,480 ( 4 % )                         ;
; Total registers                    ; 4172                                            ;
; Total pins                         ; 102 / 529 ( 19 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 524,288 / 3,981,312 ( 13 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/03/2025 17:30:55 ;
; Main task         ; Compilation         ;
; Revision Name     ; system              ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                           ;
+-------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 198558785018501.174630785500957                       ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; On                                                    ; --            ; --          ; eda_simulation ;
; EDA_MAINTAIN_DESIGN_HIERARCHY       ; On                                                    ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog                                               ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim (Verilog)                                    ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                  ; --            ; --          ; eda_simulation ;
; ENABLE_DRC_SETTINGS                 ; On                                                    ; Off           ; --          ; --             ;
; FMAX_REQUIREMENT                    ; 100 MHz                                               ; --            ; --          ; --             ;
; NUM_PARALLEL_PROCESSORS             ; 4                                                     ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family)                ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family)                ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family)                ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; /home/ecegridfs/a/437mg031/ece437/processors/._system ; --            ; --          ; --             ;
; SEARCH_PATH                         ; /home/ecegridfs/a/437mg031/ece437/processors/include  ; --            ; --          ; --             ;
; SMART_RECOMPILE                     ; On                                                    ; Off           ; --          ; --             ;
; TIMING_ANALYZER_DO_REPORT_TIMING    ; On                                                    ; Off           ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS  ; Off                                                   ; --            ; --          ; eda_blast_fpga ;
; VERILOG_INPUT_VERSION               ; SystemVerilog_2005                                    ; Verilog_2001  ; --          ; --             ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES   ; Off                                                   ; --            ; --          ; --             ;
+-------------------------------------+-------------------------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:29     ; 1.0                     ; 635 MB              ; 00:00:54                           ;
; Fitter               ; 00:01:31     ; 1.1                     ; 1356 MB             ; 00:02:11                           ;
; Design Assistant     ; 00:00:02     ; 1.0                     ; 694 MB              ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:06     ; 1.3                     ; 733 MB              ; 00:00:07                           ;
; EDA Netlist Writer   ; 00:00:03     ; 1.0                     ; 704 MB              ; 00:00:03                           ;
; Total                ; 00:02:11     ; --                      ; --                  ; 00:03:17                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+-------------------------+---------+------------+----------------+
; Module Name          ; Machine Hostname        ; OS Name ; OS Version ; Processor type ;
+----------------------+-------------------------+---------+------------+----------------+
; Analysis & Synthesis ; ececomp2.ecn.purdue.edu ; Red Hat ; Red Hat    ; x86_64         ;
; Fitter               ; ececomp2.ecn.purdue.edu ; Red Hat ; Red Hat    ; x86_64         ;
; Design Assistant     ; ececomp2.ecn.purdue.edu ; Red Hat ; Red Hat    ; x86_64         ;
; Timing Analyzer      ; ececomp2.ecn.purdue.edu ; Red Hat ; Red Hat    ; x86_64         ;
; EDA Netlist Writer   ; ececomp2.ecn.purdue.edu ; Red Hat ; Red Hat    ; x86_64         ;
+----------------------+-------------------------+---------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --64bit system -c system
quartus_fit --64bit system -c system
quartus_drc --64bit system -c system
quartus_sta --64bit system -c system
quartus_eda --64bit system -c system



