// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_operator_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read14,
        b_p_read,
        p_read8,
        p_read9,
        p_read10,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 28'd1;
parameter    ap_ST_fsm_state2 = 28'd2;
parameter    ap_ST_fsm_state3 = 28'd4;
parameter    ap_ST_fsm_state4 = 28'd8;
parameter    ap_ST_fsm_state5 = 28'd16;
parameter    ap_ST_fsm_state6 = 28'd32;
parameter    ap_ST_fsm_state7 = 28'd64;
parameter    ap_ST_fsm_state8 = 28'd128;
parameter    ap_ST_fsm_state9 = 28'd256;
parameter    ap_ST_fsm_state10 = 28'd512;
parameter    ap_ST_fsm_state11 = 28'd1024;
parameter    ap_ST_fsm_state12 = 28'd2048;
parameter    ap_ST_fsm_state13 = 28'd4096;
parameter    ap_ST_fsm_state14 = 28'd8192;
parameter    ap_ST_fsm_state15 = 28'd16384;
parameter    ap_ST_fsm_state16 = 28'd32768;
parameter    ap_ST_fsm_state17 = 28'd65536;
parameter    ap_ST_fsm_state18 = 28'd131072;
parameter    ap_ST_fsm_state19 = 28'd262144;
parameter    ap_ST_fsm_state20 = 28'd524288;
parameter    ap_ST_fsm_state21 = 28'd1048576;
parameter    ap_ST_fsm_state22 = 28'd2097152;
parameter    ap_ST_fsm_state23 = 28'd4194304;
parameter    ap_ST_fsm_state24 = 28'd8388608;
parameter    ap_ST_fsm_state25 = 28'd16777216;
parameter    ap_ST_fsm_state26 = 28'd33554432;
parameter    ap_ST_fsm_state27 = 28'd67108864;
parameter    ap_ST_fsm_state28 = 28'd134217728;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read14;
input  [31:0] b_p_read;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [27:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] c_p_fu_285_p1;
reg   [31:0] c_p_reg_886;
wire   [0:0] icmp_ln27_fu_289_p2;
reg   [0:0] icmp_ln27_reg_898;
wire   [31:0] bitcast_ln27_fu_295_p1;
wire   [0:0] and_ln27_fu_336_p2;
reg   [0:0] and_ln27_reg_907;
wire    ap_CS_fsm_state2;
wire   [31:0] bitcast_ln32_fu_342_p1;
wire   [0:0] and_ln32_fu_383_p2;
reg   [0:0] and_ln32_reg_916;
wire    ap_CS_fsm_state3;
wire   [31:0] bitcast_ln32_6_fu_389_p1;
wire   [0:0] and_ln32_11_fu_430_p2;
reg   [0:0] and_ln32_11_reg_925;
wire    ap_CS_fsm_state4;
wire   [0:0] and_ln90_fu_576_p2;
reg   [0:0] and_ln90_reg_929;
wire    ap_CS_fsm_state5;
wire   [31:0] diff_p_fu_582_p2;
reg   [31:0] diff_p_reg_933;
wire   [0:0] icmp_ln96_fu_586_p2;
reg   [0:0] icmp_ln96_reg_937;
wire   [0:0] icmp_ln99_fu_592_p2;
reg   [0:0] icmp_ln99_reg_941;
wire   [0:0] tmp_1_fu_598_p3;
reg   [0:0] tmp_1_reg_945;
wire   [31:0] bitcast_ln74_fu_606_p1;
reg   [31:0] bitcast_ln74_reg_949;
wire   [31:0] bitcast_ln61_fu_611_p1;
reg   [31:0] bitcast_ln61_reg_957;
wire   [31:0] bitcast_ln61_1_fu_615_p1;
reg   [31:0] bitcast_ln61_1_reg_963;
wire   [31:0] grp_fu_232_p2;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state13;
wire   [31:0] grp_fu_236_p2;
reg   [31:0] add17_i1_reg_987;
wire    ap_CS_fsm_state16;
reg   [31:0] add22_i1_reg_995;
wire    ap_CS_fsm_state17;
reg   [31:0] add27_i1_reg_1004;
wire    ap_CS_fsm_state18;
wire   [0:0] and_ln37_fu_660_p2;
reg   [0:0] and_ln37_reg_1014;
wire   [0:0] and_ln40_fu_701_p2;
reg   [0:0] and_ln40_reg_1018;
wire    ap_CS_fsm_state19;
wire   [31:0] c_p_5_fu_707_p2;
wire    ap_CS_fsm_state23;
wire   [31:0] bitcast_ln66_fu_806_p1;
wire   [31:0] bitcast_ln97_fu_810_p1;
wire    ap_CS_fsm_state27;
wire   [31:0] bitcast_ln97_1_fu_814_p1;
wire   [31:0] bitcast_ln97_2_fu_818_p1;
wire   [31:0] bitcast_ln91_fu_822_p1;
wire    ap_CS_fsm_state28;
wire   [31:0] bitcast_ln91_1_fu_826_p1;
wire   [31:0] bitcast_ln91_2_fu_830_p1;
reg   [31:0] agg_result_1_1_0_reg_110;
wire   [0:0] icmp_ln63_fu_619_p2;
reg   [31:0] ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20;
reg   [31:0] this_num_0_write_assign_reg_119;
wire   [31:0] select_ln48_fu_758_p3;
wire    ap_CS_fsm_state20;
reg   [31:0] ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20;
reg   [31:0] this_num_1_write_assign_reg_144;
reg   [31:0] ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20;
reg   [31:0] this_num_2_write_assign_reg_170;
wire   [31:0] select_ln48_3_fu_765_p3;
reg   [31:0] ap_phi_mux_this_p_write_assign_phi_fu_200_p20;
reg   [31:0] this_p_write_assign_reg_197;
wire   [31:0] select_ln48_4_fu_773_p3;
reg   [31:0] bitcast_ln66_pn_reg_222;
reg   [31:0] grp_fu_232_p0;
reg   [31:0] grp_fu_232_p1;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state24;
reg   [31:0] grp_fu_242_p0;
wire   [31:0] grp_fu_257_p4;
wire   [7:0] tmp_fu_300_p4;
wire   [22:0] trunc_ln27_1_fu_309_p4;
wire   [0:0] icmp_ln27_11_fu_324_p2;
wire   [0:0] icmp_ln27_10_fu_318_p2;
wire   [0:0] or_ln27_fu_330_p2;
wire   [0:0] grp_fu_242_p2;
wire   [31:0] grp_fu_267_p4;
wire   [7:0] tmp_30_fu_347_p4;
wire   [22:0] trunc_ln32_s_fu_356_p4;
wire   [0:0] icmp_ln32_14_fu_371_p2;
wire   [0:0] icmp_ln32_fu_365_p2;
wire   [0:0] or_ln32_fu_377_p2;
wire   [31:0] grp_fu_276_p4;
wire   [7:0] tmp_32_fu_394_p4;
wire   [22:0] trunc_ln32_4_fu_403_p4;
wire   [0:0] icmp_ln32_16_fu_418_p2;
wire   [0:0] icmp_ln32_15_fu_412_p2;
wire   [0:0] or_ln32_7_fu_424_p2;
wire   [31:0] bitcast_ln27_2_fu_436_p1;
wire   [7:0] tmp_34_fu_439_p4;
wire   [22:0] trunc_ln27_2_fu_449_p1;
wire   [0:0] icmp_ln27_13_fu_459_p2;
wire   [0:0] icmp_ln27_12_fu_453_p2;
wire   [0:0] or_ln27_3_fu_465_p2;
wire   [31:0] bitcast_ln32_7_fu_477_p1;
wire   [7:0] tmp_36_fu_480_p4;
wire   [22:0] trunc_ln32_fu_490_p1;
wire   [0:0] icmp_ln32_18_fu_500_p2;
wire   [0:0] icmp_ln32_17_fu_494_p2;
wire   [0:0] or_ln32_8_fu_506_p2;
wire   [0:0] grp_fu_247_p2;
wire   [0:0] and_ln27_3_fu_471_p2;
wire   [0:0] and_ln32_12_fu_512_p2;
wire   [0:0] and_ln90_1_fu_518_p2;
wire   [0:0] icmp_ln27_14_fu_524_p2;
wire   [31:0] bitcast_ln32_8_fu_535_p1;
wire   [7:0] tmp_38_fu_538_p4;
wire   [22:0] trunc_ln32_1_fu_548_p1;
wire   [0:0] icmp_ln32_20_fu_558_p2;
wire   [0:0] icmp_ln32_19_fu_552_p2;
wire   [0:0] or_ln32_9_fu_564_p2;
wire   [0:0] grp_fu_252_p2;
wire   [0:0] and_ln32_13_fu_570_p2;
wire   [0:0] and_ln27_4_fu_529_p2;
wire   [31:0] bitcast_ln37_fu_625_p1;
wire   [7:0] tmp_40_fu_628_p4;
wire   [22:0] trunc_ln37_fu_638_p1;
wire   [0:0] icmp_ln37_2_fu_648_p2;
wire   [0:0] icmp_ln37_fu_642_p2;
wire   [0:0] or_ln37_fu_654_p2;
wire   [31:0] bitcast_ln40_fu_666_p1;
wire   [7:0] tmp_42_fu_669_p4;
wire   [22:0] trunc_ln40_fu_679_p1;
wire   [0:0] icmp_ln40_2_fu_689_p2;
wire   [0:0] icmp_ln40_fu_683_p2;
wire   [0:0] or_ln40_fu_695_p2;
wire   [31:0] bitcast_ln48_fu_712_p1;
wire   [7:0] tmp_44_fu_715_p4;
wire   [22:0] trunc_ln48_fu_725_p1;
wire   [0:0] icmp_ln48_2_fu_735_p2;
wire   [0:0] icmp_ln48_fu_729_p2;
wire   [0:0] or_ln48_fu_741_p2;
wire   [0:0] and_ln48_fu_747_p2;
wire   [31:0] c_p_4_fu_753_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [27:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_condition_290;
reg    ap_condition_299;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 28'd1;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_232_p0),
    .din1(grp_fu_232_p1),
    .ce(1'b1),
    .dout(grp_fu_232_p2)
);

ban_interface_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln61_1_reg_963),
    .din1(p_read9),
    .ce(1'b1),
    .dout(grp_fu_236_p2)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_242_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_242_p2)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read9),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_247_p2)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_read10),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_252_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_200_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_return_1_preg <= ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_return_2_preg <= ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            ap_return_3_preg <= ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        agg_result_1_1_0_reg_110 <= grp_fu_232_p2;
    end else if (((icmp_ln63_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd1) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2))) begin
        agg_result_1_1_0_reg_110 <= p_read9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        bitcast_ln66_pn_reg_222 <= bitcast_ln66_fu_806_p1;
    end else if (((icmp_ln63_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd1) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2))) begin
        bitcast_ln66_pn_reg_222 <= bitcast_ln74_fu_606_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        this_num_0_write_assign_reg_119 <= bitcast_ln91_fu_822_p1;
    end else if ((((1'b1 == ap_CS_fsm_state20) & (((((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | ((icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929)))) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln99_fu_592_p2 == 1'd1) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2)) | ((1'd1 == and_ln32_reg_916) & (1'd1 == and_ln27_reg_907) & (1'd1 == and_ln32_11_fu_430_p2) & (icmp_ln27_reg_898 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_num_0_write_assign_reg_119 <= p_read8;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_num_0_write_assign_reg_119 <= bitcast_ln97_fu_810_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & ((((~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929))))) begin
        this_num_0_write_assign_reg_119 <= select_ln48_fu_758_p3;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        this_num_0_write_assign_reg_119 <= bitcast_ln74_reg_949;
    end else if (((1'b1 == ap_CS_fsm_state19) & (1'd0 == and_ln40_fu_701_p2))) begin
        this_num_0_write_assign_reg_119 <= add22_i1_reg_995;
    end else if (((1'b1 == ap_CS_fsm_state18) & (1'd0 == and_ln37_fu_660_p2))) begin
        this_num_0_write_assign_reg_119 <= add17_i1_reg_987;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln99_fu_592_p2 == 1'd1) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2)) | ((1'd1 == and_ln32_reg_916) & (1'd1 == and_ln27_reg_907) & (1'd1 == and_ln32_11_fu_430_p2) & (icmp_ln27_reg_898 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_num_1_write_assign_reg_144 <= p_read9;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        this_num_1_write_assign_reg_144 <= bitcast_ln91_1_fu_826_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & (((((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | ((icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929))))) begin
        this_num_1_write_assign_reg_144 <= agg_result_1_1_0_reg_110;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_num_1_write_assign_reg_144 <= bitcast_ln97_1_fu_814_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        this_num_1_write_assign_reg_144 <= grp_fu_232_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        this_num_1_write_assign_reg_144 <= bitcast_ln61_reg_957;
    end else if (((1'b1 == ap_CS_fsm_state19) & (1'd0 == and_ln40_fu_701_p2))) begin
        this_num_1_write_assign_reg_144 <= add27_i1_reg_1004;
    end else if ((((1'b1 == ap_CS_fsm_state20) & ((((~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929)))) | ((1'b1 == ap_CS_fsm_state18) & (1'd0 == and_ln37_fu_660_p2)))) begin
        this_num_1_write_assign_reg_144 <= add22_i1_reg_995;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (icmp_ln99_fu_592_p2 == 1'd1) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2)) | ((1'd1 == and_ln32_reg_916) & (1'd1 == and_ln27_reg_907) & (1'd1 == and_ln32_11_fu_430_p2) & (icmp_ln27_reg_898 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_num_2_write_assign_reg_170 <= p_read10;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        this_num_2_write_assign_reg_170 <= bitcast_ln91_2_fu_830_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_num_2_write_assign_reg_170 <= bitcast_ln97_2_fu_818_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) & ((((~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929))))) begin
        this_num_2_write_assign_reg_170 <= select_ln48_3_fu_765_p3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        this_num_2_write_assign_reg_170 <= grp_fu_236_p2;
    end else if (((1'b1 == ap_CS_fsm_state19) & (1'd0 == and_ln40_fu_701_p2))) begin
        this_num_2_write_assign_reg_170 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state20) & (((((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | ((icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929)))) | ((1'b1 == ap_CS_fsm_state18) & (1'd0 == and_ln37_fu_660_p2)))) begin
        this_num_2_write_assign_reg_170 <= grp_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state20) & (((((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | ((icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929)))) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln99_fu_592_p2 == 1'd1) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2)) | ((1'd1 == and_ln32_reg_916) & (1'd1 == and_ln27_reg_907) & (1'd1 == and_ln32_11_fu_430_p2) & (icmp_ln27_reg_898 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_p_write_assign_reg_197 <= b_p_read;
    end else if (((1'b1 == ap_CS_fsm_state20) & ((((~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929))))) begin
        this_p_write_assign_reg_197 <= select_ln48_4_fu_773_p3;
    end else if (((1'b1 == ap_CS_fsm_state19) & (1'd0 == and_ln40_fu_701_p2))) begin
        this_p_write_assign_reg_197 <= c_p_5_fu_707_p2;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state18) & (1'd0 == and_ln37_fu_660_p2)))) begin
        this_p_write_assign_reg_197 <= c_p_reg_886;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add17_i1_reg_987 <= grp_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add22_i1_reg_995 <= grp_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add27_i1_reg_1004 <= grp_fu_232_p2;
        and_ln37_reg_1014 <= and_ln37_fu_660_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_898 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln27_reg_907 <= and_ln27_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln32_reg_916) & (1'd1 == and_ln27_reg_907) & (icmp_ln27_reg_898 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln32_11_reg_925 <= and_ln32_11_fu_430_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        and_ln32_reg_916 <= and_ln32_fu_383_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        and_ln40_reg_1018 <= and_ln40_fu_701_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        and_ln90_reg_929 <= and_ln90_fu_576_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd0) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2))) begin
        bitcast_ln61_1_reg_963 <= bitcast_ln61_1_fu_615_p1;
        bitcast_ln61_reg_957 <= bitcast_ln61_fu_611_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2))) begin
        bitcast_ln74_reg_949 <= bitcast_ln74_fu_606_p1;
        tmp_1_reg_945 <= diff_p_fu_582_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        c_p_reg_886 <= c_p_fu_285_p1;
        icmp_ln27_reg_898 <= icmp_ln27_fu_289_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == and_ln90_fu_576_p2))) begin
        diff_p_reg_933 <= diff_p_fu_582_p2;
        icmp_ln96_reg_937 <= icmp_ln96_fu_586_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2))) begin
        icmp_ln99_reg_941 <= icmp_ln99_fu_592_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        if ((1'b1 == ap_condition_299)) begin
            ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 = p_read8;
        end else if ((1'b1 == ap_condition_290)) begin
            ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 = select_ln48_fu_758_p3;
        end else begin
            ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 = this_num_0_write_assign_reg_119;
        end
    end else begin
        ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 = this_num_0_write_assign_reg_119;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        if ((1'b1 == ap_condition_299)) begin
            ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 = agg_result_1_1_0_reg_110;
        end else if ((1'b1 == ap_condition_290)) begin
            ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 = add22_i1_reg_995;
        end else begin
            ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 = this_num_1_write_assign_reg_144;
        end
    end else begin
        ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 = this_num_1_write_assign_reg_144;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        if ((1'b1 == ap_condition_299)) begin
            ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 = grp_fu_232_p2;
        end else if ((1'b1 == ap_condition_290)) begin
            ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 = select_ln48_3_fu_765_p3;
        end else begin
            ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 = this_num_2_write_assign_reg_170;
        end
    end else begin
        ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 = this_num_2_write_assign_reg_170;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        if ((1'b1 == ap_condition_299)) begin
            ap_phi_mux_this_p_write_assign_phi_fu_200_p20 = b_p_read;
        end else if ((1'b1 == ap_condition_290)) begin
            ap_phi_mux_this_p_write_assign_phi_fu_200_p20 = select_ln48_4_fu_773_p3;
        end else begin
            ap_phi_mux_this_p_write_assign_phi_fu_200_p20 = this_p_write_assign_reg_197;
        end
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_200_p20 = this_p_write_assign_reg_197;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_return_0 = ap_phi_mux_this_p_write_assign_phi_fu_200_p20;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_return_1 = ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_return_2 = ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_return_3 = ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_232_p0 = bitcast_ln66_pn_reg_222;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_fu_232_p0 = bitcast_ln61_reg_957;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state6))) begin
        grp_fu_232_p0 = bitcast_ln61_1_reg_963;
    end else if ((((icmp_ln63_fu_619_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd1) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2)) | (~(diff_p_fu_582_p2 == 32'd2) & ~(diff_p_fu_582_p2 == 32'd1) & (1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd0) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2)))) begin
        grp_fu_232_p0 = bitcast_ln74_fu_606_p1;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_232_p1 = p_read10;
    end else if (((1'b1 == ap_CS_fsm_state14) | ((icmp_ln63_fu_619_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd1) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2)))) begin
        grp_fu_232_p1 = p_read9;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state6) | (~(diff_p_fu_582_p2 == 32'd2) & ~(diff_p_fu_582_p2 == 32'd1) & (1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd0) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2)))) begin
        grp_fu_232_p1 = p_read8;
    end else begin
        grp_fu_232_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_242_p0 = add27_i1_reg_1004;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_242_p0 = add22_i1_reg_995;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_242_p0 = add17_i1_reg_987;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_242_p0 = p_read8;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_242_p0 = bitcast_ln32_6_fu_389_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_242_p0 = bitcast_ln32_fu_342_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_242_p0 = bitcast_ln27_fu_295_p1;
    end else begin
        grp_fu_242_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln27_reg_898 == 1'd0) | (1'd0 == and_ln27_fu_336_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln32_reg_916) & (1'd1 == and_ln27_reg_907) & (1'd1 == and_ln32_11_fu_430_p2) & (icmp_ln27_reg_898 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln63_fu_619_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd1) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((icmp_ln63_fu_619_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd1) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if ((~(diff_p_fu_582_p2 == 32'd2) & ~(diff_p_fu_582_p2 == 32'd1) & (1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd0) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd0) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2) & (diff_p_fu_582_p2 == 32'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((1'b1 == ap_CS_fsm_state5) & (tmp_1_fu_598_p3 == 1'd0) & (icmp_ln99_fu_592_p2 == 1'd0) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2) & (diff_p_fu_582_p2 == 32'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln99_fu_592_p2 == 1'd1) & (icmp_ln96_fu_586_p2 == 1'd0) & (1'd0 == and_ln90_fu_576_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln96_fu_586_p2 == 1'd1) & (1'd0 == and_ln90_fu_576_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (1'd0 == and_ln37_fu_660_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln27_3_fu_471_p2 = (or_ln27_3_fu_465_p2 & grp_fu_242_p2);

assign and_ln27_4_fu_529_p2 = (icmp_ln27_14_fu_524_p2 & and_ln90_1_fu_518_p2);

assign and_ln27_fu_336_p2 = (or_ln27_fu_330_p2 & grp_fu_242_p2);

assign and_ln32_11_fu_430_p2 = (or_ln32_7_fu_424_p2 & grp_fu_242_p2);

assign and_ln32_12_fu_512_p2 = (or_ln32_8_fu_506_p2 & grp_fu_247_p2);

assign and_ln32_13_fu_570_p2 = (or_ln32_9_fu_564_p2 & grp_fu_252_p2);

assign and_ln32_fu_383_p2 = (or_ln32_fu_377_p2 & grp_fu_242_p2);

assign and_ln37_fu_660_p2 = (or_ln37_fu_654_p2 & grp_fu_242_p2);

assign and_ln40_fu_701_p2 = (or_ln40_fu_695_p2 & grp_fu_242_p2);

assign and_ln48_fu_747_p2 = (or_ln48_fu_741_p2 & grp_fu_242_p2);

assign and_ln90_1_fu_518_p2 = (and_ln32_12_fu_512_p2 & and_ln27_3_fu_471_p2);

assign and_ln90_fu_576_p2 = (and_ln32_13_fu_570_p2 & and_ln27_4_fu_529_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_290 = ((((~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | (~(diff_p_reg_933 == 32'd2) & ~(diff_p_reg_933 == 32'd1) & (1'd1 == and_ln40_reg_1018) & (1'd1 == and_ln37_reg_1014) & (icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd0) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929)));
end

always @ (*) begin
    ap_condition_299 = (((((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln32_reg_916) & (1'd0 == and_ln90_reg_929)) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929) & (1'd0 == and_ln32_11_reg_925))) | ((tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln27_reg_907) & (1'd0 == and_ln90_reg_929))) | ((icmp_ln27_reg_898 == 1'd0) & (tmp_1_reg_945 == 1'd1) & (icmp_ln99_reg_941 == 1'd0) & (icmp_ln96_reg_937 == 1'd0) & (1'd0 == and_ln90_reg_929)));
end

assign bitcast_ln27_2_fu_436_p1 = p_read8;

assign bitcast_ln27_fu_295_p1 = grp_fu_257_p4;

assign bitcast_ln32_6_fu_389_p1 = grp_fu_276_p4;

assign bitcast_ln32_7_fu_477_p1 = p_read9;

assign bitcast_ln32_8_fu_535_p1 = p_read10;

assign bitcast_ln32_fu_342_p1 = grp_fu_267_p4;

assign bitcast_ln37_fu_625_p1 = add17_i1_reg_987;

assign bitcast_ln40_fu_666_p1 = add22_i1_reg_995;

assign bitcast_ln48_fu_712_p1 = add27_i1_reg_1004;

assign bitcast_ln61_1_fu_615_p1 = grp_fu_276_p4;

assign bitcast_ln61_fu_611_p1 = grp_fu_267_p4;

assign bitcast_ln66_fu_806_p1 = grp_fu_267_p4;

assign bitcast_ln74_fu_606_p1 = grp_fu_257_p4;

assign bitcast_ln91_1_fu_826_p1 = grp_fu_267_p4;

assign bitcast_ln91_2_fu_830_p1 = grp_fu_276_p4;

assign bitcast_ln91_fu_822_p1 = grp_fu_257_p4;

assign bitcast_ln97_1_fu_814_p1 = grp_fu_267_p4;

assign bitcast_ln97_2_fu_818_p1 = grp_fu_276_p4;

assign bitcast_ln97_fu_810_p1 = grp_fu_257_p4;

assign c_p_4_fu_753_p2 = ($signed(c_p_reg_886) + $signed(32'd4294967294));

assign c_p_5_fu_707_p2 = ($signed(c_p_reg_886) + $signed(32'd4294967295));

assign c_p_fu_285_p1 = p_read14[31:0];

assign diff_p_fu_582_p2 = (c_p_reg_886 - b_p_read);

assign grp_fu_257_p4 = {{p_read14[63:32]}};

assign grp_fu_267_p4 = {{p_read14[95:64]}};

assign grp_fu_276_p4 = {{p_read14[127:96]}};

assign icmp_ln27_10_fu_318_p2 = ((tmp_fu_300_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln27_11_fu_324_p2 = ((trunc_ln27_1_fu_309_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_12_fu_453_p2 = ((tmp_34_fu_439_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln27_13_fu_459_p2 = ((trunc_ln27_2_fu_449_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_14_fu_524_p2 = ((b_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_289_p2 = ((c_p_fu_285_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_14_fu_371_p2 = ((trunc_ln32_s_fu_356_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_15_fu_412_p2 = ((tmp_32_fu_394_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln32_16_fu_418_p2 = ((trunc_ln32_4_fu_403_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_17_fu_494_p2 = ((tmp_36_fu_480_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln32_18_fu_500_p2 = ((trunc_ln32_fu_490_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_19_fu_552_p2 = ((tmp_38_fu_538_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln32_20_fu_558_p2 = ((trunc_ln32_1_fu_548_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_365_p2 = ((tmp_30_fu_347_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln37_2_fu_648_p2 = ((trunc_ln37_fu_638_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_642_p2 = ((tmp_40_fu_628_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln40_2_fu_689_p2 = ((trunc_ln40_fu_679_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_683_p2 = ((tmp_42_fu_669_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln48_2_fu_735_p2 = ((trunc_ln48_fu_725_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_729_p2 = ((tmp_44_fu_715_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_619_p2 = ((diff_p_fu_582_p2 == 32'd4294967294) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_586_p2 = (($signed(diff_p_fu_582_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_592_p2 = (($signed(diff_p_fu_582_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign or_ln27_3_fu_465_p2 = (icmp_ln27_13_fu_459_p2 | icmp_ln27_12_fu_453_p2);

assign or_ln27_fu_330_p2 = (icmp_ln27_11_fu_324_p2 | icmp_ln27_10_fu_318_p2);

assign or_ln32_7_fu_424_p2 = (icmp_ln32_16_fu_418_p2 | icmp_ln32_15_fu_412_p2);

assign or_ln32_8_fu_506_p2 = (icmp_ln32_18_fu_500_p2 | icmp_ln32_17_fu_494_p2);

assign or_ln32_9_fu_564_p2 = (icmp_ln32_20_fu_558_p2 | icmp_ln32_19_fu_552_p2);

assign or_ln32_fu_377_p2 = (icmp_ln32_fu_365_p2 | icmp_ln32_14_fu_371_p2);

assign or_ln37_fu_654_p2 = (icmp_ln37_fu_642_p2 | icmp_ln37_2_fu_648_p2);

assign or_ln40_fu_695_p2 = (icmp_ln40_fu_683_p2 | icmp_ln40_2_fu_689_p2);

assign or_ln48_fu_741_p2 = (icmp_ln48_fu_729_p2 | icmp_ln48_2_fu_735_p2);

assign select_ln48_3_fu_765_p3 = ((and_ln48_fu_747_p2[0:0] == 1'b1) ? add27_i1_reg_1004 : 32'd0);

assign select_ln48_4_fu_773_p3 = ((and_ln48_fu_747_p2[0:0] == 1'b1) ? 32'd0 : c_p_4_fu_753_p2);

assign select_ln48_fu_758_p3 = ((and_ln48_fu_747_p2[0:0] == 1'b1) ? add17_i1_reg_987 : add27_i1_reg_1004);

assign tmp_1_fu_598_p3 = diff_p_fu_582_p2[32'd31];

assign tmp_30_fu_347_p4 = {{p_read14[94:87]}};

assign tmp_32_fu_394_p4 = {{p_read14[126:119]}};

assign tmp_34_fu_439_p4 = {{bitcast_ln27_2_fu_436_p1[30:23]}};

assign tmp_36_fu_480_p4 = {{bitcast_ln32_7_fu_477_p1[30:23]}};

assign tmp_38_fu_538_p4 = {{bitcast_ln32_8_fu_535_p1[30:23]}};

assign tmp_40_fu_628_p4 = {{bitcast_ln37_fu_625_p1[30:23]}};

assign tmp_42_fu_669_p4 = {{bitcast_ln40_fu_666_p1[30:23]}};

assign tmp_44_fu_715_p4 = {{bitcast_ln48_fu_712_p1[30:23]}};

assign tmp_fu_300_p4 = {{p_read14[62:55]}};

assign trunc_ln27_1_fu_309_p4 = {{p_read14[54:32]}};

assign trunc_ln27_2_fu_449_p1 = bitcast_ln27_2_fu_436_p1[22:0];

assign trunc_ln32_1_fu_548_p1 = bitcast_ln32_8_fu_535_p1[22:0];

assign trunc_ln32_4_fu_403_p4 = {{p_read14[118:96]}};

assign trunc_ln32_fu_490_p1 = bitcast_ln32_7_fu_477_p1[22:0];

assign trunc_ln32_s_fu_356_p4 = {{p_read14[86:64]}};

assign trunc_ln37_fu_638_p1 = bitcast_ln37_fu_625_p1[22:0];

assign trunc_ln40_fu_679_p1 = bitcast_ln40_fu_666_p1[22:0];

assign trunc_ln48_fu_725_p1 = bitcast_ln48_fu_712_p1[22:0];

endmodule //ban_interface_operator_3
