{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 14 23:30:22 2022 " "Info: Processing started: Mon Mar 14 23:30:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pll_test -c pll_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pll_test -c pll_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll20:inst\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"pll20:inst\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll20:inst\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"pll20:inst\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll20:inst\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"pll20:inst\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iCLK_50 " "Info: No valid register-to-register data paths exist for clock \"iCLK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 t1 pll20:inst\|altpll:altpll_component\|_clk1 8.345 ns clock " "Info: tco from clock \"iCLK_50\" to destination pin \"t1\" through clock \"pll20:inst\|altpll:altpll_component\|_clk1\" is 8.345 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 pll20:inst\|altpll:altpll_component\|_clk1 2.382 ns + " "Info: + Offset between input clock \"iCLK_50\" and output clock \"pll20:inst\|altpll:altpll_component\|_clk1\" is 2.382 ns" {  } { { "pll_test.bdf" "" { Schematic "D:/Documents/Thesis/kx9016_code/test_ok/PLL_test/pll_test.bdf" { { 240 624 792 256 "iCLK_50" "" } } } } { "altpll.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.963 ns + Longest clock pin " "Info: + Longest clock to pin delay is 5.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll20:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'pll20:inst\|altpll:altpll_component\|_clk1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll20:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns pll20:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G14 1 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G14; Fanout = 1; COMB Node = 'pll20:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.025 ns" { pll20:inst|altpll:altpll_component|_clk1 pll20:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/programfile/quartusii/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.599 ns) + CELL(0.275 ns) 2.899 ns inst5 3 COMB LCCOMB_X94_Y2_N0 1 " "Info: 3: + IC(1.599 ns) + CELL(0.275 ns) = 2.899 ns; Loc. = LCCOMB_X94_Y2_N0; Fanout = 1; COMB Node = 'inst5'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "1.874 ns" { pll20:inst|altpll:altpll_component|_clk1~clkctrl inst5 } "NODE_NAME" } } { "pll_test.bdf" "" { Schematic "D:/Documents/Thesis/kx9016_code/test_ok/PLL_test/pll_test.bdf" { { 176 1392 1456 224 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(2.612 ns) 5.963 ns t1 4 PIN PIN_AC23 0 " "Info: 4: + IC(0.452 ns) + CELL(2.612 ns) = 5.963 ns; Loc. = PIN_AC23; Fanout = 0; PIN Node = 't1'" {  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "3.064 ns" { inst5 t1 } "NODE_NAME" } } { "pll_test.bdf" "" { Schematic "D:/Documents/Thesis/kx9016_code/test_ok/PLL_test/pll_test.bdf" { { 192 1480 1656 208 "t1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.887 ns ( 48.42 % ) " "Info: Total cell delay = 2.887 ns ( 48.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.076 ns ( 51.58 % ) " "Info: Total interconnect delay = 3.076 ns ( 51.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.963 ns" { pll20:inst|altpll:altpll_component|_clk1 pll20:inst|altpll:altpll_component|_clk1~clkctrl inst5 t1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.963 ns" { pll20:inst|altpll:altpll_component|_clk1 {} pll20:inst|altpll:altpll_component|_clk1~clkctrl {} inst5 {} t1 {} } { 0.000ns 1.025ns 1.599ns 0.452ns } { 0.000ns 0.000ns 0.275ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "5.963 ns" { pll20:inst|altpll:altpll_component|_clk1 pll20:inst|altpll:altpll_component|_clk1~clkctrl inst5 t1 } "NODE_NAME" } } { "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfile/quartusii/quartus/bin64/Technology_Viewer.qrui" "5.963 ns" { pll20:inst|altpll:altpll_component|_clk1 {} pll20:inst|altpll:altpll_component|_clk1~clkctrl {} inst5 {} t1 {} } { 0.000ns 1.025ns 1.599ns 0.452ns } { 0.000ns 0.000ns 0.275ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4370 " "Info: Peak virtual memory: 4370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 14 23:30:22 2022 " "Info: Processing ended: Mon Mar 14 23:30:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
