`timescale 1ns / 1ps

module clk_div(
    input clk_in,
    input rst_n,
    output reg clk_div
);

parameter  CLK_DIV =  50000;
localparam SYS_CLK =  50_000_000;
localparam CNT = SYS_CLK/CLK_DIV;
localparam CNT_HALF = CNT/2;

//reg define
reg [25:0] cnt;

//cnt
always @(posedge clk_in or negedge rst_n) begin
    if (!rst_n) begin
        cnt <= 'd0;   
    end
    else if (cnt == CNT) begin
        cnt <= 'd0;
    end
    else begin
        cnt <= cnt + 1'b1;
    end
end

//div
always @(posedge clk_in or negedge rst_n) begin
    if(!rst_n) begin
        clk_div <= 1'b0;
    end
    else if (cnt  < CNT_HALF) begin
        clk_div <= 1'b1;
    end
    else begin
        clk_div <= 1'b0;
    end
end

endmodule
