#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May 17 13:57:41 2022
# Process ID: 24716
# Current directory: D:/Vivado/MyProject/CPU_sim_s
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30264 D:\Vivado\MyProject\CPU_sim_s\CPU_sim.xpr
# Log file: D:/Vivado/MyProject/CPU_sim_s/vivado.log
# Journal file: D:/Vivado/MyProject/CPU_sim_s\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/MyProject/CPU_sim_s/CPU_sim.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.039 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_test2.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/rom_cm.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/rom_cm.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_mpy.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
"xelab -wto 10edb80dd01046bdaaeb3cc799c50702 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 10edb80dd01046bdaaeb3cc799c50702 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ROM_cu.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_cpu_top.u_ram.u_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_cpu_top.u_CU.u_ROM_cu.u_rom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1198.680 ; gain = 19.035
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/cpu_tb/u_cpu_top/count1}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
run all
$stop called at time : 3020 ns : File "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sim_1/new/cpu_tb.v" Line 53
run all
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/MyProject/CPU_sim_s/ram_mpy.coe' provided. It will be converted relative to IP Instance files '../../../../ram_mpy.coe'
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim_s/ram_mpy.coe}] [get_ips ram_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/MyProject/CPU_sim_s/ram_mpy.coe' provided. It will be converted relative to IP Instance files '../../../../ram_mpy.coe'
generate_target all [get_files  D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_mem'...
catch { config_ip_cache -export [get_ips -all ram_mem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_mem, cache-ID = 2330f2ca62c98a5f; cache size = 10.404 MB.
export_ip_user_files -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci'
export_simulation -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.680 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_mpy.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/rom_cm.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/rom_cm.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_test2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/rom_cm/sim/rom_cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/sim/ram_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/CAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ROM_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ram.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
"xelab -wto 10edb80dd01046bdaaeb3cc799c50702 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 10edb80dd01046bdaaeb3cc799c50702 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ROM_cu.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ila_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_mem
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.CAR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_cm
Compiling module xil_defaultlib.ROM_cu
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 17 14:14:31 2022. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 17 14:14:31 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1198.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_cpu_top.u_ram.u_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_cpu_top.u_CU.u_ROM_cu.u_rom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1198.680 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/cpu_tb/u_cpu_top/clk_div}} {{/cpu_tb/u_cpu_top/count1}} {{/cpu_tb/u_cpu_top/flag}} {{/cpu_tb/u_cpu_top/MAR_out}} {{/cpu_tb/u_cpu_top/ACC_out}} {{/cpu_tb/u_cpu_top/memory_out}} {{/cpu_tb/u_cpu_top/MBR_out}} {{/cpu_tb/u_cpu_top/PC_out}} {{/cpu_tb/u_cpu_top/IR_out}} {{/cpu_tb/u_cpu_top/BR_out}} {{/cpu_tb/u_cpu_top/ALU_out}} {{/cpu_tb/u_cpu_top/MR}} {{/cpu_tb/u_cpu_top/CU_out}} 
run all
$stop called at time : 3020 ns : File "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sim_1/new/cpu_tb.v" Line 53
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/MyProject/CPU_sim_s/ram.coe' provided. It will be converted relative to IP Instance files '../../../../ram.coe'
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim_s/ram.coe}] [get_ips ram_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/MyProject/CPU_sim_s/ram.coe' provided. It will be converted relative to IP Instance files '../../../../ram.coe'
generate_target all [get_files  D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_mem'...
catch { config_ip_cache -export [get_ips -all ram_mem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP ram_mem, cache-ID = 5244c0a0206df881; cache size = 10.404 MB.
export_ip_user_files -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci'
export_simulation -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/rom_cm.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/rom_cm.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_test2.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_mpy.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/rom_cm/sim/rom_cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/sim/ram_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/CAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ROM_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ram.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
"xelab -wto 10edb80dd01046bdaaeb3cc799c50702 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 10edb80dd01046bdaaeb3cc799c50702 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ROM_cu.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ila_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_mem
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.CAR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_cm
Compiling module xil_defaultlib.ROM_cu
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.680 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_cpu_top.u_ram.u_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_cpu_top.u_CU.u_ROM_cu.u_rom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1198.680 ; gain = 0.000
run all
$stop called at time : 3020 ns : File "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sim_1/new/cpu_tb.v" Line 53
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/MyProject/CPU_sim_s/ram.coe' provided. It will be converted relative to IP Instance files '../../../../ram.coe'
set_property -dict [list CONFIG.Coe_File {D:/Vivado/MyProject/CPU_sim_s/ram.coe}] [get_ips ram_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Vivado/MyProject/CPU_sim_s/ram.coe' provided. It will be converted relative to IP Instance files '../../../../ram.coe'
generate_target all [get_files  D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram_mem'...
catch { config_ip_cache -export [get_ips -all ram_mem] }
export_ip_user_files -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci]
launch_runs ram_mem_synth_1 -jobs 7
[Tue May 17 14:22:51 2022] Launched ram_mem_synth_1...
Run output will be captured here: D:/Vivado/MyProject/CPU_sim_s/CPU_sim.runs/ram_mem_synth_1/runme.log
export_simulation -of_objects [get_files D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/ram_mem.xci] -directory D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files -ipstatic_source_dir D:/Vivado/MyProject/CPU_sim_s/CPU_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/modelsim} {questa=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/questa} {riviera=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/riviera} {activehdl=D:/Vivado/MyProject/CPU_sim_s/CPU_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_mem.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/rom_cm.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/rom_cm.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_test2.coe'
INFO: [SIM-utils-43] Exported 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim/ram_mpy.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/rom_cm/sim/rom_cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_cm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ram_mem/sim/ram_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/CAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ROM_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ram.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/MyProject/CPU_sim_s/CPU_sim.sim/sim_1/behav/xsim'
"xelab -wto 10edb80dd01046bdaaeb3cc799c50702 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Xilinx/Vivado2020/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 10edb80dd01046bdaaeb3cc799c50702 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sources_1/new/ROM_cu.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ila_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ram_mem
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.CAR
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.rom_cm
Compiling module xil_defaultlib.ROM_cu
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.680 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1198.680 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_cpu_top.u_ram.u_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module cpu_tb.u_cpu_top.u_CU.u_ROM_cu.u_rom.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1198.680 ; gain = 0.000
run all
$stop called at time : 3020 ns : File "D:/Vivado/MyProject/CPU_sim_s/CPU_sim.srcs/sim_1/new/cpu_tb.v" Line 53
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 17 14:47:40 2022...
