Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Oct  5 15:22:55 2017
| Host         : lut4431 running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: slaves/slavevfat3/dsersync/FSM_sequential_state_p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slaves/slavevfat3/dsersync/FSM_sequential_state_p_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slaves/slavevfat3/dsersync/FSM_sequential_state_p_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slaves/slavevfat3/ftx/FCC_cnt_p_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slaves/slavevfat3/ftx/dv_int_p_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slaves/slavevfat3/ftx/state_p_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slaves/slavevfat3/ftx/state_p_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.054    -5979.930                    680                30757       -1.447      -13.415                     11                30689        0.264        0.000                       0                 11603  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
clocks/clk_wiz/inst/clk_in1                                              {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                     {0.000 12.500}       25.000          40.000          
  clk_out2_clk_wiz_0                                                     {0.000 1.563}        3.125           320.000         
  clkfbout_clk_wiz_0                                                     {0.000 12.500}       25.000          40.000          
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
gmii_rx_clk                                                              {0.000 4.000}        8.000           125.000         
sysclk_p                                                                 {0.000 2.500}        5.000           200.000         
  CLKFBIN                                                                {0.000 2.500}        5.000           200.000         
  I                                                                      {0.000 4.000}        8.000           125.000         
  clk_ipb_i                                                              {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clocks/clk_wiz/inst/clk_in1                                                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                          14.081        0.000                      0                15961        0.072        0.000                      0                15961       11.732        0.000                       0                  6819  
  clk_out2_clk_wiz_0                                                                                                                                                                                                       1.717        0.000                       0                     5  
  clkfbout_clk_wiz_0                                                                                                                                                                                                      23.592        0.000                       0                     3  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.514        0.000                      0                  697        0.070        0.000                      0                  697       15.732        0.000                       0                   387  
gmii_rx_clk                                                                    4.996        0.000                      0                  724        0.075        0.000                      0                  724        3.232        0.000                       0                   368  
sysclk_p                                                                       3.594        0.000                      0                   22        0.127        0.000                      0                   22        0.264        0.000                       0                    26  
  CLKFBIN                                                                                                                                                                                                                  3.929        0.000                       0                     2  
  I                                                                           -0.416       -0.770                      3                 6404        0.069        0.000                      0                 6404        3.358        0.000                       0                  2774  
  clk_ipb_i                                                                   17.604        0.000                      0                 6218        0.090        0.000                      0                 6218       15.600        0.000                       0                  1218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_ipb_i           clk_out1_clk_wiz_0      -12.054    -5593.789                    603                  637        2.810        0.000                      0                  603  
I                   gmii_rx_clk              -0.381       -0.381                      1                    5        2.650        0.000                      0                    5  
gmii_rx_clk         I                         1.762        0.000                      0                   14       -1.447      -12.144                     10                   14  
clk_ipb_i           I                         4.247        0.000                      0                    4        0.154        0.000                      0                    4  
clk_out1_clk_wiz_0  clk_ipb_i                -6.337     -384.991                     73                  107        0.532        0.000                      0                   73  
I                   clk_ipb_i                 5.612        0.000                      0                   11        0.146        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        I                                                                        I                                                                              6.152        0.000                      0                   33        0.289        0.000                      0                   33  
**async_default**                                                        gmii_rx_clk                                                              I                                                                              5.779        0.000                      0                    1       -1.271       -1.271                      1                    1  
**async_default**                                                        clk_ipb_i                                                                clk_ipb_i                                                                     29.857        0.000                      0                   13        0.336        0.000                      0                   13  
**async_default**                                                        clk_out1_clk_wiz_0                                                       clk_out1_clk_wiz_0                                                            22.383        0.000                      0                  110        0.280        0.000                      0                  110  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.685        0.000                      0                  100        0.255        0.000                      0                  100  
**async_default**                                                        I                                                                        gmii_rx_clk                                                                    0.064        0.000                      0                    2        2.798        0.000                      0                    2  
**async_default**                                                        gmii_rx_clk                                                              gmii_rx_clk                                                                    2.499        0.000                      0                   34        0.280        0.000                      0                   34  
**async_default**                                                        sysclk_p                                                                 sysclk_p                                                                       2.990        0.000                      0                   17        0.741        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clocks/clk_wiz/inst/clk_in1
  To Clock:  clocks/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clocks/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.081ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.019ns  (logic 2.289ns (22.847%)  route 7.730ns (77.153%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 26.121 - 25.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.581     1.581    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.381 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.535     5.915    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_86[3]
    SLICE_X53Y255        LUT6 (Prop_lut6_I5_O)        0.043     5.958 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.958    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X53Y255        MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.096     7.161    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X78Y246        LUT6 (Prop_lut6_I0_O)        0.124     7.285 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=5, routed)           0.948     8.233    slaves/slavevfat3/ftx/fifo_d[12]
    SLICE_X75Y227        LUT4 (Prop_lut4_I3_O)        0.043     8.276 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.515    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.558 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.100    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.143 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.371    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.414 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.398     9.812    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X73Y241        LUT6 (Prop_lut6_I3_O)        0.043     9.855 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__30/O
                         net (fo=3, routed)           1.744    11.599    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y30         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.121    26.121    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y30         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    26.121    
                         clock uncertainty           -0.113    26.008    
    RAMB36_X2Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    25.680    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.680    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 14.081    

Slack (MET) :             14.101ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 2.332ns (23.339%)  route 7.660ns (76.661%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 26.114 - 25.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.581     1.581    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.381 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.535     5.915    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_86[3]
    SLICE_X53Y255        LUT6 (Prop_lut6_I5_O)        0.043     5.958 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.958    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X53Y255        MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.096     7.161    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X78Y246        LUT6 (Prop_lut6_I0_O)        0.124     7.285 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=5, routed)           0.948     8.233    slaves/slavevfat3/ftx/fifo_d[12]
    SLICE_X75Y227        LUT4 (Prop_lut4_I3_O)        0.043     8.276 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.515    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.558 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.100    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.143 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.371    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.414 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.152     9.565    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X72Y241        LUT2 (Prop_lut2_I1_O)        0.043     9.608 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2/O
                         net (fo=11, routed)          0.442    10.050    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/ENB
    SLICE_X60Y241        LUT3 (Prop_lut3_I2_O)        0.043    10.093 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           1.479    11.572    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_2
    RAMB36_X2Y33         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.114    26.114    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y33         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    26.114    
                         clock uncertainty           -0.113    26.001    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    25.673    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.673    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                 14.101    

Slack (MET) :             14.121ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.978ns  (logic 2.289ns (22.941%)  route 7.689ns (77.059%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.120ns = ( 26.120 - 25.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.581     1.581    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.381 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.535     5.915    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_86[3]
    SLICE_X53Y255        LUT6 (Prop_lut6_I5_O)        0.043     5.958 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.958    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X53Y255        MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.096     7.161    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X78Y246        LUT6 (Prop_lut6_I0_O)        0.124     7.285 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=5, routed)           0.948     8.233    slaves/slavevfat3/ftx/fifo_d[12]
    SLICE_X75Y227        LUT4 (Prop_lut4_I3_O)        0.043     8.276 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.515    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.558 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.100    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.143 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.371    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.414 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.672    10.086    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X55Y240        LUT6 (Prop_lut6_I5_O)        0.043    10.129 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=3, routed)           1.430    11.558    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y31         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.120    26.120    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y31         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    26.120    
                         clock uncertainty           -0.113    26.007    
    RAMB36_X2Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    25.679    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.679    
                         arrival time                         -11.558    
  -------------------------------------------------------------------
                         slack                                 14.121    

Slack (MET) :             14.160ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.945ns  (logic 2.332ns (23.449%)  route 7.613ns (76.551%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.127ns = ( 26.127 - 25.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.581     1.581    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.381 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.535     5.915    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_86[3]
    SLICE_X53Y255        LUT6 (Prop_lut6_I5_O)        0.043     5.958 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.958    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X53Y255        MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.096     7.161    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X78Y246        LUT6 (Prop_lut6_I0_O)        0.124     7.285 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=5, routed)           0.948     8.233    slaves/slavevfat3/ftx/fifo_d[12]
    SLICE_X75Y227        LUT4 (Prop_lut4_I3_O)        0.043     8.276 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.515    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.558 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.100    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.143 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.371    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.414 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.148     9.562    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X72Y241        LUT2 (Prop_lut2_I1_O)        0.043     9.605 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=11, routed)          1.571    11.176    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/gc0.count_d1_reg[16]
    SLICE_X104Y175       LUT3 (Prop_lut3_I2_O)        0.043    11.219 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.306    11.526    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_9
    RAMB36_X3Y35         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.127    26.127    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y35         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    26.127    
                         clock uncertainty           -0.113    26.014    
    RAMB36_X3Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    25.686    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.686    
                         arrival time                         -11.526    
  -------------------------------------------------------------------
                         slack                                 14.160    

Slack (MET) :             14.162ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 2.332ns (23.301%)  route 7.676ns (76.699%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 26.179 - 25.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.581     1.581    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.381 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.535     5.915    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_86[3]
    SLICE_X53Y255        LUT6 (Prop_lut6_I5_O)        0.043     5.958 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.958    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X53Y255        MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.096     7.161    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X78Y246        LUT6 (Prop_lut6_I0_O)        0.124     7.285 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=5, routed)           0.948     8.233    slaves/slavevfat3/ftx/fifo_d[12]
    SLICE_X75Y227        LUT4 (Prop_lut4_I3_O)        0.043     8.276 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.515    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.558 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.100    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.143 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.371    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.414 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.148     9.562    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X72Y241        LUT2 (Prop_lut2_I1_O)        0.043     9.605 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=11, routed)          1.289    10.894    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/gc0.count_d1_reg[16]
    SLICE_X119Y205       LUT3 (Prop_lut3_I2_O)        0.043    10.937 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.652    11.589    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_10
    RAMB36_X5Y41         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.179    26.179    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y41         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.013    26.192    
                         clock uncertainty           -0.113    26.079    
    RAMB36_X5Y41         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    25.751    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.751    
                         arrival time                         -11.589    
  -------------------------------------------------------------------
                         slack                                 14.162    

Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 2.332ns (23.450%)  route 7.612ns (76.550%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.137ns = ( 26.137 - 25.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.581     1.581    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.381 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.535     5.915    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_86[3]
    SLICE_X53Y255        LUT6 (Prop_lut6_I5_O)        0.043     5.958 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.958    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X53Y255        MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.096     7.161    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X78Y246        LUT6 (Prop_lut6_I0_O)        0.124     7.285 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=5, routed)           0.948     8.233    slaves/slavevfat3/ftx/fifo_d[12]
    SLICE_X75Y227        LUT4 (Prop_lut4_I3_O)        0.043     8.276 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.515    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.558 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.100    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.143 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.371    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.414 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.148     9.562    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X72Y241        LUT2 (Prop_lut2_I1_O)        0.043     9.605 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=11, routed)          0.665    10.270    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/gc0.count_d1_reg[16]
    SLICE_X104Y241       LUT3 (Prop_lut3_I2_O)        0.043    10.313 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           1.212    11.525    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_12
    RAMB36_X3Y37         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.137    26.137    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y37         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    26.137    
                         clock uncertainty           -0.113    26.024    
    RAMB36_X3Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    25.696    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[99].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.696    
                         arrival time                         -11.525    
  -------------------------------------------------------------------
                         slack                                 14.171    

Slack (MET) :             14.237ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.933ns  (logic 2.332ns (23.477%)  route 7.601ns (76.523%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 26.192 - 25.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.581     1.581    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.381 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.535     5.915    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_86[3]
    SLICE_X53Y255        LUT6 (Prop_lut6_I5_O)        0.043     5.958 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.958    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X53Y255        MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.096     7.161    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X78Y246        LUT6 (Prop_lut6_I0_O)        0.124     7.285 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=5, routed)           0.948     8.233    slaves/slavevfat3/ftx/fifo_d[12]
    SLICE_X75Y227        LUT4 (Prop_lut4_I3_O)        0.043     8.276 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.515    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.558 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.100    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.143 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.371    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.414 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.148     9.562    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X72Y241        LUT2 (Prop_lut2_I1_O)        0.043     9.605 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=11, routed)          1.372    10.977    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/gc0.count_d1_reg[16]
    SLICE_X117Y202       LUT3 (Prop_lut3_I2_O)        0.043    11.020 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.494    11.514    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_11
    RAMB36_X4Y39         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.192    26.192    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y39         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    26.192    
                         clock uncertainty           -0.113    26.079    
    RAMB36_X4Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    25.751    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.751    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                 14.237    

Slack (MET) :             14.245ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.202ns  (logic 2.284ns (22.388%)  route 7.918ns (77.612%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 26.373 - 25.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.559     1.559    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800     3.359 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.561     5.919    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_64[4]
    SLICE_X102Y235       LUT6 (Prop_lut6_I1_O)        0.043     5.962 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     5.962    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_12_n_0
    SLICE_X102Y235       MUXF7 (Prop_muxf7_I1_O)      0.103     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_4/O
                         net (fo=1, routed)           1.103     7.169    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0_i_4_n_0
    SLICE_X78Y245        LUT6 (Prop_lut6_I5_O)        0.123     7.292 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=5, routed)           0.859     8.150    slaves/slavevfat3/ftx/fifo_d[13]
    SLICE_X75Y227        LUT4 (Prop_lut4_I2_O)        0.043     8.193 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.433    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.476 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.017    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.060 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.288    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.331 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.763    10.094    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X98Y240        LUT6 (Prop_lut6_I4_O)        0.043    10.137 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=3, routed)           1.623    11.760    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X3Y64         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.373    26.373    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y64         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.073    26.446    
                         clock uncertainty           -0.113    26.333    
    RAMB36_X3Y64         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    26.005    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         26.005    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                 14.245    

Slack (MET) :             14.245ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.850ns  (logic 2.289ns (23.238%)  route 7.561ns (76.762%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.117ns = ( 26.117 - 25.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.581     1.581    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.381 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.535     5.915    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_86[3]
    SLICE_X53Y255        LUT6 (Prop_lut6_I5_O)        0.043     5.958 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.958    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X53Y255        MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.096     7.161    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X78Y246        LUT6 (Prop_lut6_I0_O)        0.124     7.285 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=5, routed)           0.948     8.233    slaves/slavevfat3/ftx/fifo_d[12]
    SLICE_X75Y227        LUT4 (Prop_lut4_I3_O)        0.043     8.276 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.515    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.558 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.100    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.143 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.371    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.414 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.549     9.963    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X60Y241        LUT6 (Prop_lut6_I5_O)        0.043    10.006 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__24/O
                         net (fo=3, routed)           1.425    11.431    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y32         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.117    26.117    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y32         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    26.117    
                         clock uncertainty           -0.113    26.004    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    25.676    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.676    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                 14.245    

Slack (MET) :             14.303ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.864ns  (logic 2.332ns (23.642%)  route 7.532ns (76.358%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.175ns = ( 26.175 - 25.000 ) 
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.581     1.581    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X3Y62         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y62         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.800     3.381 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.535     5.915    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_86[3]
    SLICE_X53Y255        LUT6 (Prop_lut6_I5_O)        0.043     5.958 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.958    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_5_n_0
    SLICE_X53Y255        MUXF7 (Prop_muxf7_I0_O)      0.107     6.065 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1/O
                         net (fo=1, routed)           1.096     7.161    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0_i_1_n_0
    SLICE_X78Y246        LUT6 (Prop_lut6_I0_O)        0.124     7.285 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=5, routed)           0.948     8.233    slaves/slavevfat3/ftx/fifo_d[12]
    SLICE_X75Y227        LUT4 (Prop_lut4_I3_O)        0.043     8.276 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_7/O
                         net (fo=2, routed)           0.240     8.515    slaves/slavevfat3/ftx/rd_en_INST_0_i_7_n_0
    SLICE_X75Y227        LUT6 (Prop_lut6_I4_O)        0.043     8.558 f  slaves/slavevfat3/ftx/rd_en_INST_0_i_3/O
                         net (fo=4, routed)           0.541     9.100    slaves/slavevfat3/ftx/rd_en_INST_0_i_3_n_0
    SLICE_X74Y241        LUT6 (Prop_lut6_I4_O)        0.043     9.143 r  slaves/slavevfat3/ftx/rd_en_INST_0/O
                         net (fo=7, routed)           0.228     9.371    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X72Y241        LUT3 (Prop_lut3_I2_O)        0.043     9.414 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/no_softecc_sel_reg.ce_pri.sel_pipe[4]_i_1/O
                         net (fo=41, routed)          0.148     9.562    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/tmp_ram_rd_en
    SLICE_X72Y241        LUT2 (Prop_lut2_I1_O)        0.043     9.605 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_i_2__0/O
                         net (fo=11, routed)          1.340    10.945    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/gc0.count_d1_reg[16]
    SLICE_X117Y208       LUT3 (Prop_lut3_I2_O)        0.043    10.988 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.456    11.444    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_8
    RAMB36_X4Y41         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.175    26.175    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y41         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.013    26.188    
                         clock uncertainty           -0.113    26.075    
    RAMB36_X4Y41         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    25.747    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         25.747    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                 14.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][94]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.107ns (42.503%)  route 0.145ns (57.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.557     0.557    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X106Y150       FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y150       FDRE (Prop_fdre_C_Q)         0.107     0.664 r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][94]/Q
                         net (fo=1, routed)           0.145     0.809    slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][106][20]
    RAMB36_X3Y30         RAMB36E1                                     r  slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.786     0.786    slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X3Y30         RAMB36E1                                     r  slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.618    
    RAMB36_X3Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.119     0.737    slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.571%)  route 0.150ns (58.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.557     0.557    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X106Y151       FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y151       FDRE (Prop_fdre_C_Q)         0.107     0.664 r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[8][85]/Q
                         net (fo=1, routed)           0.150     0.814    slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][106][12]
    RAMB36_X3Y30         RAMB36E1                                     r  slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.786     0.786    slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X3Y30         RAMB36E1                                     r  slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.618    
    RAMB36_X3Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.117     0.735    slaves/slavevfat3/chipscope/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.254%)  route 0.112ns (48.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.609     0.609    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X104Y149       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y149       FDRE (Prop_fdre_C_Q)         0.118     0.727 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1_reg/Q
                         net (fo=4, routed)           0.112     0.839    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1
    SLICE_X105Y151       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.757     0.757    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X105Y151       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                         clock pessimism             -0.008     0.749    
    SLICE_X105Y151       FDRE (Hold_fdre_C_CE)        0.010     0.759    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.544     0.544    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X59Y152        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y152        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.054     0.698    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg_n_0_[9]
    SLICE_X58Y152        LUT6 (Prop_lut6_I0_O)        0.028     0.726 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[8]_i_1__12/O
                         net (fo=1, routed)           0.000     0.726    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[8]_i_1__12_n_0
    SLICE_X58Y152        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.743     0.743    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X58Y152        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism             -0.188     0.555    
    SLICE_X58Y152        FDRE (Hold_fdre_C_D)         0.087     0.642    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.597     0.597    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X105Y127       FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y127       FDRE (Prop_fdre_C_Q)         0.100     0.697 r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.054     0.751    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg_n_0_[15]
    SLICE_X104Y127       LUT6 (Prop_lut6_I0_O)        0.028     0.779 r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[14]_i_1__4/O
                         net (fo=1, routed)           0.000     0.779    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow[14]_i_1__4_n_0
    SLICE_X104Y127       FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.815     0.815    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X104Y127       FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.207     0.608    
    SLICE_X104Y127       FDRE (Hold_fdre_C_D)         0.087     0.695    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.595     0.595    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X105Y124       FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDRE (Prop_fdre_C_Q)         0.100     0.695 r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.054     0.749    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg_n_0_[15]
    SLICE_X104Y124       LUT6 (Prop_lut6_I0_O)        0.028     0.777 r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[14]_i_1__5/O
                         net (fo=1, routed)           0.000     0.777    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow[14]_i_1__5_n_0
    SLICE_X104Y124       FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.812     0.812    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/s_dclk_o
    SLICE_X104Y124       FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.206     0.606    
    SLICE_X104Y124       FDRE (Hold_fdre_C_D)         0.087     0.693    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.596     0.596    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y148        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y148        FDRE (Prop_fdre_C_Q)         0.100     0.696 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test_reg[5]/Q
                         net (fo=1, routed)           0.055     0.751    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test[5]
    SLICE_X82Y148        LUT5 (Prop_lut5_I0_O)        0.028     0.779 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]_i_1/O
                         net (fo=1, routed)           0.000     0.779    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[5]
    SLICE_X82Y148        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.815     0.815    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X82Y148        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]/C
                         clock pessimism             -0.208     0.607    
    SLICE_X82Y148        FDRE (Hold_fdre_C_D)         0.087     0.694    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.147ns (38.928%)  route 0.231ns (61.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.592     0.592    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X74Y147        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y147        FDRE (Prop_fdre_C_Q)         0.118     0.710 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[15]/Q
                         net (fo=1, routed)           0.231     0.941    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[15]
    SLICE_X86Y147        LUT3 (Prop_lut3_I1_O)        0.029     0.970 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[15]_i_1/O
                         net (fo=1, routed)           0.000     0.970    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[15]
    SLICE_X86Y147        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.817     0.817    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X86Y147        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]/C
                         clock pessimism             -0.028     0.789    
    SLICE_X86Y147        FDRE (Hold_fdre_C_D)         0.096     0.885    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.251%)  route 0.095ns (48.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.590     0.590    slaves/slaveadc/chipscope1/U0/ila_core_inst/out
    SLICE_X60Y133        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.100     0.690 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[0][19]/Q
                         net (fo=1, routed)           0.095     0.785    slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg_n_0_[0][19]
    SLICE_X58Y133        SRL16E                                       r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.807     0.807    slaves/slaveadc/chipscope1/U0/ila_core_inst/out
    SLICE_X58Y133        SRL16E                                       r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl7/CLK
                         clock pessimism             -0.205     0.602    
    SLICE_X58Y133        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.696    slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][19]_srl7
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.196ns (56.843%)  route 0.149ns (43.157%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.545     0.545    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X86Y154        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y154        FDRE (Prop_fdre_C_Q)         0.118     0.663 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[12]/Q
                         net (fo=1, routed)           0.149     0.812    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/Q[11]
    SLICE_X79Y153        LUT5 (Prop_lut5_I1_O)        0.028     0.840 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3[12]_i_2/O
                         net (fo=1, routed)           0.000     0.840    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3[12]_i_2_n_0
    SLICE_X79Y153        MUXF7 (Prop_muxf7_I0_O)      0.050     0.890 r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.890    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/reg_stream_ffd_n_0
    SLICE_X79Y153        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.738     0.738    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X79Y153        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/C
                         clock pessimism             -0.008     0.730    
    SLICE_X79Y153        FDRE (Hold_fdre_C_D)         0.070     0.800    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X5Y57     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X5Y57     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X6Y27     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X6Y27     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X4Y55     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X4Y55     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X6Y26     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X6Y26     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         25.000      22.905     RAMB36_X4Y38     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         25.000      22.905     RAMB36_X4Y38     slaves/slaveadc/chipscope1/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         12.500      11.732     SLICE_X94Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         12.500      11.732     SLICE_X98Y152    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         3.125       1.717      BUFGCTRL_X0Y3    clocks/clk_wiz/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         3.125       2.054      MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     OSERDESE2/CLK       n/a            1.070         3.125       2.055      OLOGIC_X0Y86     slaves/slavevfat3/ser/inst/pins[0].oserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         3.125       2.055      ILOGIC_X0Y80     slaves/slavevfat3/des/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         3.125       2.055      ILOGIC_X0Y80     slaves/slavevfat3/des/inst/pins[0].iserdese2_master/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y6    clocks/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  clocks/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.414ns (10.415%)  route 3.561ns (89.585%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT4 (Prop_lut4_I1_O)        0.043     7.806 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.434     8.240    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y145        LUT6 (Prop_lut6_I5_O)        0.043     8.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.290     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.271    36.936    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.490    37.426    
                         clock uncertainty           -0.035    37.390    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    37.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 28.514    

Slack (MET) :             28.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.414ns (10.415%)  route 3.561ns (89.585%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT4 (Prop_lut4_I1_O)        0.043     7.806 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.434     8.240    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y145        LUT6 (Prop_lut6_I5_O)        0.043     8.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.290     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.271    36.936    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.490    37.426    
                         clock uncertainty           -0.035    37.390    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    37.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 28.514    

Slack (MET) :             28.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.414ns (10.415%)  route 3.561ns (89.585%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT4 (Prop_lut4_I1_O)        0.043     7.806 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.434     8.240    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y145        LUT6 (Prop_lut6_I5_O)        0.043     8.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.290     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.271    36.936    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.490    37.426    
                         clock uncertainty           -0.035    37.390    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    37.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 28.514    

Slack (MET) :             28.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.414ns (10.415%)  route 3.561ns (89.585%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT4 (Prop_lut4_I1_O)        0.043     7.806 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.434     8.240    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y145        LUT6 (Prop_lut6_I5_O)        0.043     8.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.290     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.271    36.936    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.490    37.426    
                         clock uncertainty           -0.035    37.390    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    37.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 28.514    

Slack (MET) :             28.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.414ns (10.415%)  route 3.561ns (89.585%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT4 (Prop_lut4_I1_O)        0.043     7.806 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.434     8.240    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y145        LUT6 (Prop_lut6_I5_O)        0.043     8.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.290     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.271    36.936    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.490    37.426    
                         clock uncertainty           -0.035    37.390    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    37.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 28.514    

Slack (MET) :             28.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.414ns (10.415%)  route 3.561ns (89.585%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.936ns = ( 36.936 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT4 (Prop_lut4_I1_O)        0.043     7.806 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.434     8.240    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y145        LUT6 (Prop_lut6_I5_O)        0.043     8.283 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.290     8.573    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.271    36.936    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X89Y143        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.490    37.426    
                         clock uncertainty           -0.035    37.390    
    SLICE_X89Y143        FDRE (Setup_fdre_C_R)       -0.304    37.086    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         37.086    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 28.514    

Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.377ns (10.706%)  route 3.145ns (89.294%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 36.939 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.049     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.307     8.119    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X93Y145        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.274    36.939    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X93Y145        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.490    37.429    
                         clock uncertainty           -0.035    37.393    
    SLICE_X93Y145        FDRE (Setup_fdre_C_R)       -0.397    36.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 28.877    

Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.377ns (10.706%)  route 3.145ns (89.294%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 36.939 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.049     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.307     8.119    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X93Y145        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.274    36.939    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X93Y145        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.490    37.429    
                         clock uncertainty           -0.035    37.393    
    SLICE_X93Y145        FDRE (Setup_fdre_C_R)       -0.397    36.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 28.877    

Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.377ns (10.706%)  route 3.145ns (89.294%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 36.939 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.049     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.307     8.119    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X93Y145        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.274    36.939    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X93Y145        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.490    37.429    
                         clock uncertainty           -0.035    37.393    
    SLICE_X93Y145        FDRE (Setup_fdre_C_R)       -0.397    36.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 28.877    

Slack (MET) :             28.877ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.377ns (10.706%)  route 3.145ns (89.294%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.939ns = ( 36.939 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.227     6.029    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT5 (Prop_lut5_I1_O)        0.124     6.153 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.610     7.763    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X91Y145        LUT5 (Prop_lut5_I2_O)        0.049     7.812 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.307     8.119    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X93Y145        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.274    36.939    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X93Y145        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.490    37.429    
                         clock uncertainty           -0.035    37.393    
    SLICE_X93Y145        FDRE (Setup_fdre_C_R)       -0.397    36.996    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                 28.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.548     2.209    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X91Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y150        FDCE (Prop_fdce_C_Q)         0.100     2.309 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.096     2.405    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X90Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.747     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X90Y150        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.471     2.220    
    SLICE_X90Y150        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.335    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.548     2.209    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X91Y152        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y152        FDCE (Prop_fdce_C_Q)         0.091     2.300 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.095     2.395    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X90Y152        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.747     2.691    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X90Y152        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.471     2.220    
    SLICE_X90Y152        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.316    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.447%)  route 0.181ns (58.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.602     2.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X95Y149        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y149        FDRE (Prop_fdre_C_Q)         0.100     2.363 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=9, routed)           0.181     2.543    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X94Y150        LUT4 (Prop_lut4_I2_O)        0.028     2.571 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.571    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__1_n_0
    SLICE_X94Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.749     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X94Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -0.291     2.402    
    SLICE_X94Y150        FDRE (Hold_fdre_C_D)         0.087     2.489    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.729%)  route 0.152ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.602     2.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X95Y149        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y149        FDRE (Prop_fdre_C_Q)         0.100     2.363 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.152     2.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X99Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.751     2.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                         clock pessimism             -0.291     2.404    
    SLICE_X99Y150        FDRE (Hold_fdre_C_CE)        0.010     2.414    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.729%)  route 0.152ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.602     2.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X95Y149        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y149        FDRE (Prop_fdre_C_Q)         0.100     2.363 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.152     2.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X99Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.751     2.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                         clock pessimism             -0.291     2.404    
    SLICE_X99Y150        FDRE (Hold_fdre_C_CE)        0.010     2.414    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.729%)  route 0.152ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.602     2.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X95Y149        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y149        FDRE (Prop_fdre_C_Q)         0.100     2.363 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.152     2.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X99Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.751     2.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                         clock pessimism             -0.291     2.404    
    SLICE_X99Y150        FDRE (Hold_fdre_C_CE)        0.010     2.414    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.729%)  route 0.152ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.602     2.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X95Y149        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y149        FDRE (Prop_fdre_C_Q)         0.100     2.363 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.152     2.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X99Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.751     2.695    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X99Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                         clock pessimism             -0.291     2.404    
    SLICE_X99Y150        FDRE (Hold_fdre_C_CE)        0.010     2.414    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.609%)  route 0.181ns (64.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.602     2.263    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X95Y149        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y149        FDRE (Prop_fdre_C_Q)         0.100     2.363 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=9, routed)           0.181     2.543    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X95Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.749     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X95Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                         clock pessimism             -0.291     2.402    
    SLICE_X95Y150        FDRE (Hold_fdre_C_D)         0.041     2.443    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.789%)  route 0.073ns (36.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.550     2.211    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X95Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y150        FDRE (Prop_fdre_C_Q)         0.100     2.311 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/Q
                         net (fo=4, routed)           0.073     2.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en
    SLICE_X94Y150        LUT4 (Prop_lut4_I1_O)        0.028     2.411 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.411    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__1_n_0
    SLICE_X94Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.749     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X94Y150        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -0.471     2.222    
    SLICE_X94Y150        FDRE (Hold_fdre_C_D)         0.087     2.309    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X89Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDCE (Prop_fdce_C_Q)         0.100     2.308 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.363    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X89Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.746     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X89Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.482     2.208    
    SLICE_X89Y153        FDCE (Hold_fdce_C_D)         0.049     2.257    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y5   dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X95Y146   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X95Y146   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X100Y151  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X101Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X98Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X105Y152  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X104Y152  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X94Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X96Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X90Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.266ns (10.427%)  route 2.285ns (89.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.290 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.891     4.734    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y122         LUT4 (Prop_lut4_I3_O)        0.043     4.777 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.394     5.170    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X5Y121         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.512    10.290    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y121         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0/C
                         clock pessimism              0.215    10.505    
                         clock uncertainty           -0.035    10.470    
    SLICE_X5Y121         FDRE (Setup_fdre_C_R)       -0.304    10.166    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_0
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.266ns (10.427%)  route 2.285ns (89.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.290 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.891     4.734    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y122         LUT4 (Prop_lut4_I3_O)        0.043     4.777 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.394     5.170    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X5Y121         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.512    10.290    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y121         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1/C
                         clock pessimism              0.215    10.505    
                         clock uncertainty           -0.035    10.470    
    SLICE_X5Y121         FDRE (Setup_fdre_C_R)       -0.304    10.166    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_1
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.266ns (10.427%)  route 2.285ns (89.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.290 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.891     4.734    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y122         LUT4 (Prop_lut4_I3_O)        0.043     4.777 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.394     5.170    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X5Y121         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.512    10.290    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y121         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2/C
                         clock pessimism              0.215    10.505    
                         clock uncertainty           -0.035    10.470    
    SLICE_X5Y121         FDRE (Setup_fdre_C_R)       -0.304    10.166    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_2
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.266ns (10.427%)  route 2.285ns (89.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 10.290 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.891     4.734    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y122         LUT4 (Prop_lut4_I3_O)        0.043     4.777 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.394     5.170    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X5Y121         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.512    10.290    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X5Y121         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3/C
                         clock pessimism              0.215    10.505    
                         clock uncertainty           -0.035    10.470    
    SLICE_X5Y121         FDRE (Setup_fdre_C_R)       -0.304    10.166    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_3
  -------------------------------------------------------------------
                         required time                         10.166    
                         arrival time                          -5.170    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.266ns (10.934%)  route 2.167ns (89.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 10.297 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.661     4.503    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.043     4.546 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.506     5.052    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.519    10.297    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT/C
                         clock pessimism              0.215    10.512    
                         clock uncertainty           -0.035    10.477    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.304    10.173    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.266ns (10.934%)  route 2.167ns (89.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 10.297 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.661     4.503    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.043     4.546 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.506     5.052    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.519    10.297    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT/C
                         clock pessimism              0.215    10.512    
                         clock uncertainty           -0.035    10.477    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.304    10.173    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG3_OUT/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.266ns (10.934%)  route 2.167ns (89.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 10.297 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.661     4.503    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.043     4.546 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.506     5.052    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG3_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.519    10.297    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG3_OUT/C
                         clock pessimism              0.215    10.512    
                         clock uncertainty           -0.035    10.477    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.304    10.173    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG3_OUT
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG4_OUT/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.266ns (10.934%)  route 2.167ns (89.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 10.297 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.661     4.503    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.043     4.546 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.506     5.052    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG4_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.519    10.297    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG4_OUT/C
                         clock pessimism              0.215    10.512    
                         clock uncertainty           -0.035    10.477    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.304    10.173    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG4_OUT
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG5_OUT/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.266ns (10.934%)  route 2.167ns (89.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 10.297 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.661     4.503    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X0Y112         LUT3 (Prop_lut3_I2_O)        0.043     4.546 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.506     5.052    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG5_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.519    10.297    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG5_OUT/C
                         clock pessimism              0.215    10.512    
                         clock uncertainty           -0.035    10.477    
    SLICE_X0Y112         FDRE (Setup_fdre_C_R)       -0.304    10.173    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG5_OUT
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4/R
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.266ns (11.164%)  route 2.117ns (88.836%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 10.289 - 8.000 ) 
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.626     2.619    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X13Y122        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.223     2.842 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=108, routed)         1.891     4.734    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X3Y122         LUT4 (Prop_lut4_I3_O)        0.043     4.777 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val1/O
                         net (fo=6, routed)           0.225     5.002    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val
    SLICE_X4Y122         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.511    10.289    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X4Y122         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4/C
                         clock pessimism              0.215    10.504    
                         clock uncertainty           -0.035    10.469    
    SLICE_X4Y122         FDRE (Setup_fdre_C_R)       -0.304    10.165    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/counter_4
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  5.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/SP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.716%)  route 0.101ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.306     1.253    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X23Y118        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.100     1.353 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7/Q
                         net (fo=2, routed)           0.101     1.454    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/D
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.344     1.494    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/WCLK
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/SP/CLK
                         clock pessimism             -0.230     1.264    
    SLICE_X22Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.379    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/SP
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.306     1.253    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X23Y118        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.100     1.353 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_4/Q
                         net (fo=2, routed)           0.096     1.449    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/D
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.344     1.494    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
                         clock pessimism             -0.230     1.264    
    SLICE_X22Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.370    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.693%)  route 0.152ns (60.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.306     1.253    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X21Y117        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y117        FDRE (Prop_fdre_C_Q)         0.100     1.353 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_0/Q
                         net (fo=1, routed)           0.152     1.505    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/DIB0
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                         clock pessimism             -0.203     1.292    
    SLICE_X22Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.424    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/I
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.716%)  route 0.101ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.306     1.253    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X23Y118        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y118        FDRE (Prop_fdre_C_Q)         0.100     1.353 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tdata_7/Q
                         net (fo=2, routed)           0.101     1.454    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/D
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.344     1.494    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/WCLK
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
                         clock pessimism             -0.230     1.264    
    SLICE_X22Y118        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.372    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/D
                            (rising edge-triggered cell SRL16E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.360%)  route 0.168ns (62.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.263     1.210    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y124         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.100     1.310 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1_7/Q
                         net (fo=2, routed)           0.168     1.478    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RXD_REG1[7]
    SLICE_X2Y119         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.302     1.452    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y119         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD/CLK
                         clock pessimism             -0.225     1.227    
    SLICE_X2Y119         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.381    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RXD_BUS[7].DELAY_RXD
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.305     1.252    eth/fifo/s_aclk
    SLICE_X21Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDCE (Prop_fdce_C_Q)         0.100     1.352 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/Q
                         net (fo=1, routed)           0.055     1.407    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X21Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X21Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/C
                         clock pessimism             -0.241     1.252    
    SLICE_X21Y118        FDCE (Hold_fdce_C_D)         0.047     1.299    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.272     1.219    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y113         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.100     1.319 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT/Q
                         net (fo=1, routed)           0.055     1.374    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG1_OUT
    SLICE_X1Y113         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.307     1.457    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X1Y113         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT/C
                         clock pessimism             -0.238     1.219    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.047     1.266    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/CE_REG2_OUT
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2/D
                            (rising edge-triggered cell SRL16E clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.367%)  route 0.107ns (51.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.270     1.217    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X3Y117         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     1.317 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3/Q
                         net (fo=2, routed)           0.107     1.424    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_DV_REG3
    SLICE_X2Y118         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.453    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X2Y118         SRL16E                                       r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2/CLK
                         clock pessimism             -0.225     1.228    
    SLICE_X2Y118         SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.314    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/DELAY_RX_DV2
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.304     1.251    eth/fifo/s_aclk
    SLICE_X21Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y119        FDCE (Prop_fdce_C_Q)         0.100     1.351 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3/Q
                         net (fo=2, routed)           0.055     1.406    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[3]
    SLICE_X21Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.342     1.492    eth/fifo/s_aclk
    SLICE_X21Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3/C
                         clock pessimism             -0.241     1.251    
    SLICE_X21Y119        FDCE (Hold_fdce_C_D)         0.044     1.295    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.220ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.273     1.220    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.100     1.320 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT/Q
                         net (fo=1, routed)           0.060     1.380    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG1_OUT
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.308     1.458    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X0Y112         FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT/C
                         clock pessimism             -0.238     1.220    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.047     1.267    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/REG2_OUT
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gmii_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I      n/a            1.851         8.000       6.149      BUFR_X0Y9      eth/bufr0/I
Min Period        n/a     BUFIO/I     n/a            1.249         8.000       6.751      BUFIO_X0Y9     eth/bufio0/I
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y128  eth/rx_dv_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y118  eth/rx_er_r_reg/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y119  eth/rxd_r_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y121  eth/rxd_r_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y122  eth/rxd_r_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y123  eth/rxd_r_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y149  eth/rxd_r_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.070         8.000       6.930      ILOGIC_X0Y125  eth/rxd_r_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y118  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y118  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         4.000       3.232      SLICE_X22Y117  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 1.043ns (76.356%)  route 0.323ns (23.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 9.307 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.323     5.996    clocks/clkdiv/rst_b
    SLICE_X77Y120        LUT3 (Prop_lut3_I1_O)        0.043     6.039 r  clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     6.039    clocks/clkdiv/d17_i_1_n_0
    SLICE_X77Y120        FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.248     9.307    clocks/clkdiv/clk200_BUFG
    SLICE_X77Y120        FDRE                                         r  clocks/clkdiv/d17_reg/C
                         clock pessimism              0.326     9.634    
                         clock uncertainty           -0.035     9.598    
    SLICE_X77Y120        FDRE (Setup_fdre_C_D)        0.034     9.632    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                          9.632    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.805ns (71.473%)  route 0.321ns (28.527%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 9.305 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.380     4.678    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.223     4.901 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321     5.222    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X79Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.532 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.532    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.585 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.638 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.804 r  clocks/clkdiv/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.804    clocks/clkdiv/cnt_reg[12]_i_1_n_6
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.246     9.305    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.347     9.653    
                         clock uncertainty           -0.035     9.617    
    SLICE_X79Y120        FDCE (Setup_fdce_C_D)        0.049     9.666    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.803ns (71.423%)  route 0.321ns (28.577%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 9.303 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.380     4.678    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.223     4.901 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321     5.222    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X79Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.532 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.532    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.585 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.638 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.691 r  clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.802 r  clocks/clkdiv/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.802    clocks/clkdiv/cnt_reg[16]_i_1_n_7
    SLICE_X79Y121        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.244     9.303    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y121        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.347     9.651    
                         clock uncertainty           -0.035     9.615    
    SLICE_X79Y121        FDCE (Setup_fdce_C_D)        0.049     9.664    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -5.802    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.788ns (71.036%)  route 0.321ns (28.964%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 9.305 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.380     4.678    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.223     4.901 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321     5.222    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X79Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.532 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.532    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.585 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.638 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.787 r  clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.787    clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.246     9.305    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.347     9.653    
                         clock uncertainty           -0.035     9.617    
    SLICE_X79Y120        FDCE (Setup_fdce_C_D)        0.049     9.666    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -5.787    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.752ns (70.065%)  route 0.321ns (29.935%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 9.306 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.380     4.678    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.223     4.901 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321     5.222    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X79Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.532 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.532    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.585 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.751 r  clocks/clkdiv/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.751    clocks/clkdiv/cnt_reg[8]_i_1_n_6
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.247     9.306    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.347     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X79Y119        FDCE (Setup_fdce_C_D)        0.049     9.667    clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.750ns (70.009%)  route 0.321ns (29.991%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 9.305 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.380     4.678    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.223     4.901 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321     5.222    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X79Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.532 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.532    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.585 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.638 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     5.749 r  clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.749    clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.246     9.305    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.347     9.653    
                         clock uncertainty           -0.035     9.617    
    SLICE_X79Y120        FDCE (Setup_fdce_C_D)        0.049     9.666    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.917ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.750ns (70.009%)  route 0.321ns (29.991%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 9.305 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.380     4.678    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.223     4.901 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321     5.222    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X79Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.532 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.532    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.585 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.638 r  clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.749 r  clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.749    clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.246     9.305    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.347     9.653    
                         clock uncertainty           -0.035     9.617    
    SLICE_X79Y120        FDCE (Setup_fdce_C_D)        0.049     9.666    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  3.917    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.735ns (69.583%)  route 0.321ns (30.417%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 9.306 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.380     4.678    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.223     4.901 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321     5.222    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X79Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.532 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.532    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.585 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.734 r  clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.734    clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.247     9.306    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.347     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X79Y119        FDCE (Setup_fdce_C_D)        0.049     9.667    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.699ns (68.510%)  route 0.321ns (31.490%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 9.306 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.380     4.678    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.223     4.901 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321     5.222    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X79Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.532 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.532    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.698 r  clocks/clkdiv/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.698    clocks/clkdiv/cnt_reg[4]_i_1_n_6
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.247     9.306    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.347     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X79Y118        FDCE (Setup_fdce_C_D)        0.049     9.667    clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.697ns (68.448%)  route 0.321ns (31.552%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 9.306 - 5.000 ) 
    Source Clock Delay      (SCD):    4.678ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.380     4.678    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y117        FDCE (Prop_fdce_C_Q)         0.223     4.901 r  clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.321     5.222    clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X79Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.532 r  clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.532    clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.585 r  clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.585    clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     5.696 r  clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.696    clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.247     9.306    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.347     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X79Y119        FDCE (Setup_fdce_C_D)        0.049     9.667    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  3.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.582     2.079    clocks/clkdiv/clk200_BUFG
    SLICE_X77Y120        FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.100     2.179 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.074     2.253    clocks/d17
    SLICE_X77Y120        FDRE                                         r  clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clk200_BUFG
    SLICE_X77Y120        FDRE                                         r  clocks/d17_d_reg/C
                         clock pessimism             -0.374     2.079    
    SLICE_X77Y120        FDRE (Hold_fdre_C_D)         0.047     2.126    clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.200%)  route 0.122ns (48.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.582     2.079    clocks/clkdiv/clk200_BUFG
    SLICE_X77Y120        FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.100     2.179 r  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.122     2.301    clocks/clkdiv/d17
    SLICE_X77Y120        LUT5 (Prop_lut5_I2_O)        0.028     2.329 r  clocks/clkdiv/rst_i_1/O
                         net (fo=1, routed)           0.000     2.329    clocks/clkdiv_n_2
    SLICE_X77Y120        FDRE                                         r  clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clk200_BUFG
    SLICE_X77Y120        FDRE                                         r  clocks/rst_reg/C
                         clock pessimism             -0.374     2.079    
    SLICE_X77Y120        FDRE (Hold_fdre_C_D)         0.061     2.140    clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.582     2.079    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDCE (Prop_fdce_C_Q)         0.100     2.179 r  clocks/clkdiv/cnt_reg[11]/Q
                         net (fo=1, routed)           0.094     2.273    clocks/clkdiv/cnt_reg_n_0_[11]
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.350 r  clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.350    clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.374     2.079    
    SLICE_X79Y119        FDCE (Hold_fdce_C_D)         0.071     2.150    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.581     2.078    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDCE (Prop_fdce_C_Q)         0.100     2.178 r  clocks/clkdiv/cnt_reg[15]/Q
                         net (fo=1, routed)           0.094     2.272    clocks/clkdiv/cnt_reg_n_0_[15]
    SLICE_X79Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.349 r  clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.349    clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.799     2.453    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.374     2.078    
    SLICE_X79Y120        FDCE (Hold_fdce_C_D)         0.071     2.149    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.583     2.080    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDCE (Prop_fdce_C_Q)         0.100     2.180 r  clocks/clkdiv/cnt_reg[7]/Q
                         net (fo=1, routed)           0.094     2.274    clocks/clkdiv/cnt_reg_n_0_[7]
    SLICE_X79Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.351 r  clocks/clkdiv/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.351    clocks/clkdiv/cnt_reg[4]_i_1_n_4
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.801     2.455    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.374     2.080    
    SLICE_X79Y118        FDCE (Hold_fdce_C_D)         0.071     2.151    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.130ns (46.438%)  route 0.150ns (53.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.582     2.079    clocks/clkdiv/clk200_BUFG
    SLICE_X77Y120        FDRE                                         r  clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y120        FDRE (Prop_fdre_C_Q)         0.100     2.179 f  clocks/clkdiv/d17_reg/Q
                         net (fo=5, routed)           0.150     2.329    clocks/clkdiv/d17
    SLICE_X77Y120        LUT3 (Prop_lut3_I0_O)        0.030     2.359 r  clocks/clkdiv/nuke_d_i_1/O
                         net (fo=1, routed)           0.000     2.359    clocks/clkdiv_n_3
    SLICE_X77Y120        FDRE                                         r  clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clk200_BUFG
    SLICE_X77Y120        FDRE                                         r  clocks/nuke_d_reg/C
                         clock pessimism             -0.374     2.079    
    SLICE_X77Y120        FDRE (Hold_fdre_C_D)         0.075     2.154    clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.582     2.079    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDCE (Prop_fdce_C_Q)         0.100     2.179 r  clocks/clkdiv/cnt_reg[8]/Q
                         net (fo=1, routed)           0.094     2.273    clocks/clkdiv/cnt_reg_n_0_[8]
    SLICE_X79Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.356 r  clocks/clkdiv/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.356    clocks/clkdiv/cnt_reg[8]_i_1_n_7
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.374     2.079    
    SLICE_X79Y119        FDCE (Hold_fdce_C_D)         0.071     2.150    clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.581     2.078    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDCE (Prop_fdce_C_Q)         0.100     2.178 r  clocks/clkdiv/cnt_reg[12]/Q
                         net (fo=1, routed)           0.094     2.272    clocks/clkdiv/cnt_reg_n_0_[12]
    SLICE_X79Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.355 r  clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.355    clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.799     2.453    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.374     2.078    
    SLICE_X79Y120        FDCE (Hold_fdce_C_D)         0.071     2.149    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.583     2.080    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y118        FDCE (Prop_fdce_C_Q)         0.100     2.180 r  clocks/clkdiv/cnt_reg[4]/Q
                         net (fo=1, routed)           0.094     2.274    clocks/clkdiv/cnt_reg_n_0_[4]
    SLICE_X79Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.357 r  clocks/clkdiv/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.357    clocks/clkdiv/cnt_reg[4]_i_1_n_7
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.801     2.455    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.374     2.080    
    SLICE_X79Y118        FDCE (Hold_fdce_C_D)         0.071     2.151    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sysclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.640%)  route 0.172ns (57.360%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y121        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDCE (Prop_fdce_C_Q)         0.100     2.177 r  clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.172     2.350    clocks/clkdiv/p_1_in
    SLICE_X77Y120        LUT3 (Prop_lut3_I0_O)        0.028     2.378 r  clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     2.378    clocks/clkdiv/d17_i_1_n_0
    SLICE_X77Y120        FDRE                                         r  clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clkdiv/clk200_BUFG
    SLICE_X77Y120        FDRE                                         r  clocks/clkdiv/d17_reg/C
                         clock pessimism             -0.344     2.109    
    SLICE_X77Y120        FDRE (Hold_fdre_C_D)         0.060     2.169    clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    clk200_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X77Y120    clocks/d17_d_reg/C
Min Period        n/a     FDRE/C             n/a            0.750         5.000       4.250      SLICE_X77Y120    clocks/nuke_d_reg/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X79Y117    clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X79Y119    clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X79Y119    clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X79Y120    clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X79Y120    clocks/clkdiv/cnt_reg[13]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  eth/idelayctrl0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X78Y121    clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X78Y121    clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X77Y120    clocks/d17_d_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X77Y120    clocks/nuke_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X77Y120    clocks/d17_d_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         2.500       2.100      SLICE_X77Y120    clocks/nuke_d_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X79Y119    clocks/clkdiv/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X79Y119    clocks/clkdiv/cnt_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  clocks/mmcm/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X78Y121    clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.642         2.500       1.858      SLICE_X78Y121    clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X79Y117    clocks/clkdiv/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X79Y117    clocks/clkdiv/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X79Y117    clocks/clkdiv/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X79Y117    clocks/clkdiv/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X79Y121    clocks/clkdiv/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X79Y119    clocks/clkdiv/cnt_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            3  Failing Endpoints,  Worst Slack       -0.416ns,  Total Violation       -0.770ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 0.353ns (4.304%)  route 7.849ns (95.696%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.653ns = ( 16.653 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDPE (Prop_fdpe_C_Q)         0.259     9.592 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.432    10.024    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X22Y120        LUT1 (Prop_lut1_I0_O)        0.043    10.067 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.636    10.703    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X22Y117        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.051    10.754 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           6.781    17.534    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.326    16.653    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.655    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)       -0.126    17.118    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         17.118    
                         arrival time                         -17.534    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 0.345ns (4.244%)  route 7.783ns (95.756%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.653ns = ( 16.653 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDPE (Prop_fdpe_C_Q)         0.259     9.592 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.432    10.024    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X22Y120        LUT1 (Prop_lut1_I0_O)        0.043    10.067 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.553    10.620    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X22Y117        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.663 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           6.798    17.461    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.326    16.653    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.655    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)       -0.019    17.225    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         17.225    
                         arrival time                         -17.461    
  -------------------------------------------------------------------
                         slack                                 -0.235    

Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        8.012ns  (logic 0.345ns (4.306%)  route 7.667ns (95.694%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.653ns = ( 16.653 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDPE (Prop_fdpe_C_Q)         0.259     9.592 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.432    10.024    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X22Y120        LUT1 (Prop_lut1_I0_O)        0.043    10.067 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.636    10.703    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRB0
    SLICE_X22Y117        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.746 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           6.598    17.344    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.326    16.653    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.655    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)       -0.019    17.225    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         17.225    
                         arrival time                         -17.344    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 0.483ns (6.127%)  route 7.401ns (93.873%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 16.652 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDPE (Prop_fdpe_C_Q)         0.259     9.592 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.432    10.024    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X22Y120        LUT1 (Prop_lut1_I0_O)        0.043    10.067 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.550    10.617    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DPRA0
    SLICE_X22Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047    10.664 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           6.418    17.082    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X23Y119        LUT3 (Prop_lut3_I2_O)        0.134    17.216 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000    17.216    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.325    16.652    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.655    17.308    
                         clock uncertainty           -0.064    17.243    
    SLICE_X23Y119        FDRE (Setup_fdre_C_D)        0.033    17.276    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         17.276    
                         arrival time                         -17.216    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 0.373ns (4.814%)  route 7.375ns (95.186%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 16.652 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X21Y115        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDCE (Prop_fdce_C_Q)         0.204     9.539 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/Q
                         net (fo=13, routed)          0.921    10.460    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DPRA1
    SLICE_X22Y118        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.126    10.586 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           6.454    17.039    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X23Y119        LUT3 (Prop_lut3_I2_O)        0.043    17.082 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000    17.082    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.325    16.652    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.633    17.286    
                         clock uncertainty           -0.064    17.221    
    SLICE_X23Y119        FDRE (Setup_fdre_C_D)        0.034    17.255    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         17.255    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 0.465ns (6.014%)  route 7.267ns (93.986%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.653ns = ( 16.653 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X21Y115        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y115        FDCE (Prop_fdce_C_Q)         0.204     9.539 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/Q
                         net (fo=13, routed)          0.921    10.460    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DPRA1
    SLICE_X22Y118        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.129    10.589 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           6.346    16.935    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X23Y117        LUT3 (Prop_lut3_I2_O)        0.132    17.067 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000    17.067    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.326    16.653    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.633    17.287    
                         clock uncertainty           -0.064    17.222    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)        0.034    17.256    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                         -17.067    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 0.348ns (4.601%)  route 7.216ns (95.399%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 16.652 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDPE (Prop_fdpe_C_Q)         0.259     9.592 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.432    10.024    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X22Y120        LUT1 (Prop_lut1_I0_O)        0.043    10.067 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.553    10.620    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRC0
    SLICE_X22Y117        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.046    10.666 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           6.231    16.897    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.325    16.652    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.655    17.308    
                         clock uncertainty           -0.064    17.243    
    SLICE_X23Y119        FDRE (Setup_fdre_C_D)       -0.108    17.135    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         17.135    
                         arrival time                         -16.897    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.345ns (4.583%)  route 7.183ns (95.417%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.653ns = ( 16.653 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDPE (Prop_fdpe_C_Q)         0.259     9.592 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.432    10.024    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X22Y120        LUT1 (Prop_lut1_I0_O)        0.043    10.067 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.640    10.707    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X22Y117        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.750 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           6.111    16.861    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.326    16.653    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.655    17.309    
                         clock uncertainty           -0.064    17.244    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)       -0.010    17.234    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         17.234    
                         arrival time                         -16.861    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 0.388ns (5.138%)  route 7.164ns (94.862%))
  Logic Levels:           3  (LUT1=1 LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 16.652 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDPE (Prop_fdpe_C_Q)         0.259     9.592 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.432    10.024    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X22Y120        LUT1 (Prop_lut1_I0_O)        0.043    10.067 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.550    10.617    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DPRA0
    SLICE_X22Y118        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.043    10.660 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           6.182    16.842    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X23Y119        LUT3 (Prop_lut3_I2_O)        0.043    16.885 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000    16.885    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.325    16.652    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.655    17.308    
                         clock uncertainty           -0.064    17.243    
    SLICE_X23Y119        FDRE (Setup_fdre_C_D)        0.034    17.277    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         17.277    
                         arrival time                         -16.885    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        7.417ns  (logic 0.349ns (4.705%)  route 7.068ns (95.295%))
  Logic Levels:           2  (LUT1=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 16.652 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y116        FDPE (Prop_fdpe_C_Q)         0.259     9.592 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/Q
                         net (fo=8, routed)           0.432    10.024    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[0]
    SLICE_X22Y120        LUT1 (Prop_lut1_I0_O)        0.043    10.067 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_23_o_add_0_OUT_xor<0>11_INV_0/O
                         net (fo=10, routed)          0.640    10.707    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/ADDRA0
    SLICE_X22Y117        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.047    10.754 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           5.996    16.750    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.325    16.652    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.655    17.308    
                         clock uncertainty           -0.064    17.243    
    SLICE_X23Y119        FDRE (Setup_fdre_C_D)       -0.101    17.142    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         17.142    
                         arrival time                         -16.750    
  -------------------------------------------------------------------
                         slack                                  0.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_mux/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.466%)  route 0.190ns (65.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.586     4.047    ipbus/udp_if/rx_ram_mux/clk125
    SLICE_X51Y121        FDRE                                         r  ipbus/udp_if/rx_ram_mux/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.100     4.147 r  ipbus/udp_if/rx_ram_mux/addra_reg[3]/Q
                         net (fo=1, routed)           0.190     4.338    ipbus/udp_if/internal_ram/ADDRARDADDR[3]
    RAMB36_X2Y24         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.830     4.792    ipbus/udp_if/internal_ram/clk125
    RAMB36_X2Y24         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.706     4.086    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     4.269    ipbus/udp_if/internal_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_mux/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.466%)  route 0.190ns (65.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.586     4.047    ipbus/udp_if/rx_ram_mux/clk125
    SLICE_X51Y121        FDRE                                         r  ipbus/udp_if/rx_ram_mux/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.100     4.147 r  ipbus/udp_if/rx_ram_mux/addra_reg[4]/Q
                         net (fo=1, routed)           0.190     4.338    ipbus/udp_if/internal_ram/ADDRARDADDR[4]
    RAMB36_X2Y24         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.830     4.792    ipbus/udp_if/internal_ram/clk125
    RAMB36_X2Y24         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.706     4.086    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     4.269    ipbus/udp_if/internal_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           4.338    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.265%)  route 0.137ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.623     4.084    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X39Y119        FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDSE (Prop_fdse_C_Q)         0.100     4.184 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1/Q
                         net (fo=1, routed)           0.137     4.321    ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__1_n_0
    SLICE_X38Y120        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.840     4.803    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X38Y120        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
                         clock pessimism             -0.707     4.095    
    SLICE_X38Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     4.249    ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80
  -------------------------------------------------------------------
                         required time                         -4.249    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[58]__0/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.186%)  route 0.103ns (50.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.808ns
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.628     4.089    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X37Y115        FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[58]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDSE (Prop_fdse_C_Q)         0.100     4.189 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[58]__0/Q
                         net (fo=1, routed)           0.103     4.293    ipbus/udp_if/rx_packet_parser/pkt_data_reg[58]__0_n_0
    SLICE_X38Y115        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.845     4.808    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X38Y115        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
                         clock pessimism             -0.689     4.118    
    SLICE_X38Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     4.212    ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71
  -------------------------------------------------------------------
                         required time                         -4.212    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1/C
                            (rising edge-triggered cell FDSE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/D
                            (rising edge-triggered cell SRL16E clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.803ns
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.623     4.084    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X39Y119        FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDSE (Prop_fdse_C_Q)         0.100     4.184 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1/Q
                         net (fo=1, routed)           0.095     4.279    ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__1_n_0
    SLICE_X38Y120        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.840     4.803    ipbus/udp_if/rx_packet_parser/clk125
    SLICE_X38Y120        SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
                         clock pessimism             -0.707     4.095    
    SLICE_X38Y120        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     4.197    ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82
  -------------------------------------------------------------------
                         required time                         -4.197    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_mux/addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.162%)  route 0.221ns (68.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    4.047ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.586     4.047    ipbus/udp_if/rx_ram_mux/clk125
    SLICE_X55Y120        FDRE                                         r  ipbus/udp_if/rx_ram_mux/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.100     4.147 r  ipbus/udp_if/rx_ram_mux/addra_reg[7]/Q
                         net (fo=1, routed)           0.221     4.368    ipbus/udp_if/internal_ram/ADDRARDADDR[7]
    RAMB36_X2Y24         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.830     4.792    ipbus/udp_if/internal_ram/clk125
    RAMB36_X2Y24         RAMB36E1                                     r  ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.689     4.103    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     4.286    ipbus/udp_if/internal_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -4.286    
                         arrival time                           4.368    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.594     4.055    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X51Y111        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.100     4.155 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_4/Q
                         net (fo=1, routed)           0.055     4.210    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold[4]
    SLICE_X50Y111        LUT3 (Prop_lut3_I1_O)        0.028     4.238 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT41/O
                         net (fo=1, routed)           0.000     4.238    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT[4]
    SLICE_X50Y111        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.813     4.776    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X50Y111        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4/C
                         clock pessimism             -0.709     4.066    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.087     4.153    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_4
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.594     4.055    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X51Y111        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.100     4.155 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_5/Q
                         net (fo=1, routed)           0.055     4.210    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold[5]
    SLICE_X50Y111        LUT3 (Prop_lut3_I1_O)        0.028     4.238 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT31/O
                         net (fo=1, routed)           0.000     4.238    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT[5]
    SLICE_X50Y111        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.813     4.776    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X50Y111        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5/C
                         clock pessimism             -0.709     4.066    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.087     4.153    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_5
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.238    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/shift_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/payload/shift_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.617     4.078    ipbus/udp_if/payload/clk125
    SLICE_X43Y125        FDRE                                         r  ipbus/udp_if/payload/shift_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.100     4.178 r  ipbus/udp_if/payload/shift_buf_reg[3]/Q
                         net (fo=1, routed)           0.055     4.233    ipbus/udp_if/payload/shift_buf[3]
    SLICE_X42Y125        LUT6 (Prop_lut6_I1_O)        0.028     4.261 r  ipbus/udp_if/payload/shift_buf[11]_i_1__0/O
                         net (fo=1, routed)           0.000     4.261    ipbus/udp_if/payload/p_1_in[11]
    SLICE_X42Y125        FDRE                                         r  ipbus/udp_if/payload/shift_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.833     4.796    ipbus/udp_if/payload/clk125
    SLICE_X42Y125        FDRE                                         r  ipbus/udp_if/payload/shift_buf_reg[11]/C
                         clock pessimism             -0.706     4.089    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.087     4.176    ipbus/udp_if/payload/shift_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.176    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.744%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    4.055ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.594     4.055    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X51Y110        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.100     4.155 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_7/Q
                         net (fo=1, routed)           0.056     4.211    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold[7]
    SLICE_X50Y110        LUT3 (Prop_lut3_I1_O)        0.028     4.239 r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/Mmux_tx_data[7]_tx_mac_tdata[7]_mux_62_OUT12/O
                         net (fo=1, routed)           0.000     4.239    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data[7]_tx_mac_tdata[7]_mux_62_OUT[7]
    SLICE_X50Y110        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.813     4.776    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X50Y110        FDRE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7/C
                         clock pessimism             -0.709     4.066    
    SLICE_X50Y110        FDRE (Hold_fdre_C_D)         0.087     4.153    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_7
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.239    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y28     ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X3Y31     ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y29     ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X4Y28     ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X5Y27     ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y24     ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y24     ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y23     ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y22     ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X1Y26     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X46Y115    ipbus/udp_if/resend/pkt_mask_reg[42]_srl29____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_27/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X52Y114    ipbus/udp_if/resend/pkt_mask_reg[9]_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X42Y121    ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y122    ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y122    ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y120    ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y122    ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y122    ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_80/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y118    ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y118    ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_72/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X42Y121    ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y115    ipbus/udp_if/rx_packet_parser/pkt_data_reg[73]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y115    ipbus/udp_if/rx_packet_parser/pkt_data_reg[74]__0_srl2___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_71/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X42Y121    ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__1_srl6___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_84/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y115    ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y115    ipbus/udp_if/rx_packet_parser/pkt_data_reg[95]__0_srl8___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_77/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         4.000       3.358      SLICE_X46Y115    ipbus/udp_if/resend/pkt_mask_reg[42]_srl29____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_27/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X52Y114    ipbus/udp_if/resend/pkt_mask_reg[9]_srl8____ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y122    ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl7___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_85/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X38Y120    ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___ipbus_udp_if_rx_packet_parser_pkt_data_reg_r_82/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       17.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.485ns  (logic 0.259ns (1.921%)  route 13.226ns (98.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.438ns = ( 40.438 - 32.000 ) 
    Source Clock Delay      (SCD):    9.273ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.400     9.273    slaves/slavevfat3/control_block/clk
    SLICE_X102Y132       FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.259     9.532 r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/Q
                         net (fo=34, routed)         13.226    22.757    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/din[7]
    RAMB36_X3Y44         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.111    40.438    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y44         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    40.983    
                         clock uncertainty           -0.079    40.905    
    RAMB36_X3Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.543    40.362    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.362    
                         arrival time                         -22.757    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.811ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.334ns  (logic 0.259ns (1.942%)  route 13.075ns (98.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.494ns = ( 40.494 - 32.000 ) 
    Source Clock Delay      (SCD):    9.273ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.400     9.273    slaves/slavevfat3/control_block/clk
    SLICE_X102Y132       FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.259     9.532 r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/Q
                         net (fo=34, routed)         13.075    22.606    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y43         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.167    40.494    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y43         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    41.039    
                         clock uncertainty           -0.079    40.961    
    RAMB36_X4Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.543    40.418    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.418    
                         arrival time                         -22.606    
  -------------------------------------------------------------------
                         slack                                 17.811    

Slack (MET) :             18.057ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        13.083ns  (logic 0.259ns (1.980%)  route 12.824ns (98.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.489ns = ( 40.489 - 32.000 ) 
    Source Clock Delay      (SCD):    9.273ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.400     9.273    slaves/slavevfat3/control_block/clk
    SLICE_X102Y132       FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.259     9.532 r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/Q
                         net (fo=34, routed)         12.824    22.356    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y44         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.162    40.489    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    41.034    
                         clock uncertainty           -0.079    40.956    
    RAMB36_X4Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.543    40.413    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.413    
                         arrival time                         -22.356    
  -------------------------------------------------------------------
                         slack                                 18.057    

Slack (MET) :             18.123ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        12.982ns  (logic 0.223ns (1.718%)  route 12.759ns (98.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.438ns = ( 40.438 - 32.000 ) 
    Source Clock Delay      (SCD):    9.256ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.383     9.256    slaves/slavevfat3/control_block/clk
    SLICE_X73Y133        FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.223     9.479 r  slaves/slavevfat3/control_block/data_to_fifo_reg[8]/Q
                         net (fo=34, routed)         12.759    22.238    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/din[8]
    RAMB36_X3Y44         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.111    40.438    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y44         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    40.983    
                         clock uncertainty           -0.079    40.905    
    RAMB36_X3Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543    40.362    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.362    
                         arrival time                         -22.238    
  -------------------------------------------------------------------
                         slack                                 18.123    

Slack (MET) :             18.413ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        12.734ns  (logic 0.259ns (2.034%)  route 12.475ns (97.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.496ns = ( 40.496 - 32.000 ) 
    Source Clock Delay      (SCD):    9.273ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.400     9.273    slaves/slavevfat3/control_block/clk
    SLICE_X102Y132       FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.259     9.532 r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/Q
                         net (fo=34, routed)         12.475    22.007    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y46         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.169    40.496    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y46         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    41.041    
                         clock uncertainty           -0.079    40.963    
    RAMB36_X4Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.543    40.420    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.420    
                         arrival time                         -22.007    
  -------------------------------------------------------------------
                         slack                                 18.413    

Slack (MET) :             18.546ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        12.615ns  (logic 0.223ns (1.768%)  route 12.392ns (98.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.494ns = ( 40.494 - 32.000 ) 
    Source Clock Delay      (SCD):    9.256ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.383     9.256    slaves/slavevfat3/control_block/clk
    SLICE_X73Y133        FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.223     9.479 r  slaves/slavevfat3/control_block/data_to_fifo_reg[8]/Q
                         net (fo=34, routed)         12.392    21.871    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/din[8]
    RAMB36_X4Y43         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.167    40.494    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y43         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    41.039    
                         clock uncertainty           -0.079    40.961    
    RAMB36_X4Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543    40.418    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.418    
                         arrival time                         -21.871    
  -------------------------------------------------------------------
                         slack                                 18.546    

Slack (MET) :             18.621ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        12.667ns  (logic 0.259ns (2.045%)  route 12.408ns (97.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.637ns = ( 40.637 - 32.000 ) 
    Source Clock Delay      (SCD):    9.273ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.400     9.273    slaves/slavevfat3/control_block/clk
    SLICE_X102Y132       FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.259     9.532 r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/Q
                         net (fo=34, routed)         12.408    21.940    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[7]
    RAMB36_X5Y50         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.310    40.637    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y50         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    41.182    
                         clock uncertainty           -0.079    41.104    
    RAMB36_X5Y50         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.543    40.561    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.561    
                         arrival time                         -21.940    
  -------------------------------------------------------------------
                         slack                                 18.621    

Slack (MET) :             18.769ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        12.388ns  (logic 0.223ns (1.800%)  route 12.165ns (98.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.489ns = ( 40.489 - 32.000 ) 
    Source Clock Delay      (SCD):    9.256ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.383     9.256    slaves/slavevfat3/control_block/clk
    SLICE_X73Y133        FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.223     9.479 r  slaves/slavevfat3/control_block/data_to_fifo_reg[8]/Q
                         net (fo=34, routed)         12.165    21.644    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/din[8]
    RAMB36_X4Y44         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.162    40.489    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y44         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    41.034    
                         clock uncertainty           -0.079    40.956    
    RAMB36_X4Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543    40.413    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.413    
                         arrival time                         -21.644    
  -------------------------------------------------------------------
                         slack                                 18.769    

Slack (MET) :             18.877ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        12.277ns  (logic 0.259ns (2.110%)  route 12.018ns (97.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.503ns = ( 40.503 - 32.000 ) 
    Source Clock Delay      (SCD):    9.273ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.400     9.273    slaves/slavevfat3/control_block/clk
    SLICE_X102Y132       FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y132       FDRE (Prop_fdre_C_Q)         0.259     9.532 r  slaves/slavevfat3/control_block/data_to_fifo_reg[7]/Q
                         net (fo=34, routed)         12.018    21.549    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/din[7]
    RAMB36_X4Y49         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.176    40.503    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y49         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    41.048    
                         clock uncertainty           -0.079    40.970    
    RAMB36_X4Y49         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.543    40.427    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.427    
                         arrival time                         -21.549    
  -------------------------------------------------------------------
                         slack                                 18.877    

Slack (MET) :             19.213ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        11.951ns  (logic 0.223ns (1.866%)  route 11.728ns (98.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.496ns = ( 40.496 - 32.000 ) 
    Source Clock Delay      (SCD):    9.256ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.383     9.256    slaves/slavevfat3/control_block/clk
    SLICE_X73Y133        FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y133        FDRE (Prop_fdre_C_Q)         0.223     9.479 r  slaves/slavevfat3/control_block/data_to_fifo_reg[8]/Q
                         net (fo=34, routed)         11.728    21.206    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/din[8]
    RAMB36_X4Y46         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.169    40.496    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y46         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.545    41.041    
                         clock uncertainty           -0.079    40.963    
    RAMB36_X4Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543    40.420    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.420    
                         arrival time                         -21.206    
  -------------------------------------------------------------------
                         slack                                 19.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.291%)  route 0.198ns (62.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.531     3.992    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y248        FDCE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y248        FDCE (Prop_fdce_C_Q)         0.118     4.110 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]_rep__3/Q
                         net (fo=16, routed)          0.198     4.309    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/gic0.gc0.count_d2_reg[11]_rep__3[1]
    RAMB36_X2Y49         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.765     4.727    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y49         RAMB36E1                                     r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.691     4.036    
    RAMB36_X2Y49         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     4.219    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.219    
                         arrival time                           4.309    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.685ns
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    0.704ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.519     3.980    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y219        FDCE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y219        FDCE (Prop_fdce_C_Q)         0.100     4.080 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.055     4.135    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[10]
    SLICE_X67Y219        FDCE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.722     4.685    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X67Y219        FDCE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.704     3.980    
    SLICE_X67Y219        FDCE (Hold_fdce_C_D)         0.047     4.027    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.027    
                         arrival time                           4.135    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.687ns
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.522     3.983    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y218        FDCE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y218        FDCE (Prop_fdce_C_Q)         0.100     4.083 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/Q
                         net (fo=1, routed)           0.055     4.138    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[12]
    SLICE_X61Y218        FDCE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.724     4.687    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y218        FDCE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]/C
                         clock pessimism             -0.703     3.983    
    SLICE_X61Y218        FDCE (Hold_fdce_C_D)         0.047     4.030    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.030    
                         arrival time                           4.138    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.701ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.538     3.999    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDPE (Prop_fdpe_C_Q)         0.100     4.099 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     4.154    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.738     4.701    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.701     3.999    
    SLICE_X71Y189        FDPE (Hold_fdpe_C_D)         0.047     4.046    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -4.046    
                         arrival time                           4.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.537     3.998    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y187        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDPE (Prop_fdpe_C_Q)         0.100     4.098 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     4.153    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X71Y187        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.736     4.699    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y187        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.700     3.998    
    SLICE_X71Y187        FDPE (Hold_fdpe_C_D)         0.047     4.045    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -4.045    
                         arrival time                           4.153    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.645     4.106    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDCE (Prop_fdce_C_Q)         0.100     4.206 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     4.261    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X69Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.885     4.848    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X69Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.741     4.106    
    SLICE_X69Y56         FDCE (Hold_fdce_C_D)         0.047     4.153    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.644     4.105    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y56         FDCE (Prop_fdce_C_Q)         0.100     4.205 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.055     4.260    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[10]
    SLICE_X73Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.884     4.847    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism             -0.741     4.105    
    SLICE_X73Y56         FDCE (Hold_fdce_C_D)         0.047     4.152    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.643     4.104    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y58         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDCE (Prop_fdce_C_Q)         0.100     4.204 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[14]/Q
                         net (fo=1, routed)           0.055     4.259    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[14]
    SLICE_X73Y58         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.883     4.846    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y58         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[14]/C
                         clock pessimism             -0.741     4.104    
    SLICE_X73Y58         FDCE (Hold_fdce_C_D)         0.047     4.151    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -4.151    
                         arrival time                           4.259    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.645     4.106    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDCE (Prop_fdce_C_Q)         0.100     4.206 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     4.261    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X69Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.885     4.848    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X69Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.741     4.106    
    SLICE_X69Y56         FDCE (Hold_fdce_C_D)         0.047     4.153    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.153    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.644     4.105    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X71Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDCE (Prop_fdce_C_Q)         0.100     4.205 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     4.260    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X71Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.884     4.847    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X71Y56         FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.741     4.105    
    SLICE_X71Y56         FDCE (Hold_fdce_C_D)         0.047     4.152    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.152    
                         arrival time                           4.260    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { clocks/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.000      29.975     RAMB36_X3Y0      slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.000      29.975     RAMB36_X3Y1      slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         32.000      29.975     RAMB36_X1Y43     slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.000      29.975     RAMB36_X3Y2      slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         32.000      29.975     RAMB36_X1Y44     slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         32.000      29.975     RAMB36_X3Y3      slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         32.000      29.975     RAMB36_X4Y39     slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         32.000      29.975     RAMB36_X4Y40     slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[97].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         32.000      29.975     RAMB36_X0Y45     slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         32.000      29.975     RAMB36_X0Y46     slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  clocks/mmcm/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X70Y58     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X70Y58     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X73Y58     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X72Y59     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X72Y59     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X94Y59     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_rep__2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X94Y59     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X65Y218    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X68Y217    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         16.000      15.600     SLICE_X66Y217    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X70Y186    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X70Y186    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X71Y187    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X71Y187    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X71Y186    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         16.000      15.650     SLICE_X73Y72     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.000      15.650     SLICE_X92Y57     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.000      15.650     SLICE_X92Y55     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.000      15.650     SLICE_X92Y55     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.000      15.650     SLICE_X92Y56     slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep__2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_out1_clk_wiz_0

Setup :          603  Failing Endpoints,  Worst Slack      -12.054ns,  Total Violation    -5593.789ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.054ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.353ns  (logic 2.082ns (47.828%)  route 2.271ns (52.172%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -8.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 226.447 - 225.000 ) 
    Source Clock Delay      (SCD):    9.721ns = ( 233.721 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.849   233.721    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y9          RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      1.800   235.521 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.105   236.626    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_90[2]
    SLICE_X122Y63        LUT6 (Prop_lut6_I5_O)        0.043   236.669 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   236.669    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_6_n_0
    SLICE_X122Y63        MUXF7 (Prop_muxf7_I1_O)      0.117   236.786 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.877   237.663    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0_i_1_n_0
    SLICE_X121Y82        LUT6 (Prop_lut6_I0_O)        0.122   237.785 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0/O
                         net (fo=3, routed)           0.289   238.074    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe7[11]
    SLICE_X120Y80        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.447   226.447    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X120Y80        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8/CLK
                         clock pessimism              0.000   226.447    
                         clock uncertainty           -0.397   226.050    
    SLICE_X120Y80        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   226.020    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8
  -------------------------------------------------------------------
                         required time                        226.020    
                         arrival time                        -238.074    
  -------------------------------------------------------------------
                         slack                                -12.054    

Slack (VIOLATED) :        -12.024ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.591ns  (logic 2.075ns (45.202%)  route 2.516ns (54.798%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -8.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 226.624 - 225.000 ) 
    Source Clock Delay      (SCD):    9.629ns = ( 233.629 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.757   233.629    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y6          RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      1.800   235.429 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.491   236.920    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_178[0]
    SLICE_X93Y63         LUT6 (Prop_lut6_I5_O)        0.043   236.963 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   236.963    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_8_n_0
    SLICE_X93Y63         MUXF7 (Prop_muxf7_I1_O)      0.108   237.071 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.237   237.308    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_2_n_0
    SLICE_X93Y63         LUT6 (Prop_lut6_I1_O)        0.124   237.432 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0/O
                         net (fo=3, routed)           0.788   238.220    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe7[26]
    SLICE_X110Y46        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.624   226.624    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X110Y46        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8/CLK
                         clock pessimism              0.000   226.624    
                         clock uncertainty           -0.397   226.227    
    SLICE_X110Y46        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031   226.196    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][64]_srl8
  -------------------------------------------------------------------
                         required time                        226.196    
                         arrival time                        -238.220    
  -------------------------------------------------------------------
                         slack                                -12.024    

Slack (VIOLATED) :        -11.991ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.288ns  (logic 2.075ns (48.392%)  route 2.213ns (51.608%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -8.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 226.442 - 225.000 ) 
    Source Clock Delay      (SCD):    9.717ns = ( 233.717 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.845   233.717    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y8          RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800   235.517 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.402   236.919    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[1]
    SLICE_X119Y75        LUT6 (Prop_lut6_I1_O)        0.043   236.962 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   236.962    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0_i_8_n_0
    SLICE_X119Y75        MUXF7 (Prop_muxf7_I1_O)      0.108   237.070 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.438   237.508    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0_i_2_n_0
    SLICE_X121Y76        LUT6 (Prop_lut6_I1_O)        0.124   237.632 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0/O
                         net (fo=3, routed)           0.373   238.005    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[1]
    SLICE_X121Y76        FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.442   226.442    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X121Y76        FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000   226.442    
                         clock uncertainty           -0.397   226.045    
    SLICE_X121Y76        FDRE (Setup_fdre_C_D)       -0.031   226.014    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                        226.014    
                         arrival time                        -238.005    
  -------------------------------------------------------------------
                         slack                                -11.991    

Slack (VIOLATED) :        -11.950ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.254ns  (logic 2.080ns (48.899%)  route 2.174ns (51.101%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -8.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 226.446 - 225.000 ) 
    Source Clock Delay      (SCD):    9.719ns = ( 233.719 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.847   233.719    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y9          RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800   235.519 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.955   236.474    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22[7]
    SLICE_X122Y55        LUT6 (Prop_lut6_I1_O)        0.043   236.517 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   236.517    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_5_n_0
    SLICE_X122Y55        MUXF7 (Prop_muxf7_I0_O)      0.115   236.632 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.932   237.564    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_1_n_0
    SLICE_X121Y77        LUT6 (Prop_lut6_I0_O)        0.122   237.686 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0/O
                         net (fo=3, routed)           0.286   237.973    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe7[7]
    SLICE_X120Y79        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.446   226.446    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X120Y79        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8/CLK
                         clock pessimism              0.000   226.446    
                         clock uncertainty           -0.397   226.049    
    SLICE_X120Y79        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026   226.023    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][45]_srl8
  -------------------------------------------------------------------
                         required time                        226.023    
                         arrival time                        -237.973    
  -------------------------------------------------------------------
                         slack                                -11.950    

Slack (VIOLATED) :        -11.934ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.240ns  (logic 2.080ns (49.052%)  route 2.160ns (50.948%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -8.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 226.446 - 225.000 ) 
    Source Clock Delay      (SCD):    9.708ns = ( 233.708 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.836   233.708    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y6          RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.800   235.508 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.082   236.590    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_24[5]
    SLICE_X120Y57        LUT6 (Prop_lut6_I5_O)        0.043   236.633 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   236.633    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0_i_5_n_0
    SLICE_X120Y57        MUXF7 (Prop_muxf7_I0_O)      0.115   236.748 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.717   237.466    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0_i_1_n_0
    SLICE_X119Y78        LUT6 (Prop_lut6_I0_O)        0.122   237.588 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0/O
                         net (fo=3, routed)           0.361   237.949    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe7[5]
    SLICE_X120Y79        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.446   226.446    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X120Y79        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.000   226.446    
                         clock uncertainty           -0.397   226.049    
    SLICE_X120Y79        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034   226.015    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                        226.015    
                         arrival time                        -237.949    
  -------------------------------------------------------------------
                         slack                                -11.934    

Slack (VIOLATED) :        -11.925ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.297ns  (logic 2.493ns (58.014%)  route 1.804ns (41.986%))
  Logic Levels:           2  (LUT3=1 RAMB36E1=1)
  Clock Path Skew:        -8.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 226.624 - 225.000 ) 
    Source Clock Delay      (SCD):    9.716ns = ( 233.716 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.844   233.716    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X6Y7          RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.123   235.839 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065   235.904    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X6Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319   236.223 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[98].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.878   237.102    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_1[0]
    SLICE_X132Y30        LUT3 (Prop_lut3_I2_O)        0.051   237.153 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[28]_INST_0/O
                         net (fo=3, routed)           0.861   238.013    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe7[28]
    SLICE_X110Y46        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.624   226.624    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X110Y46        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8/CLK
                         clock pessimism              0.000   226.624    
                         clock uncertainty           -0.397   226.227    
    SLICE_X110Y46        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.138   226.089    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8
  -------------------------------------------------------------------
                         required time                        226.089    
                         arrival time                        -238.013    
  -------------------------------------------------------------------
                         slack                                -11.925    

Slack (VIOLATED) :        -11.897ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.294ns  (logic 2.075ns (48.325%)  route 2.219ns (51.675%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -8.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 226.442 - 225.000 ) 
    Source Clock Delay      (SCD):    9.717ns = ( 233.717 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.845   233.717    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y8          RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800   235.517 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.402   236.919    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18[1]
    SLICE_X119Y75        LUT6 (Prop_lut6_I1_O)        0.043   236.962 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   236.962    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0_i_8_n_0
    SLICE_X119Y75        MUXF7 (Prop_muxf7_I1_O)      0.108   237.070 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.438   237.508    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0_i_2_n_0
    SLICE_X121Y76        LUT6 (Prop_lut6_I1_O)        0.124   237.632 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[1]_INST_0/O
                         net (fo=3, routed)           0.379   238.011    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe7[1]
    SLICE_X120Y76        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][39]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.442   226.442    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X120Y76        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
                         clock pessimism              0.000   226.442    
                         clock uncertainty           -0.397   226.045    
    SLICE_X120Y76        SRL16E (Setup_srl16e_CLK_D)
                                                      0.069   226.114    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][39]_srl8
  -------------------------------------------------------------------
                         required time                        226.114    
                         arrival time                        -238.011    
  -------------------------------------------------------------------
                         slack                                -11.897    

Slack (VIOLATED) :        -11.892ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.200ns  (logic 2.080ns (49.527%)  route 2.120ns (50.473%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -8.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 226.443 - 225.000 ) 
    Source Clock Delay      (SCD):    9.719ns = ( 233.719 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.847   233.719    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y9          RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800   235.519 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.955   236.474    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_22[7]
    SLICE_X122Y55        LUT6 (Prop_lut6_I1_O)        0.043   236.517 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   236.517    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_5_n_0
    SLICE_X122Y55        MUXF7 (Prop_muxf7_I0_O)      0.115   236.632 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.932   237.564    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0_i_1_n_0
    SLICE_X121Y77        LUT6 (Prop_lut6_I0_O)        0.122   237.686 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0/O
                         net (fo=3, routed)           0.233   237.919    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[7]
    SLICE_X121Y77        FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.443   226.443    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X121Y77        FDRE                                         r  slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000   226.443    
                         clock uncertainty           -0.397   226.046    
    SLICE_X121Y77        FDRE (Setup_fdre_C_D)       -0.019   226.027    slaves/slavevfat3/chipscope/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                        226.027    
                         arrival time                        -237.919    
  -------------------------------------------------------------------
                         slack                                -11.892    

Slack (VIOLATED) :        -11.877ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.342ns  (logic 2.069ns (47.653%)  route 2.273ns (52.347%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -8.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 226.424 - 225.000 ) 
    Source Clock Delay      (SCD):    9.540ns = ( 233.540 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.668   233.540    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y12         RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.800   235.340 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.642   236.982    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_145[4]
    SLICE_X86Y73         LUT6 (Prop_lut6_I3_O)        0.043   237.025 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   237.025    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_8_n_0
    SLICE_X86Y73         MUXF7 (Prop_muxf7_I1_O)      0.103   237.128 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.350   237.478    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_2_n_0
    SLICE_X80Y73         LUT6 (Prop_lut6_I1_O)        0.123   237.601 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0/O
                         net (fo=3, routed)           0.280   237.882    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe7[22]
    SLICE_X82Y73         SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.424   226.424    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X82Y73         SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK
                         clock pessimism              0.000   226.424    
                         clock uncertainty           -0.397   226.027    
    SLICE_X82Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022   226.005    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][60]_srl8
  -------------------------------------------------------------------
                         required time                        226.005    
                         arrival time                        -237.882    
  -------------------------------------------------------------------
                         slack                                -11.877    

Slack (VIOLATED) :        -11.871ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_0 rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        4.238ns  (logic 2.082ns (49.127%)  route 2.156ns (50.873%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -8.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 226.424 - 225.000 ) 
    Source Clock Delay      (SCD):    9.629ns = ( 233.629 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    AD12                                              0.000   224.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   224.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906   224.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299   227.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093   227.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936   229.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   229.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469   231.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093   231.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.757   233.629    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X2Y6          RAMB36E1                                     r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800   235.429 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.417   236.846    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_146[0]
    SLICE_X82Y67         LUT6 (Prop_lut6_I5_O)        0.043   236.889 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0_i_8/O
                         net (fo=1, routed)           0.000   236.889    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0_i_8_n_0
    SLICE_X82Y67         MUXF7 (Prop_muxf7_I1_O)      0.117   237.006 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0_i_2/O
                         net (fo=1, routed)           0.450   237.456    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0_i_2_n_0
    SLICE_X81Y73         LUT6 (Prop_lut6_I1_O)        0.122   237.578 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[18]_INST_0/O
                         net (fo=3, routed)           0.289   237.867    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe7[18]
    SLICE_X82Y73         SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    225.000   225.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   225.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265   226.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703   223.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355   224.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   225.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.424   226.424    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X82Y73         SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8/CLK
                         clock pessimism              0.000   226.424    
                         clock uncertainty           -0.397   226.027    
    SLICE_X82Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031   225.996    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][56]_srl8
  -------------------------------------------------------------------
                         required time                        225.996    
                         arrival time                        -237.867    
  -------------------------------------------------------------------
                         slack                                -11.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.810ns  (arrival time - required time)
  Source:                 clocks/mmcm/CLKOUT2
                            (clock source 'clk_ipb_i'  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@400.000ns - clk_ipb_i fall@400.000ns)
  Data Path Delay:        1.796ns  (logic 0.026ns (1.448%)  route 1.770ns (98.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -1.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns = ( 400.811 - 400.000 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 402.308 - 400.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i fall edge)
                                                    400.000   400.000 f  
    AD12                                              0.000   400.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000   400.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388   400.388 f  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083   401.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   401.497 f  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761   402.258    clocks/clk200_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   402.308 f  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127   403.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026   403.461 f  clocks/bufgipb/O
                         net (fo=1218, routed)        0.643   404.104    slaves/slaveadc/chipscope1/U0/ila_core_inst/probe2[0]
    SLICE_X74Y143        SRL16E                                       f  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    400.000   400.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   400.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814   400.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481   399.333 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637   399.970    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   400.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.811   400.811    slaves/slaveadc/chipscope1/U0/ila_core_inst/out
    SLICE_X74Y143        SRL16E                                       r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.000   400.811    
                         clock uncertainty            0.397   401.208    
    SLICE_X74Y143        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086   401.294    slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                       -401.294    
                         arrival time                         404.104    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.856ns  (arrival time - required time)
  Source:                 clocks/mmcm/CLKOUT2
                            (clock source 'clk_ipb_i'  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@400.000ns - clk_ipb_i fall@400.000ns)
  Data Path Delay:        1.853ns  (logic 0.056ns (3.023%)  route 1.797ns (96.977%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -1.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns = ( 400.812 - 400.000 ) 
    Source Clock Delay      (SCD):    2.308ns = ( 402.308 - 400.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i fall edge)
                                                    400.000   400.000 f  
    AD12                                              0.000   400.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000   400.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388   400.388 f  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083   401.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   401.497 f  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761   402.258    clocks/clk200_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   402.308 f  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127   403.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026   403.461 f  clocks/bufgipb/O
                         net (fo=1218, routed)        0.670   404.131    slaves/slaveadc/chipscope1/U0/ila_core_inst/probe2[0]
    SLICE_X74Y147        LUT3 (Prop_lut3_I1_O)        0.030   404.161 f  slaves/slaveadc/chipscope1/U0/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000   404.161    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X74Y147        FDRE                                         f  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    400.000   400.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   400.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814   400.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481   399.333 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637   399.970    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030   400.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.812   400.812    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X74Y147        FDRE                                         r  slaves/slaveadc/chipscope1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000   400.812    
                         clock uncertainty            0.397   401.209    
    SLICE_X74Y147        FDRE (Hold_fdre_C_D)         0.096   401.305    slaves/slaveadc/chipscope1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       -401.305    
                         arrival time                         404.161    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.964ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.201%)  route 0.103ns (50.799%))
  Logic Levels:           0  
  Clock Path Skew:        -3.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.715ns
    Source Clock Delay      (SCD):    3.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.513     3.974    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/rd_clk
    SLICE_X76Y226        FDCE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y226        FDCE (Prop_fdce_C_Q)         0.100     4.074 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/gv.ram_valid_d1_reg/Q
                         net (fo=3, routed)           0.103     4.178    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe4[0]
    SLICE_X74Y226        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.715     0.715    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X74Y226        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.000     0.715    
                         clock uncertainty            0.397     1.112    
    SLICE_X74Y226        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.214    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.966ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/control_block/fw_st_wr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][175]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.281%)  route 0.155ns (60.719%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    4.001ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.540     4.001    slaves/slavevfat3/control_block/clk
    SLICE_X73Y156        FDRE                                         r  slaves/slavevfat3/control_block/fw_st_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y156        FDRE (Prop_fdre_C_Q)         0.100     4.101 r  slaves/slavevfat3/control_block/fw_st_wr_reg[1]/Q
                         net (fo=3, routed)           0.155     4.256    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe26[1]
    SLICE_X74Y156        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][175]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.739     0.739    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X74Y156        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][175]_srl8/CLK
                         clock pessimism              0.000     0.739    
                         clock uncertainty            0.397     1.136    
    SLICE_X74Y156        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.290    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][175]_srl8
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.976ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.062%)  route 0.127ns (55.938%))
  Logic Levels:           0  
  Clock Path Skew:        -3.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.588     4.049    ipbus/trans/sm/ipb_clk
    SLICE_X68Y133        FDRE                                         r  ipbus/trans/sm/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y133        FDRE (Prop_fdre_C_Q)         0.100     4.149 r  ipbus/trans/sm/addr_reg[5]/Q
                         net (fo=8, routed)           0.127     4.276    slaves/slaveadc/chipscope1/U0/ila_core_inst/probe11[5]
    SLICE_X70Y133        SRL16E                                       r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.805     0.805    slaves/slaveadc/chipscope1/U0/ila_core_inst/out
    SLICE_X70Y133        SRL16E                                       r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/CLK
                         clock pessimism              0.000     0.805    
                         clock uncertainty            0.397     1.202    
    SLICE_X70Y133        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.300    slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.977ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/reset_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][148]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.566%)  route 0.115ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        -3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    4.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.552     4.013    slaves/slavevfat3/clk
    SLICE_X103Y155       FDRE                                         r  slaves/slavevfat3/reset_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y155       FDRE (Prop_fdre_C_Q)         0.100     4.113 r  slaves/slavevfat3/reset_fifo_reg/Q
                         net (fo=10, routed)          0.115     4.228    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe17[0]
    SLICE_X102Y155       SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][148]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.752     0.752    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X102Y155       SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][148]_srl8/CLK
                         clock pessimism              0.000     0.752    
                         clock uncertainty            0.397     1.149    
    SLICE_X102Y155       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.251    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][148]_srl8
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.982ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.895%)  route 0.113ns (53.105%))
  Logic Levels:           0  
  Clock Path Skew:        -3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.535     3.996    ipbus/trans/sm/ipb_clk
    SLICE_X68Y182        FDRE                                         r  ipbus/trans/sm/addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y182        FDRE (Prop_fdre_C_Q)         0.100     4.096 r  ipbus/trans/sm/addr_reg[29]/Q
                         net (fo=7, routed)           0.113     4.210    slaves/slaveadc/chipscope1/U0/ila_core_inst/probe11[29]
    SLICE_X70Y182        SRL16E                                       r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.732     0.732    slaves/slaveadc/chipscope1/U0/ila_core_inst/out
    SLICE_X70Y182        SRL16E                                       r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
                         clock pessimism              0.000     0.732    
                         clock uncertainty            0.397     1.129    
    SLICE_X70Y182        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.227    slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][102]_srl8
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           4.210    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.985ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/control_block/data_to_fifo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.836%)  route 0.157ns (57.164%))
  Logic Levels:           0  
  Clock Path Skew:        -3.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.556     4.017    slaves/slavevfat3/control_block/clk
    SLICE_X106Y155       FDRE                                         r  slaves/slavevfat3/control_block/data_to_fifo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y155       FDRE (Prop_fdre_C_Q)         0.118     4.135 r  slaves/slavevfat3/control_block/data_to_fifo_reg[17]/Q
                         net (fo=34, routed)          0.157     4.293    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe8[17]
    SLICE_X106Y151       SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.757     0.757    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X106Y151       SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8/CLK
                         clock pessimism              0.000     0.757    
                         clock uncertainty            0.397     1.154    
    SLICE_X106Y151       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.308    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][87]_srl8
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           4.293    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.985ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.616%)  route 0.110ns (52.384%))
  Logic Levels:           0  
  Clock Path Skew:        -3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.535     3.996    ipbus/trans/sm/ipb_clk
    SLICE_X67Y182        FDRE                                         r  ipbus/trans/sm/addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y182        FDRE (Prop_fdre_C_Q)         0.100     4.096 r  ipbus/trans/sm/addr_reg[28]/Q
                         net (fo=7, routed)           0.110     4.206    slaves/slaveadc/chipscope1/U0/ila_core_inst/probe11[28]
    SLICE_X70Y182        SRL16E                                       r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.732     0.732    slaves/slaveadc/chipscope1/U0/ila_core_inst/out
    SLICE_X70Y182        SRL16E                                       r  slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
                         clock pessimism              0.000     0.732    
                         clock uncertainty            0.397     1.129    
    SLICE_X70Y182        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.221    slaves/slaveadc/chipscope1/U0/ila_core_inst/shifted_data_in_reg[7][101]_srl8
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           4.206    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             2.992ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/control_block/fw_st_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][174]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.904%)  route 0.123ns (55.096%))
  Logic Levels:           0  
  Clock Path Skew:        -3.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.538     3.999    slaves/slavevfat3/control_block/clk
    SLICE_X75Y157        FDRE                                         r  slaves/slavevfat3/control_block/fw_st_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y157        FDRE (Prop_fdre_C_Q)         0.100     4.099 r  slaves/slavevfat3/control_block/fw_st_wr_reg[0]/Q
                         net (fo=3, routed)           0.123     4.222    slaves/slavevfat3/chipscope/U0/ila_core_inst/probe26[0]
    SLICE_X74Y156        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][174]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.739     0.739    slaves/slavevfat3/chipscope/U0/ila_core_inst/out
    SLICE_X74Y156        SRL16E                                       r  slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][174]_srl8/CLK
                         clock pessimism              0.000     0.739    
                         clock uncertainty            0.397     1.136    
    SLICE_X74Y156        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.230    slaves/slavevfat3/chipscope/U0/ila_core_inst/shifted_data_in_reg[7][174]_srl8
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           4.222    
  -------------------------------------------------------------------
                         slack                                  2.992    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.381ns,  Total Violation       -0.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.381ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.270ns (19.575%)  route 1.109ns (80.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -6.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 10.411 - 8.000 ) 
    Source Clock Delay      (SCD):    9.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    clocks/clk125
    SLICE_X13Y120        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.223     9.555 f  clocks/rst_125_reg/Q
                         net (fo=735, routed)         1.109    10.664    clocks/rst_125
    SLICE_X56Y118        LUT1 (Prop_lut1_I0_O)        0.047    10.711 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000    10.711    eth/lopt
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.633    10.411    eth/rx_clk
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000    10.411    
                         clock uncertainty           -0.154    10.257    
    SLICE_X56Y118        FDRE (Setup_fdre_C_D)        0.073    10.330    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                 -0.381    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.895%)  route 0.398ns (64.105%))
  Logic Levels:           0  
  Clock Path Skew:        -6.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    9.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.461     9.334    eth/fifo/m_aclk
    SLICE_X21Y116        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     9.557 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.398     9.955    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    10.357    
                         clock uncertainty           -0.154    10.203    
    SLICE_X22Y119        FDCE (Setup_fdce_C_D)        0.022    10.225    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.236ns (46.458%)  route 0.272ns (53.542%))
  Logic Levels:           0  
  Clock Path Skew:        -6.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 10.356 - 8.000 ) 
    Source Clock Delay      (SCD):    9.333ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.460     9.333    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDCE (Prop_fdce_C_Q)         0.236     9.569 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.272     9.841    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X20Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.578    10.356    eth/fifo/s_aclk
    SLICE_X20Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    10.356    
                         clock uncertainty           -0.154    10.202    
    SLICE_X20Y118        FDCE (Setup_fdce_C_D)       -0.085    10.117    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         10.117    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.223ns (40.450%)  route 0.328ns (59.550%))
  Logic Levels:           0  
  Clock Path Skew:        -6.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 10.356 - 8.000 ) 
    Source Clock Delay      (SCD):    9.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.461     9.334    eth/fifo/m_aclk
    SLICE_X21Y116        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.223     9.557 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.328     9.885    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X21Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.578    10.356    eth/fifo/s_aclk
    SLICE_X21Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    10.356    
                         clock uncertainty           -0.154    10.202    
    SLICE_X21Y118        FDCE (Setup_fdce_C_D)       -0.008    10.194    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.194    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.259ns (47.959%)  route 0.281ns (52.041%))
  Logic Levels:           0  
  Clock Path Skew:        -6.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 10.357 - 8.000 ) 
    Source Clock Delay      (SCD):    9.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.457     9.330    eth/fifo/m_aclk
    SLICE_X20Y120        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDCE (Prop_fdce_C_Q)         0.259     9.589 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.281     9.870    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579    10.357    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    10.357    
                         clock uncertainty           -0.154    10.203    
    SLICE_X22Y119        FDCE (Setup_fdce_C_D)        0.021    10.224    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         10.224    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  0.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.650ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.860%)  route 0.145ns (55.141%))
  Logic Levels:           0  
  Clock Path Skew:        -2.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.632     4.093    eth/fifo/m_aclk
    SLICE_X20Y120        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y120        FDCE (Prop_fdce_C_Q)         0.118     4.211 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0/Q
                         net (fo=1, routed)           0.145     4.356    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism              0.000     1.493    
                         clock uncertainty            0.154     1.647    
    SLICE_X22Y119        FDCE (Hold_fdce_C_D)         0.059     1.706    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.672ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.125%)  route 0.162ns (61.875%))
  Logic Levels:           0  
  Clock Path Skew:        -2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.636     4.097    eth/fifo/m_aclk
    SLICE_X21Y116        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.100     4.197 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2/Q
                         net (fo=1, routed)           0.162     4.360    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X21Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X21Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.000     1.493    
                         clock uncertainty            0.154     1.647    
    SLICE_X21Y118        FDCE (Hold_fdce_C_D)         0.040     1.687    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           4.360    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.693ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.085%)  route 0.202ns (66.915%))
  Logic Levels:           0  
  Clock Path Skew:        -2.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    4.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.636     4.097    eth/fifo/m_aclk
    SLICE_X21Y116        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDCE (Prop_fdce_C_Q)         0.100     4.197 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1/Q
                         net (fo=1, routed)           0.202     4.400    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism              0.000     1.493    
                         clock uncertainty            0.154     1.647    
    SLICE_X22Y119        FDCE (Hold_fdce_C_D)         0.059     1.706    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.696ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (44.036%)  route 0.136ns (55.964%))
  Logic Levels:           0  
  Clock Path Skew:        -2.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    4.096ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.635     4.096    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDCE (Prop_fdce_C_Q)         0.107     4.203 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/Q
                         net (fo=1, routed)           0.136     4.339    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X20Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X20Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3/C
                         clock pessimism              0.000     1.493    
                         clock uncertainty            0.154     1.647    
    SLICE_X20Y118        FDCE (Hold_fdce_C_D)        -0.004     1.643    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           4.339    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             3.080ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/rx_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.130ns (17.031%)  route 0.633ns (82.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.531ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.634     4.095    clocks/clk125
    SLICE_X13Y120        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.100     4.195 f  clocks/rst_125_reg/Q
                         net (fo=735, routed)         0.633     4.829    clocks/rst_125
    SLICE_X56Y118        LUT1 (Prop_lut1_I0_O)        0.030     4.859 r  clocks/emac0_i_1/O
                         net (fo=1, routed)           0.000     4.859    eth/lopt
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.381     1.531    eth/rx_clk
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/C
                         clock pessimism              0.000     1.531    
                         clock uncertainty            0.154     1.685    
    SLICE_X56Y118        FDRE (Hold_fdre_C_D)         0.093     1.778    eth/rx_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           4.859    
  -------------------------------------------------------------------
                         slack                                  3.080    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        1.762ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -1.447ns,  Total Violation      -12.144ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        12.131ns  (logic 0.259ns (2.135%)  route 11.872ns (97.865%))
  Logic Levels:           0  
  Clock Path Skew:        6.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.636     2.629    eth/fifo/s_aclk
    SLICE_X20Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDCE (Prop_fdce_C_Q)         0.259     2.888 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1/Q
                         net (fo=1, routed)          11.872    14.760    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[1]
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/C
                         clock pessimism              0.000    16.654    
                         clock uncertainty           -0.154    16.500    
    SLICE_X20Y117        FDCE (Setup_fdce_C_D)        0.022    16.522    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         16.522    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        11.817ns  (logic 0.236ns (1.997%)  route 11.581ns (98.003%))
  Logic Levels:           0  
  Clock Path Skew:        6.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 16.652 - 8.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.636     2.629    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y119        FDCE (Prop_fdce_C_Q)         0.236     2.865 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3/Q
                         net (fo=1, routed)          11.581    14.446    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[3]
    SLICE_X20Y120        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.325    16.652    eth/fifo/m_aclk
    SLICE_X20Y120        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/C
                         clock pessimism              0.000    16.652    
                         clock uncertainty           -0.154    16.498    
    SLICE_X20Y120        FDCE (Setup_fdce_C_D)       -0.064    16.434    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
  -------------------------------------------------------------------
                         required time                         16.434    
                         arrival time                         -14.446    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        11.821ns  (logic 0.259ns (2.191%)  route 11.562ns (97.809%))
  Logic Levels:           0  
  Clock Path Skew:        6.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.636     2.629    eth/fifo/s_aclk
    SLICE_X20Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDCE (Prop_fdce_C_Q)         0.259     2.888 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2/Q
                         net (fo=1, routed)          11.562    14.450    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[2]
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/C
                         clock pessimism              0.000    16.654    
                         clock uncertainty           -0.154    16.500    
    SLICE_X20Y117        FDCE (Setup_fdce_C_D)        0.023    16.523    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         16.523    
                         arrival time                         -14.450    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
                            (rising edge-triggered cell FDCE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        11.543ns  (logic 0.259ns (2.244%)  route 11.284ns (97.756%))
  Logic Levels:           0  
  Clock Path Skew:        6.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.636     2.629    eth/fifo/s_aclk
    SLICE_X20Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y118        FDCE (Prop_fdce_C_Q)         0.259     2.888 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0/Q
                         net (fo=1, routed)          11.284    14.172    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D[0]
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/C
                         clock pessimism              0.000    16.654    
                         clock uncertainty           -0.154    16.500    
    SLICE_X20Y117        FDCE (Setup_fdce_C_D)        0.021    16.521    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         16.521    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.376ns (7.795%)  route 4.448ns (92.205%))
  Logic Levels:           0  
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 12.096 - 8.000 ) 
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.376     1.871 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           4.448     6.319    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.635    12.096    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.000    12.096    
                         clock uncertainty           -0.154    11.942    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)       -0.051    11.891    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         11.891    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.366ns (7.764%)  route 4.348ns (92.236%))
  Logic Levels:           0  
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 12.096 - 8.000 ) 
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.366     1.861 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           4.348     6.209    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.635    12.096    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.000    12.096    
                         clock uncertainty           -0.154    11.942    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)        0.009    11.951    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                          -6.209    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 0.371ns (7.898%)  route 4.326ns (92.102%))
  Logic Levels:           0  
  Clock Path Skew:        2.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 12.096 - 8.000 ) 
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.371     1.866 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           4.326     6.193    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.635    12.096    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.000    12.096    
                         clock uncertainty           -0.154    11.942    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)        0.007    11.949    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         11.949    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.565ns (12.056%)  route 4.121ns (87.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 12.094 - 8.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.344     1.494    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480     1.974 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           4.121     6.095    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X23Y119        LUT3 (Prop_lut3_I2_O)        0.085     6.180 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     6.180    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.633    12.094    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000    12.094    
                         clock uncertainty           -0.154    11.940    
    SLICE_X23Y119        FDRE (Setup_fdre_C_D)        0.031    11.971    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.480ns (10.472%)  route 4.104ns (89.528%))
  Logic Levels:           0  
  Clock Path Skew:        2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.094ns = ( 12.094 - 8.000 ) 
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.345     1.495    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.480     1.975 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           4.104     6.079    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.633    12.094    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.000    12.094    
                         clock uncertainty           -0.154    11.940    
    SLICE_X23Y119        FDRE (Setup_fdre_C_D)       -0.036    11.904    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         11.904    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 0.453ns (9.757%)  route 4.190ns (90.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.096ns = ( 12.096 - 8.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.344     1.494    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.368     1.862 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           4.190     6.052    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X23Y117        LUT3 (Prop_lut3_I2_O)        0.085     6.137 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000     6.137    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.635    12.096    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.000    12.096    
                         clock uncertainty           -0.154    11.942    
    SLICE_X23Y117        FDRE (Setup_fdre_C_D)        0.031    11.973    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  5.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.447ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 0.552ns (9.542%)  route 5.233ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        6.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.332ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.358    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.910 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA_D1/O
                         net (fo=1, routed)           5.233     8.143    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[1]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1/C
                         clock pessimism              0.000     9.332    
                         clock uncertainty            0.154     9.486    
    SLICE_X23Y117        FDRE (Hold_fdre_C_D)         0.105     9.591    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_1
  -------------------------------------------------------------------
                         required time                         -9.591    
                         arrival time                           8.143    
  -------------------------------------------------------------------
                         slack                                 -1.447    

Slack (VIOLATED) :        -1.438ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 0.566ns (9.896%)  route 5.154ns (90.104%))
  Logic Levels:           0  
  Clock Path Skew:        6.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.358    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.924 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMA/O
                         net (fo=1, routed)           5.154     8.078    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.457     9.330    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0/C
                         clock pessimism              0.000     9.330    
                         clock uncertainty            0.154     9.484    
    SLICE_X23Y119        FDRE (Hold_fdre_C_D)         0.032     9.516    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
  -------------------------------------------------------------------
                         required time                         -9.516    
                         arrival time                           8.078    
  -------------------------------------------------------------------
                         slack                                 -1.438    

Slack (VIOLATED) :        -1.421ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.588ns (10.034%)  route 5.272ns (89.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579     2.357    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/WCLK
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     2.909 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24/DP/O
                         net (fo=1, routed)           5.272     8.181    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[9]
    SLICE_X23Y119        LUT3 (Prop_lut3_I2_O)        0.036     8.217 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot/O
                         net (fo=1, routed)           0.000     8.217    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9_dpot
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.457     9.330    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9/C
                         clock pessimism              0.000     9.330    
                         clock uncertainty            0.154     9.484    
    SLICE_X23Y119        FDRE (Hold_fdre_C_D)         0.154     9.638    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_9
  -------------------------------------------------------------------
                         required time                         -9.638    
                         arrival time                           8.217    
  -------------------------------------------------------------------
                         slack                                 -1.421    

Slack (VIOLATED) :        -1.275ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.562ns (9.561%)  route 5.316ns (90.439%))
  Logic Levels:           0  
  Clock Path Skew:        6.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.358    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.920 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC/O
                         net (fo=1, routed)           5.316     8.236    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[4]
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.457     9.330    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4/C
                         clock pessimism              0.000     9.330    
                         clock uncertainty            0.154     9.484    
    SLICE_X23Y119        FDRE (Hold_fdre_C_D)         0.028     9.512    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
  -------------------------------------------------------------------
                         required time                         -9.512    
                         arrival time                           8.236    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.229ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.052ns  (logic 0.591ns (9.766%)  route 5.461ns (90.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579     2.357    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/WCLK
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.912 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21/DP/O
                         net (fo=1, routed)           5.461     8.373    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X23Y119        LUT3 (Prop_lut3_I2_O)        0.036     8.409 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot/O
                         net (fo=1, routed)           0.000     8.409    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.457     9.330    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6/C
                         clock pessimism              0.000     9.330    
                         clock uncertainty            0.154     9.484    
    SLICE_X23Y119        FDRE (Hold_fdre_C_D)         0.154     9.638    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
  -------------------------------------------------------------------
                         required time                         -9.638    
                         arrival time                           8.409    
  -------------------------------------------------------------------
                         slack                                 -1.229    

Slack (VIOLATED) :        -1.223ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 0.669ns (11.040%)  route 5.391ns (88.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.332ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579     2.357    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/WCLK
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.562     2.919 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22/DP/O
                         net (fo=1, routed)           5.391     8.310    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[7]
    SLICE_X23Y117        LUT3 (Prop_lut3_I2_O)        0.107     8.417 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot/O
                         net (fo=1, routed)           0.000     8.417    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7_dpot
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7/C
                         clock pessimism              0.000     9.332    
                         clock uncertainty            0.154     9.486    
    SLICE_X23Y117        FDRE (Hold_fdre_C_D)         0.154     9.640    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
  -------------------------------------------------------------------
                         required time                         -9.640    
                         arrival time                           8.417    
  -------------------------------------------------------------------
                         slack                                 -1.223    

Slack (VIOLATED) :        -1.212ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.675ns (11.125%)  route 5.392ns (88.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.579     2.357    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/WCLK
    SLICE_X22Y118        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y118        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     2.923 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23/DP/O
                         net (fo=1, routed)           5.392     8.315    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[8]
    SLICE_X23Y119        LUT3 (Prop_lut3_I2_O)        0.109     8.424 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot/O
                         net (fo=1, routed)           0.000     8.424    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8_dpot
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.457     9.330    eth/fifo/m_aclk
    SLICE_X23Y119        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8/C
                         clock pessimism              0.000     9.330    
                         clock uncertainty            0.154     9.484    
    SLICE_X23Y119        FDRE (Hold_fdre_C_D)         0.153     9.637    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
  -------------------------------------------------------------------
                         required time                         -9.637    
                         arrival time                           8.424    
  -------------------------------------------------------------------
                         slack                                 -1.212    

Slack (VIOLATED) :        -1.092ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 0.560ns (9.112%)  route 5.585ns (90.888%))
  Logic Levels:           0  
  Clock Path Skew:        6.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.332ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.358    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.560     2.918 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB_D1/O
                         net (fo=1, routed)           5.585     8.504    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3/C
                         clock pessimism              0.000     9.332    
                         clock uncertainty            0.154     9.486    
    SLICE_X23Y117        FDRE (Hold_fdre_C_D)         0.110     9.596    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
  -------------------------------------------------------------------
                         required time                         -9.596    
                         arrival time                           8.504    
  -------------------------------------------------------------------
                         slack                                 -1.092    

Slack (VIOLATED) :        -0.969ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 0.555ns (8.854%)  route 5.713ns (91.146%))
  Logic Levels:           0  
  Clock Path Skew:        6.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.332ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.358    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.555     2.913 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMC_D1/O
                         net (fo=1, routed)           5.713     8.626    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5/C
                         clock pessimism              0.000     9.332    
                         clock uncertainty            0.154     9.486    
    SLICE_X23Y117        FDRE (Hold_fdre_C_D)         0.110     9.596    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
  -------------------------------------------------------------------
                         required time                         -9.596    
                         arrival time                           8.626    
  -------------------------------------------------------------------
                         slack                                 -0.969    

Slack (VIOLATED) :        -0.837ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 0.569ns (9.008%)  route 5.748ns (90.992%))
  Logic Levels:           0  
  Clock Path Skew:        6.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.332ns
    Source Clock Delay      (SCD):    2.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.580     2.358    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/WCLK
    SLICE_X22Y117        RAMD32                                       r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y117        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.569     2.927 r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1/RAMB/O
                         net (fo=1, routed)           5.748     8.675    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    eth/fifo/m_aclk
    SLICE_X23Y117        FDRE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2/C
                         clock pessimism              0.000     9.332    
                         clock uncertainty            0.154     9.486    
    SLICE_X23Y117        FDRE (Hold_fdre_C_D)         0.026     9.512    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
  -------------------------------------------------------------------
                         required time                         -9.512    
                         arrival time                           8.675    
  -------------------------------------------------------------------
                         slack                                 -0.837    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        4.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.223ns (6.558%)  route 3.177ns (93.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.576ns = ( 16.576 - 8.000 ) 
    Source Clock Delay      (SCD):    9.111ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.238     9.111    clocks/ipb_clk
    SLICE_X103Y155       FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y155       FDRE (Prop_fdre_C_Q)         0.223     9.334 r  clocks/rst_ipb_reg/Q
                         net (fo=123, routed)         3.177    12.511    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X59Y121        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.249    16.576    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X59Y121        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.402    16.979    
                         clock uncertainty           -0.199    16.780    
    SLICE_X59Y121        FDRE (Setup_fdre_C_D)       -0.022    16.758    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.758    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/control_block/ipbus_out_reg[ipb_err]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.395ns (14.639%)  route 2.303ns (85.361%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.592ns = ( 16.592 - 8.000 ) 
    Source Clock Delay      (SCD):    9.256ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.383     9.256    slaves/slavevfat3/control_block/clk
    SLICE_X76Y134        FDRE                                         r  slaves/slavevfat3/control_block/ipbus_out_reg[ipb_err]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDRE (Prop_fdre_C_Q)         0.223     9.479 r  slaves/slavevfat3/control_block/ipbus_out_reg[ipb_err]/Q
                         net (fo=7, routed)           0.461     9.940    slaves/ipbus_out[ipb_err]
    SLICE_X74Y132        LUT3 (Prop_lut3_I2_O)        0.043     9.983 r  slaves/addr[31]_i_3/O
                         net (fo=5, routed)           0.330    10.313    ipbus/trans/sm/ipbus_out_reg[ipb_ack]
    SLICE_X75Y129        LUT5 (Prop_lut5_I0_O)        0.043    10.356 r  ipbus/trans/sm/wctr[0]_i_3/O
                         net (fo=4, routed)           0.377    10.733    ipbus/trans/sm/wctr[0]_i_3_n_0
    SLICE_X81Y128        LUT4 (Prop_lut4_I0_O)        0.043    10.776 r  ipbus/trans/sm/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.290    11.065    ipbus/trans/iface/tx_we
    SLICE_X81Y128        LUT4 (Prop_lut4_I3_O)        0.043    11.108 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.846    11.954    ipbus/udp_if/clock_crossing_if/WEA[0]
    SLICE_X84Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.265    16.592    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X84Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.402    16.995    
                         clock uncertainty           -0.199    16.796    
    SLICE_X84Y114        FDRE (Setup_fdre_C_D)       -0.022    16.774    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.399ns  (logic 0.223ns (15.937%)  route 1.176ns (84.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 16.573 - 8.000 ) 
    Source Clock Delay      (SCD):    9.248ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.375     9.248    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X61Y124        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.223     9.471 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.176    10.647    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X60Y124        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.246    16.573    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X60Y124        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.402    16.976    
                         clock uncertainty           -0.199    16.777    
    SLICE_X60Y124        FDRE (Setup_fdre_C_D)       -0.010    16.767    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.767    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.223ns (16.529%)  route 1.126ns (83.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.574ns = ( 16.574 - 8.000 ) 
    Source Clock Delay      (SCD):    9.247ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.374     9.247    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X64Y124        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDRE (Prop_fdre_C_Q)         0.223     9.470 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.126    10.596    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X65Y122        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.247    16.574    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X65Y122        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.402    16.977    
                         clock uncertainty           -0.199    16.778    
    SLICE_X65Y122        FDRE (Setup_fdre_C_D)       -0.010    16.768    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         16.768    
                         arrival time                         -10.596    
  -------------------------------------------------------------------
                         slack                                  6.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.100ns (14.468%)  route 0.591ns (85.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.763ns
    Source Clock Delay      (SCD):    4.042ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.581     4.042    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X64Y124        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDRE (Prop_fdre_C_Q)         0.100     4.142 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.591     4.734    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X65Y122        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.800     4.763    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X65Y122        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.428     4.334    
                         clock uncertainty            0.199     4.533    
    SLICE_X65Y122        FDRE (Hold_fdre_C_D)         0.047     4.580    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           4.734    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.100ns (13.807%)  route 0.624ns (86.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.043ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.582     4.043    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X61Y124        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDRE (Prop_fdre_C_Q)         0.100     4.143 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.624     4.768    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X60Y124        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.798     4.761    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X60Y124        FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.428     4.332    
                         clock uncertainty            0.199     4.531    
    SLICE_X60Y124        FDRE (Hold_fdre_C_D)         0.047     4.578    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.578    
                         arrival time                           4.768    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.128ns (16.713%)  route 0.638ns (83.287%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.580     4.041    ipbus/trans/iface/ipb_clk
    SLICE_X79Y128        FDSE                                         r  ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDSE (Prop_fdse_C_Q)         0.100     4.141 f  ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.197     4.339    ipbus/trans/iface/first
    SLICE_X81Y128        LUT4 (Prop_lut4_I2_O)        0.028     4.367 r  ipbus/trans/iface/ram_reg_0_i_1/O
                         net (fo=9, routed)           0.441     4.807    ipbus/udp_if/clock_crossing_if/WEA[0]
    SLICE_X84Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.811     4.774    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X84Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.428     4.345    
                         clock uncertainty            0.199     4.544    
    SLICE_X84Y114        FDRE (Hold_fdre_C_D)         0.040     4.584    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.584    
                         arrival time                           4.807    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.100ns (5.361%)  route 1.765ns (94.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    4.013ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.552     4.013    clocks/ipb_clk
    SLICE_X103Y155       FDRE                                         r  clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y155       FDRE (Prop_fdre_C_Q)         0.100     4.113 r  clocks/rst_ipb_reg/Q
                         net (fo=123, routed)         1.765     5.879    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X59Y121        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.802     4.765    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X59Y121        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.428     4.336    
                         clock uncertainty            0.199     4.535    
    SLICE_X59Y121        FDRE (Hold_fdre_C_D)         0.040     4.575    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.575    
                         arrival time                           5.879    
  -------------------------------------------------------------------
                         slack                                  1.304    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_ipb_i

Setup :           73  Failing Endpoints,  Worst Slack       -6.337ns,  Total Violation     -384.991ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.337ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        14.111ns  (logic 0.259ns (1.835%)  route 13.852ns (98.165%))
  Logic Levels:           0  
  Clock Path Skew:        7.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.580ns = ( 584.580 - 576.000 ) 
    Source Clock Delay      (SCD):    1.390ns = ( 576.390 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.390   576.390    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X56Y137        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.259   576.649 r  slaves/slaveadc/i2c_i/data_o_reg[9]/Q
                         net (fo=2, routed)          13.852   590.501    slaves/slaveadc/controladc/rdata[9]
    SLICE_X60Y132        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.253   584.580    slaves/slaveadc/controladc/clk
    SLICE_X60Y132        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[9]/C
                         clock pessimism              0.000   584.580    
                         clock uncertainty           -0.397   584.183    
    SLICE_X60Y132        FDRE (Setup_fdre_C_D)       -0.019   584.164    slaves/slaveadc/controladc/fresh_data_reg[9]
  -------------------------------------------------------------------
                         required time                        584.164    
                         arrival time                        -590.501    
  -------------------------------------------------------------------
                         slack                                 -6.337    

Slack (VIOLATED) :        -5.980ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        13.575ns  (logic 0.266ns (1.959%)  route 13.309ns (98.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.584ns = ( 584.584 - 576.000 ) 
    Source Clock Delay      (SCD):    1.391ns = ( 576.391 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.391   576.391    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X64Y141        FDRE                                         r  slaves/slaveadc/i2c_i/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDRE (Prop_fdre_C_Q)         0.223   576.614 r  slaves/slaveadc/i2c_i/valid_o_reg/Q
                         net (fo=7, routed)           8.851   585.465    slaves/slaveadc/controladc/data_valid
    SLICE_X64Y141        LUT3 (Prop_lut3_I0_O)        0.043   585.508 r  slaves/slaveadc/controladc/fresh_data[31]_i_1/O
                         net (fo=32, routed)          4.458   589.966    slaves/slaveadc/controladc/fresh_data[31]_i_1_n_0
    SLICE_X67Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.257   584.584    slaves/slaveadc/controladc/clk
    SLICE_X67Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[7]/C
                         clock pessimism              0.000   584.584    
                         clock uncertainty           -0.397   584.187    
    SLICE_X67Y141        FDRE (Setup_fdre_C_CE)      -0.201   583.986    slaves/slaveadc/controladc/fresh_data_reg[7]
  -------------------------------------------------------------------
                         required time                        583.986    
                         arrival time                        -589.966    
  -------------------------------------------------------------------
                         slack                                 -5.980    

Slack (VIOLATED) :        -5.957ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        13.574ns  (logic 0.266ns (1.960%)  route 13.308ns (98.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.582ns = ( 584.582 - 576.000 ) 
    Source Clock Delay      (SCD):    1.391ns = ( 576.391 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.391   576.391    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X64Y141        FDRE                                         r  slaves/slaveadc/i2c_i/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDRE (Prop_fdre_C_Q)         0.223   576.614 r  slaves/slaveadc/i2c_i/valid_o_reg/Q
                         net (fo=7, routed)           8.851   585.465    slaves/slaveadc/controladc/data_valid
    SLICE_X64Y141        LUT3 (Prop_lut3_I0_O)        0.043   585.508 r  slaves/slaveadc/controladc/fresh_data[31]_i_1/O
                         net (fo=32, routed)          4.457   589.965    slaves/slaveadc/controladc/fresh_data[31]_i_1_n_0
    SLICE_X62Y135        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.255   584.582    slaves/slaveadc/controladc/clk
    SLICE_X62Y135        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[28]/C
                         clock pessimism              0.000   584.582    
                         clock uncertainty           -0.397   584.185    
    SLICE_X62Y135        FDRE (Setup_fdre_C_CE)      -0.178   584.007    slaves/slaveadc/controladc/fresh_data_reg[28]
  -------------------------------------------------------------------
                         required time                        584.007    
                         arrival time                        -589.965    
  -------------------------------------------------------------------
                         slack                                 -5.957    

Slack (VIOLATED) :        -5.952ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        13.748ns  (logic 0.259ns (1.884%)  route 13.489ns (98.116%))
  Logic Levels:           0  
  Clock Path Skew:        7.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.582ns = ( 584.582 - 576.000 ) 
    Source Clock Delay      (SCD):    1.387ns = ( 576.387 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.387   576.387    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X58Y135        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.259   576.646 r  slaves/slaveadc/i2c_i/data_o_reg[28]/Q
                         net (fo=2, routed)          13.489   590.135    slaves/slaveadc/controladc/rdata[28]
    SLICE_X62Y135        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.255   584.582    slaves/slaveadc/controladc/clk
    SLICE_X62Y135        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[28]/C
                         clock pessimism              0.000   584.582    
                         clock uncertainty           -0.397   584.185    
    SLICE_X62Y135        FDRE (Setup_fdre_C_D)       -0.002   584.183    slaves/slaveadc/controladc/fresh_data_reg[28]
  -------------------------------------------------------------------
                         required time                        584.183    
                         arrival time                        -590.135    
  -------------------------------------------------------------------
                         slack                                 -5.952    

Slack (VIOLATED) :        -5.949ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        13.546ns  (logic 0.266ns (1.964%)  route 13.280ns (98.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.586ns = ( 584.586 - 576.000 ) 
    Source Clock Delay      (SCD):    1.391ns = ( 576.391 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.391   576.391    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X64Y141        FDRE                                         r  slaves/slaveadc/i2c_i/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDRE (Prop_fdre_C_Q)         0.223   576.614 r  slaves/slaveadc/i2c_i/valid_o_reg/Q
                         net (fo=7, routed)           8.851   585.465    slaves/slaveadc/controladc/data_valid
    SLICE_X64Y141        LUT3 (Prop_lut3_I0_O)        0.043   585.508 r  slaves/slaveadc/controladc/fresh_data[31]_i_1/O
                         net (fo=32, routed)          4.429   589.937    slaves/slaveadc/controladc/fresh_data[31]_i_1_n_0
    SLICE_X55Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.259   584.586    slaves/slaveadc/controladc/clk
    SLICE_X55Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[19]/C
                         clock pessimism              0.000   584.586    
                         clock uncertainty           -0.397   584.189    
    SLICE_X55Y141        FDRE (Setup_fdre_C_CE)      -0.201   583.988    slaves/slaveadc/controladc/fresh_data_reg[19]
  -------------------------------------------------------------------
                         required time                        583.988    
                         arrival time                        -589.937    
  -------------------------------------------------------------------
                         slack                                 -5.949    

Slack (VIOLATED) :        -5.949ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        13.546ns  (logic 0.266ns (1.964%)  route 13.280ns (98.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.586ns = ( 584.586 - 576.000 ) 
    Source Clock Delay      (SCD):    1.391ns = ( 576.391 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.391   576.391    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X64Y141        FDRE                                         r  slaves/slaveadc/i2c_i/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDRE (Prop_fdre_C_Q)         0.223   576.614 r  slaves/slaveadc/i2c_i/valid_o_reg/Q
                         net (fo=7, routed)           8.851   585.465    slaves/slaveadc/controladc/data_valid
    SLICE_X64Y141        LUT3 (Prop_lut3_I0_O)        0.043   585.508 r  slaves/slaveadc/controladc/fresh_data[31]_i_1/O
                         net (fo=32, routed)          4.429   589.937    slaves/slaveadc/controladc/fresh_data[31]_i_1_n_0
    SLICE_X55Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.259   584.586    slaves/slaveadc/controladc/clk
    SLICE_X55Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[25]/C
                         clock pessimism              0.000   584.586    
                         clock uncertainty           -0.397   584.189    
    SLICE_X55Y141        FDRE (Setup_fdre_C_CE)      -0.201   583.988    slaves/slaveadc/controladc/fresh_data_reg[25]
  -------------------------------------------------------------------
                         required time                        583.988    
                         arrival time                        -589.937    
  -------------------------------------------------------------------
                         slack                                 -5.949    

Slack (VIOLATED) :        -5.942ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        13.562ns  (logic 0.266ns (1.961%)  route 13.296ns (98.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.586ns = ( 584.586 - 576.000 ) 
    Source Clock Delay      (SCD):    1.391ns = ( 576.391 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.391   576.391    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X64Y141        FDRE                                         r  slaves/slaveadc/i2c_i/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDRE (Prop_fdre_C_Q)         0.223   576.614 r  slaves/slaveadc/i2c_i/valid_o_reg/Q
                         net (fo=7, routed)           8.851   585.465    slaves/slaveadc/controladc/data_valid
    SLICE_X64Y141        LUT3 (Prop_lut3_I0_O)        0.043   585.508 r  slaves/slaveadc/controladc/fresh_data[31]_i_1/O
                         net (fo=32, routed)          4.445   589.953    slaves/slaveadc/controladc/fresh_data[31]_i_1_n_0
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.259   584.586    slaves/slaveadc/controladc/clk
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[17]/C
                         clock pessimism              0.000   584.586    
                         clock uncertainty           -0.397   584.189    
    SLICE_X56Y141        FDRE (Setup_fdre_C_CE)      -0.178   584.011    slaves/slaveadc/controladc/fresh_data_reg[17]
  -------------------------------------------------------------------
                         required time                        584.011    
                         arrival time                        -589.953    
  -------------------------------------------------------------------
                         slack                                 -5.942    

Slack (VIOLATED) :        -5.942ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        13.562ns  (logic 0.266ns (1.961%)  route 13.296ns (98.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.586ns = ( 584.586 - 576.000 ) 
    Source Clock Delay      (SCD):    1.391ns = ( 576.391 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.391   576.391    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X64Y141        FDRE                                         r  slaves/slaveadc/i2c_i/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDRE (Prop_fdre_C_Q)         0.223   576.614 r  slaves/slaveadc/i2c_i/valid_o_reg/Q
                         net (fo=7, routed)           8.851   585.465    slaves/slaveadc/controladc/data_valid
    SLICE_X64Y141        LUT3 (Prop_lut3_I0_O)        0.043   585.508 r  slaves/slaveadc/controladc/fresh_data[31]_i_1/O
                         net (fo=32, routed)          4.445   589.953    slaves/slaveadc/controladc/fresh_data[31]_i_1_n_0
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.259   584.586    slaves/slaveadc/controladc/clk
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[21]/C
                         clock pessimism              0.000   584.586    
                         clock uncertainty           -0.397   584.189    
    SLICE_X56Y141        FDRE (Setup_fdre_C_CE)      -0.178   584.011    slaves/slaveadc/controladc/fresh_data_reg[21]
  -------------------------------------------------------------------
                         required time                        584.011    
                         arrival time                        -589.953    
  -------------------------------------------------------------------
                         slack                                 -5.942    

Slack (VIOLATED) :        -5.942ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        13.562ns  (logic 0.266ns (1.961%)  route 13.296ns (98.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.586ns = ( 584.586 - 576.000 ) 
    Source Clock Delay      (SCD):    1.391ns = ( 576.391 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.391   576.391    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X64Y141        FDRE                                         r  slaves/slaveadc/i2c_i/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDRE (Prop_fdre_C_Q)         0.223   576.614 r  slaves/slaveadc/i2c_i/valid_o_reg/Q
                         net (fo=7, routed)           8.851   585.465    slaves/slaveadc/controladc/data_valid
    SLICE_X64Y141        LUT3 (Prop_lut3_I0_O)        0.043   585.508 r  slaves/slaveadc/controladc/fresh_data[31]_i_1/O
                         net (fo=32, routed)          4.445   589.953    slaves/slaveadc/controladc/fresh_data[31]_i_1_n_0
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.259   584.586    slaves/slaveadc/controladc/clk
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[22]/C
                         clock pessimism              0.000   584.586    
                         clock uncertainty           -0.397   584.189    
    SLICE_X56Y141        FDRE (Setup_fdre_C_CE)      -0.178   584.011    slaves/slaveadc/controladc/fresh_data_reg[22]
  -------------------------------------------------------------------
                         required time                        584.011    
                         arrival time                        -589.953    
  -------------------------------------------------------------------
                         slack                                 -5.942    

Slack (VIOLATED) :        -5.942ns  (required time - arrival time)
  Source:                 slaves/slaveadc/i2c_i/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_clk_wiz_0 rise@575.000ns)
  Data Path Delay:        13.562ns  (logic 0.266ns (1.961%)  route 13.296ns (98.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        7.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.586ns = ( 584.586 - 576.000 ) 
    Source Clock Delay      (SCD):    1.391ns = ( 576.391 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    575.000   575.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   575.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419   576.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977   573.442 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465   574.907    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093   575.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.391   576.391    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X64Y141        FDRE                                         r  slaves/slaveadc/i2c_i/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y141        FDRE (Prop_fdre_C_Q)         0.223   576.614 r  slaves/slaveadc/i2c_i/valid_o_reg/Q
                         net (fo=7, routed)           8.851   585.465    slaves/slaveadc/controladc/data_valid
    SLICE_X64Y141        LUT3 (Prop_lut3_I0_O)        0.043   585.508 r  slaves/slaveadc/controladc/fresh_data[31]_i_1/O
                         net (fo=32, routed)          4.445   589.953    slaves/slaveadc/controladc/fresh_data[31]_i_1_n_0
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    AD12                                              0.000   576.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000   576.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803   576.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173   578.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   579.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776   580.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   580.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336   583.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   583.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.259   584.586    slaves/slaveadc/controladc/clk
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[23]/C
                         clock pessimism              0.000   584.586    
                         clock uncertainty           -0.397   584.189    
    SLICE_X56Y141        FDRE (Setup_fdre_C_CE)      -0.178   584.011    slaves/slaveadc/controladc/fresh_data_reg[23]
  -------------------------------------------------------------------
                         required time                        584.011    
                         arrival time                        -589.953    
  -------------------------------------------------------------------
                         slack                                 -5.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.064ns  (logic 0.178ns (1.964%)  route 8.886ns (98.036%))
  Logic Levels:           0  
  Clock Path Skew:        8.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.265ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.256     1.256    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X55Y135        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y135        FDRE (Prop_fdre_C_Q)         0.178     1.434 r  slaves/slaveadc/i2c_i/data_o_reg[22]/Q
                         net (fo=2, routed)           8.886    10.320    slaves/slaveadc/controladc/rdata[22]
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.392     9.265    slaves/slaveadc/controladc/clk
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[22]/C
                         clock pessimism              0.000     9.265    
                         clock uncertainty            0.397     9.662    
    SLICE_X56Y141        FDRE (Hold_fdre_C_D)         0.127     9.789    slaves/slaveadc/controladc/fresh_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.789    
                         arrival time                          10.320    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 0.206ns (2.251%)  route 8.944ns (97.749%))
  Logic Levels:           0  
  Clock Path Skew:        8.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.265ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.256     1.256    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X56Y135        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135        FDRE (Prop_fdre_C_Q)         0.206     1.462 r  slaves/slaveadc/i2c_i/data_o_reg[17]/Q
                         net (fo=2, routed)           8.944    10.406    slaves/slaveadc/controladc/rdata[17]
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.392     9.265    slaves/slaveadc/controladc/clk
    SLICE_X56Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[17]/C
                         clock pessimism              0.000     9.265    
                         clock uncertainty            0.397     9.662    
    SLICE_X56Y141        FDRE (Hold_fdre_C_D)         0.153     9.815    slaves/slaveadc/controladc/fresh_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -9.815    
                         arrival time                          10.406    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 0.206ns (2.234%)  route 9.014ns (97.766%))
  Logic Levels:           0  
  Clock Path Skew:        8.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.259ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.257     1.257    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X56Y137        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y137        FDRE (Prop_fdre_C_Q)         0.206     1.463 r  slaves/slaveadc/i2c_i/data_o_reg[18]/Q
                         net (fo=2, routed)           9.014    10.477    slaves/slaveadc/controladc/rdata[18]
    SLICE_X58Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.386     9.259    slaves/slaveadc/controladc/clk
    SLICE_X58Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[18]/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty            0.397     9.656    
    SLICE_X58Y134        FDRE (Hold_fdre_C_D)         0.135     9.791    slaves/slaveadc/controladc/fresh_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -9.791    
                         arrival time                          10.477    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 0.206ns (2.155%)  route 9.355ns (97.845%))
  Logic Levels:           0  
  Clock Path Skew:        8.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.256ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.256     1.256    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X58Y135        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.206     1.462 r  slaves/slaveadc/i2c_i/data_o_reg[20]/Q
                         net (fo=2, routed)           9.355    10.817    slaves/slaveadc/controladc/rdata[20]
    SLICE_X58Y131        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.383     9.256    slaves/slaveadc/controladc/clk
    SLICE_X58Y131        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[20]/C
                         clock pessimism              0.000     9.256    
                         clock uncertainty            0.397     9.653    
    SLICE_X58Y131        FDRE (Hold_fdre_C_D)         0.135     9.788    slaves/slaveadc/controladc/fresh_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -9.788    
                         arrival time                          10.817    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.153ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 0.178ns (1.843%)  route 9.482ns (98.157%))
  Logic Levels:           0  
  Clock Path Skew:        8.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.257ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.257     1.257    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X60Y136        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y136        FDRE (Prop_fdre_C_Q)         0.178     1.435 r  slaves/slaveadc/i2c_i/data_o_reg[5]/Q
                         net (fo=2, routed)           9.482    10.917    slaves/slaveadc/controladc/rdata[5]
    SLICE_X64Y133        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.384     9.257    slaves/slaveadc/controladc/clk
    SLICE_X64Y133        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[5]/C
                         clock pessimism              0.000     9.257    
                         clock uncertainty            0.397     9.654    
    SLICE_X64Y133        FDRE (Hold_fdre_C_D)         0.110     9.764    slaves/slaveadc/controladc/fresh_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.764    
                         arrival time                          10.917    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 0.189ns (1.942%)  route 9.545ns (98.058%))
  Logic Levels:           0  
  Clock Path Skew:        8.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.258ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.257     1.257    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X58Y137        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDRE (Prop_fdre_C_Q)         0.189     1.446 r  slaves/slaveadc/i2c_i/data_o_reg[31]/Q
                         net (fo=2, routed)           9.545    10.991    slaves/slaveadc/controladc/rdata[31]
    SLICE_X64Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.385     9.258    slaves/slaveadc/controladc/clk
    SLICE_X64Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[31]/C
                         clock pessimism              0.000     9.258    
                         clock uncertainty            0.397     9.655    
    SLICE_X64Y134        FDRE (Hold_fdre_C_D)         0.044     9.699    slaves/slaveadc/controladc/fresh_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -9.699    
                         arrival time                          10.991    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.337ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.843ns  (logic 0.206ns (2.093%)  route 9.637ns (97.907%))
  Logic Levels:           0  
  Clock Path Skew:        8.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.265ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.257     1.257    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X54Y138        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y138        FDRE (Prop_fdre_C_Q)         0.206     1.463 r  slaves/slaveadc/i2c_i/data_o_reg[25]/Q
                         net (fo=2, routed)           9.637    11.100    slaves/slaveadc/controladc/rdata[25]
    SLICE_X55Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.392     9.265    slaves/slaveadc/controladc/clk
    SLICE_X55Y141        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[25]/C
                         clock pessimism              0.000     9.265    
                         clock uncertainty            0.397     9.662    
    SLICE_X55Y141        FDRE (Hold_fdre_C_D)         0.101     9.763    slaves/slaveadc/controladc/fresh_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -9.763    
                         arrival time                          11.100    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.818ns  (logic 0.189ns (1.925%)  route 9.629ns (98.075%))
  Logic Levels:           0  
  Clock Path Skew:        8.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.259ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.257     1.257    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X58Y137        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDRE (Prop_fdre_C_Q)         0.189     1.446 r  slaves/slaveadc/i2c_i/data_o_reg[29]/Q
                         net (fo=2, routed)           9.629    11.075    slaves/slaveadc/controladc/rdata[29]
    SLICE_X58Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.386     9.259    slaves/slaveadc/controladc/clk
    SLICE_X58Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[29]/C
                         clock pessimism              0.000     9.259    
                         clock uncertainty            0.397     9.656    
    SLICE_X58Y134        FDRE (Hold_fdre_C_D)         0.072     9.728    slaves/slaveadc/controladc/fresh_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -9.728    
                         arrival time                          11.075    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.444ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.953ns  (logic 0.206ns (2.070%)  route 9.747ns (97.930%))
  Logic Levels:           0  
  Clock Path Skew:        8.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.258ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.256     1.256    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X58Y135        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDRE (Prop_fdre_C_Q)         0.206     1.462 r  slaves/slaveadc/i2c_i/data_o_reg[6]/Q
                         net (fo=2, routed)           9.747    11.209    slaves/slaveadc/controladc/rdata[6]
    SLICE_X64Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.385     9.258    slaves/slaveadc/controladc/clk
    SLICE_X64Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[6]/C
                         clock pessimism              0.000     9.258    
                         clock uncertainty            0.397     9.655    
    SLICE_X64Y134        FDRE (Hold_fdre_C_D)         0.110     9.765    slaves/slaveadc/controladc/fresh_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.765    
                         arrival time                          11.209    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 slaves/slaveadc/i2c_i/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            slaves/slaveadc/controladc/fresh_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.023ns  (logic 0.178ns (1.776%)  route 9.845ns (98.224%))
  Logic Levels:           0  
  Clock Path Skew:        8.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.258ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.217ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265     1.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    -1.438 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    -0.083    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.256     1.256    slaves/slaveadc/i2c_i/ref_clk_i
    SLICE_X63Y136        FDRE                                         r  slaves/slaveadc/i2c_i/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDRE (Prop_fdre_C_Q)         0.178     1.434 r  slaves/slaveadc/i2c_i/data_o_reg[4]/Q
                         net (fo=2, routed)           9.845    11.279    slaves/slaveadc/controladc/rdata[4]
    SLICE_X64Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.385     9.258    slaves/slaveadc/controladc/clk
    SLICE_X64Y134        FDRE                                         r  slaves/slaveadc/controladc/fresh_data_reg[4]/C
                         clock pessimism              0.000     9.258    
                         clock uncertainty            0.397     9.655    
    SLICE_X64Y134        FDRE (Hold_fdre_C_D)         0.101     9.756    slaves/slaveadc/controladc/fresh_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.756    
                         arrival time                          11.279    
  -------------------------------------------------------------------
                         slack                                  1.523    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        5.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.831ns  (logic 0.236ns (12.887%)  route 1.595ns (87.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.638ns = ( 40.638 - 32.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 33.314 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.441    33.314    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X46Y129        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.236    33.550 r  ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          1.595    35.145    ipbus/udp_if/clock_crossing_if/Q[3]
    SLICE_X46Y130        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.311    40.638    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X46Y130        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.041    
                         clock uncertainty           -0.199    40.842    
    SLICE_X46Y130        FDRE (Setup_fdre_C_D)       -0.085    40.757    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.757    
                         arrival time                         -35.145    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.495ns  (logic 0.223ns (14.921%)  route 1.272ns (85.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.597ns = ( 40.597 - 32.000 ) 
    Source Clock Delay      (SCD):    9.276ns = ( 33.276 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.403    33.276    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X93Y111        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.223    33.499 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          1.272    34.770    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X95Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.270    40.597    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X95Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.000    
                         clock uncertainty           -0.199    40.801    
    SLICE_X95Y113        FDRE (Setup_fdre_C_D)       -0.022    40.779    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         40.779    
                         arrival time                         -34.770    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.352ns  (logic 0.204ns (15.085%)  route 1.148ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.598ns = ( 40.598 - 32.000 ) 
    Source Clock Delay      (SCD):    9.276ns = ( 33.276 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.403    33.276    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X93Y111        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.204    33.480 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          1.148    34.628    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X96Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.271    40.598    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X96Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.001    
                         clock uncertainty           -0.199    40.802    
    SLICE_X96Y111        FDRE (Setup_fdre_C_D)       -0.111    40.691    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.691    
                         arrival time                         -34.628    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.440ns  (logic 0.223ns (15.487%)  route 1.217ns (84.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.598ns = ( 40.598 - 32.000 ) 
    Source Clock Delay      (SCD):    9.276ns = ( 33.276 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.403    33.276    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X93Y111        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.223    33.499 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          1.217    34.716    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X96Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.271    40.598    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X96Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism              0.402    41.001    
                         clock uncertainty           -0.199    40.802    
    SLICE_X96Y111        FDRE (Setup_fdre_C_D)       -0.022    40.780    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.780    
                         arrival time                         -34.716    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.362ns  (logic 0.236ns (17.333%)  route 1.126ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.635ns = ( 40.635 - 32.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 33.314 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.441    33.314    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X46Y129        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.236    33.550 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          1.126    34.675    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.308    40.635    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism              0.402    41.038    
                         clock uncertainty           -0.199    40.839    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)       -0.090    40.749    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         40.749    
                         arrival time                         -34.675    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.341ns  (logic 0.204ns (15.208%)  route 1.137ns (84.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.600ns = ( 40.600 - 32.000 ) 
    Source Clock Delay      (SCD):    9.276ns = ( 33.276 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.403    33.276    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X93Y111        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.204    33.480 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          1.137    34.617    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X102Y113       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.273    40.600    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X102Y113       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism              0.402    41.003    
                         clock uncertainty           -0.199    40.804    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)       -0.083    40.721    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         40.721    
                         arrival time                         -34.617    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.394ns  (logic 0.259ns (18.576%)  route 1.135ns (81.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.635ns = ( 40.635 - 32.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 33.314 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.441    33.314    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X46Y129        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.259    33.573 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          1.135    34.708    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.308    40.635    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism              0.402    41.038    
                         clock uncertainty           -0.199    40.839    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)       -0.019    40.820    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         40.820    
                         arrival time                         -34.708    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.369ns  (logic 0.223ns (16.292%)  route 1.146ns (83.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 40.594 - 32.000 ) 
    Source Clock Delay      (SCD):    9.271ns = ( 33.271 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.398    33.271    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X89Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.223    33.494 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           1.146    34.639    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X88Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.267    40.594    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X88Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism              0.402    40.997    
                         clock uncertainty           -0.199    40.798    
    SLICE_X88Y114        FDRE (Setup_fdre_C_D)       -0.022    40.776    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.776    
                         arrival time                         -34.639    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.281ns  (logic 0.204ns (15.922%)  route 1.077ns (84.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.594ns = ( 40.594 - 32.000 ) 
    Source Clock Delay      (SCD):    9.271ns = ( 33.271 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.398    33.271    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X89Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.204    33.475 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           1.077    34.552    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X88Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.267    40.594    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X88Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism              0.402    40.997    
                         clock uncertainty           -0.199    40.798    
    SLICE_X88Y114        FDRE (Setup_fdre_C_D)       -0.102    40.696    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.696    
                         arrival time                         -34.552    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - I rise@24.000ns)
  Data Path Delay:        1.337ns  (logic 0.223ns (16.677%)  route 1.114ns (83.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.573ns = ( 40.573 - 32.000 ) 
    Source Clock Delay      (SCD):    9.249ns = ( 33.249 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)         24.000    24.000 r  
    AD12                                              0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299    27.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936    29.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    29.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469    31.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    31.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.376    33.249    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X60Y126        FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.223    33.472 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           1.114    34.586    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X63Y126        FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.246    40.573    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X63Y126        FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism              0.402    40.976    
                         clock uncertainty           -0.199    40.777    
    SLICE_X63Y126        FDRE (Setup_fdre_C_D)       -0.022    40.755    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         40.755    
                         arrival time                         -34.586    
  -------------------------------------------------------------------
                         slack                                  6.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.091ns (14.257%)  route 0.547ns (85.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.595     4.056    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X89Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.091     4.147 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.547     4.695    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X88Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.813     4.776    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X88Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.428     4.347    
                         clock uncertainty            0.199     4.546    
    SLICE_X88Y114        FDRE (Hold_fdre_C_D)         0.003     4.549    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.549    
                         arrival time                           4.695    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.637%)  route 0.583ns (85.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    4.044ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.583     4.044    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X60Y126        FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.100     4.144 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.583     4.728    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X63Y126        FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.798     4.761    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X63Y126        FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.428     4.332    
                         clock uncertainty            0.199     4.531    
    SLICE_X63Y126        FDRE (Hold_fdre_C_D)         0.040     4.571    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.571    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.518%)  route 0.589ns (85.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.595     4.056    ipbus/udp_if/clock_crossing_if/clk125
    SLICE_X89Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.100     4.156 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.589     4.745    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X88Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.813     4.776    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X88Y114        FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.428     4.347    
                         clock uncertainty            0.199     4.546    
    SLICE_X88Y114        FDRE (Hold_fdre_C_D)         0.040     4.586    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.091ns (13.258%)  route 0.595ns (86.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.599     4.060    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X93Y111        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.091     4.151 r  ipbus/udp_if/tx_ram_selector/write_i_reg[1]/Q
                         net (fo=12, routed)          0.595     4.747    ipbus/udp_if/clock_crossing_if/write_i_reg[3][1]
    SLICE_X96Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.820     4.783    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X96Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.354    
                         clock uncertainty            0.199     4.553    
    SLICE_X96Y111        FDRE (Hold_fdre_C_D)         0.002     4.555    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.555    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.118ns (16.270%)  route 0.607ns (83.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.619     4.080    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X46Y129        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.118     4.198 r  ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          0.607     4.806    ipbus/udp_if/clock_crossing_if/Q[2]
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.835     4.798    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism             -0.428     4.369    
                         clock uncertainty            0.199     4.568    
    SLICE_X47Y128        FDRE (Hold_fdre_C_D)         0.041     4.609    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.609    
                         arrival time                           4.806    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.118ns (16.339%)  route 0.604ns (83.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.619     4.080    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X46Y129        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.118     4.198 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=25, routed)          0.604     4.803    ipbus/udp_if/clock_crossing_if/Q[0]
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.835     4.798    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism             -0.428     4.369    
                         clock uncertainty            0.199     4.568    
    SLICE_X47Y128        FDRE (Hold_fdre_C_D)         0.032     4.600    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.600    
                         arrival time                           4.803    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.100ns (13.460%)  route 0.643ns (86.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.599     4.060    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X93Y111        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.100     4.160 r  ipbus/udp_if/tx_ram_selector/write_i_reg[0]/Q
                         net (fo=13, routed)          0.643     4.803    ipbus/udp_if/clock_crossing_if/write_i_reg[3][0]
    SLICE_X96Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.820     4.783    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X96Y111        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                         clock pessimism             -0.428     4.354    
                         clock uncertainty            0.199     4.553    
    SLICE_X96Y111        FDRE (Hold_fdre_C_D)         0.040     4.593    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.593    
                         arrival time                           4.803    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.091ns (12.685%)  route 0.626ns (87.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.599     4.060    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X93Y111        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.091     4.151 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=23, routed)          0.626     4.778    ipbus/udp_if/clock_crossing_if/write_i_reg[3][3]
    SLICE_X102Y113       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.819     4.782    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X102Y113       FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.428     4.353    
                         clock uncertainty            0.199     4.552    
    SLICE_X102Y113       FDRE (Hold_fdre_C_D)         0.001     4.553    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.553    
                         arrival time                           4.778    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.107ns (14.974%)  route 0.608ns (85.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.619     4.080    ipbus/udp_if/rx_ram_selector/clk125
    SLICE_X46Y129        FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDRE (Prop_fdre_C_Q)         0.107     4.187 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          0.608     4.795    ipbus/udp_if/clock_crossing_if/Q[1]
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.835     4.798    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X47Y128        FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism             -0.428     4.369    
                         clock uncertainty            0.199     4.568    
    SLICE_X47Y128        FDRE (Hold_fdre_C_D)        -0.004     4.564    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           4.795    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.100ns (12.601%)  route 0.694ns (87.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.599     4.060    ipbus/udp_if/tx_ram_selector/clk125
    SLICE_X93Y111        FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y111        FDRE (Prop_fdre_C_Q)         0.100     4.160 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=24, routed)          0.694     4.854    ipbus/udp_if/clock_crossing_if/write_i_reg[3][2]
    SLICE_X95Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.815     4.778    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X95Y113        FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism             -0.428     4.349    
                         clock uncertainty            0.199     4.548    
    SLICE_X95Y113        FDRE (Hold_fdre_C_D)         0.040     4.588    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.588    
                         arrival time                           4.854    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        6.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.223ns (14.310%)  route 1.335ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 16.650 - 8.000 ) 
    Source Clock Delay      (SCD):    9.332ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    clocks/clk125
    SLICE_X13Y120        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.223     9.555 f  clocks/rst_125_reg/Q
                         net (fo=735, routed)         1.335    10.890    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X36Y110        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.323    16.650    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X36Y110        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1/C
                         clock pessimism              0.633    17.284    
                         clock uncertainty           -0.064    17.219    
    SLICE_X36Y110        FDPE (Recov_fdpe_C_PRE)     -0.178    17.041    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.223ns (14.310%)  route 1.335ns (85.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 16.650 - 8.000 ) 
    Source Clock Delay      (SCD):    9.332ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    clocks/clk125
    SLICE_X13Y120        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.223     9.555 f  clocks/rst_125_reg/Q
                         net (fo=735, routed)         1.335    10.890    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X36Y110        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.323    16.650    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TX_AXI_CLK
    SLICE_X36Y110        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2/C
                         clock pessimism              0.633    17.284    
                         clock uncertainty           -0.064    17.219    
    SLICE_X36Y110        FDPE (Recov_fdpe_C_PRE)     -0.178    17.041    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         17.041    
                         arrival time                         -10.890    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.359ns (29.456%)  route 0.860ns (70.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.656ns = ( 16.656 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X22Y114        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDPE (Prop_fdpe_C_Q)         0.236     9.571 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.447    10.018    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y115        LUT2 (Prop_lut2_I0_O)        0.123    10.141 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.412    10.553    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X20Y115        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.329    16.656    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                         clock pessimism              0.633    17.290    
                         clock uncertainty           -0.064    17.225    
    SLICE_X20Y115        FDPE (Recov_fdpe_C_PRE)     -0.187    17.038    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.359ns (29.456%)  route 0.860ns (70.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.656ns = ( 16.656 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X22Y114        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDPE (Prop_fdpe_C_Q)         0.236     9.571 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.447    10.018    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y115        LUT2 (Prop_lut2_I0_O)        0.123    10.141 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.412    10.553    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X20Y115        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.329    16.656    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                         clock pessimism              0.633    17.290    
                         clock uncertainty           -0.064    17.225    
    SLICE_X20Y115        FDPE (Recov_fdpe_C_PRE)     -0.187    17.038    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2
  -------------------------------------------------------------------
                         required time                         17.038    
                         arrival time                         -10.553    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.130ns  (logic 0.359ns (31.783%)  route 0.771ns (68.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.655ns = ( 16.655 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X22Y114        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y114        FDPE (Prop_fdpe_C_Q)         0.236     9.571 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/Q
                         net (fo=3, routed)           0.447    10.018    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X22Y115        LUT2 (Prop_lut2_I0_O)        0.123    10.141 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb1/O
                         net (fo=3, routed)           0.323    10.464    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_comb
    SLICE_X23Y115        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.328    16.655    eth/fifo/m_aclk
    SLICE_X23Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0/C
                         clock pessimism              0.655    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X23Y115        FDPE (Recov_fdpe_C_PRE)     -0.178    17.068    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.259ns (31.771%)  route 0.556ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.259     9.594 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.556    10.150    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X20Y117        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0/C
                         clock pessimism              0.655    17.310    
                         clock uncertainty           -0.064    17.245    
    SLICE_X20Y117        FDCE (Recov_fdce_C_CLR)     -0.187    17.058    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.259ns (31.771%)  route 0.556ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.259     9.594 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.556    10.150    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X20Y117        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1/C
                         clock pessimism              0.655    17.310    
                         clock uncertainty           -0.064    17.245    
    SLICE_X20Y117        FDCE (Recov_fdce_C_CLR)     -0.187    17.058    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.259ns (31.771%)  route 0.556ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.259     9.594 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.556    10.150    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X20Y117        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2/C
                         clock pessimism              0.655    17.310    
                         clock uncertainty           -0.064    17.245    
    SLICE_X20Y117        FDCE (Recov_fdce_C_CLR)     -0.187    17.058    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.259ns (31.771%)  route 0.556ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.259     9.594 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.556    10.150    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X20Y117        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3/C
                         clock pessimism              0.655    17.310    
                         clock uncertainty           -0.064    17.245    
    SLICE_X20Y117        FDCE (Recov_fdce_C_CLR)     -0.187    17.058    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
  -------------------------------------------------------------------
                         required time                         17.058    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/CLR
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.259ns (31.771%)  route 0.556ns (68.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 16.654 - 8.000 ) 
    Source Clock Delay      (SCD):    9.335ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.259     9.594 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1/Q
                         net (fo=16, routed)          0.556    10.150    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
    SLICE_X20Y117        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    10.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    12.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    12.908 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.336    15.244    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    15.327 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.327    16.654    eth/fifo/m_aclk
    SLICE_X20Y117        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/C
                         clock pessimism              0.655    17.310    
                         clock uncertainty           -0.064    17.245    
    SLICE_X20Y117        FDCE (Recov_fdce_C_CLR)     -0.154    17.091    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         17.091    
                         arrival time                         -10.150    
  -------------------------------------------------------------------
                         slack                                  6.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.066%)  route 0.150ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.150     4.366    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X22Y116        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.854     4.817    eth/fifo/m_aclk
    SLICE_X22Y116        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1/C
                         clock pessimism             -0.689     4.127    
    SLICE_X22Y116        FDCE (Remov_fdce_C_CLR)     -0.050     4.077    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.066%)  route 0.150ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.150     4.366    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X22Y116        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.854     4.817    eth/fifo/m_aclk
    SLICE_X22Y116        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/C
                         clock pessimism             -0.689     4.127    
    SLICE_X22Y116        FDCE (Remov_fdce_C_CLR)     -0.050     4.077    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
  -------------------------------------------------------------------
                         required time                         -4.077    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.066%)  route 0.150ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.150     4.366    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X22Y116        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.854     4.817    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb/C
                         clock pessimism             -0.689     4.127    
    SLICE_X22Y116        FDPE (Remov_fdpe_C_PRE)     -0.052     4.075    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
  -------------------------------------------------------------------
                         required time                         -4.075    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.066%)  route 0.150ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.150     4.366    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X22Y116        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.854     4.817    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i/C
                         clock pessimism             -0.689     4.127    
    SLICE_X22Y116        FDPE (Remov_fdpe_C_PRE)     -0.052     4.075    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
  -------------------------------------------------------------------
                         required time                         -4.075    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.066%)  route 0.150ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.150     4.366    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X22Y116        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.854     4.817    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i/C
                         clock pessimism             -0.689     4.127    
    SLICE_X22Y116        FDPE (Remov_fdpe_C_PRE)     -0.052     4.075    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
  -------------------------------------------------------------------
                         required time                         -4.075    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.066%)  route 0.150ns (55.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.689ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.150     4.366    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X22Y116        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.854     4.817    eth/fifo/m_aclk
    SLICE_X22Y116        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                         clock pessimism             -0.689     4.127    
    SLICE_X22Y116        FDPE (Remov_fdpe_C_PRE)     -0.052     4.075    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
  -------------------------------------------------------------------
                         required time                         -4.075    
                         arrival time                           4.366    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.152%)  route 0.183ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.183     4.400    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X21Y115        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.856     4.819    eth/fifo/m_aclk
    SLICE_X21Y115        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/C
                         clock pessimism             -0.709     4.109    
    SLICE_X21Y115        FDCE (Remov_fdce_C_CLR)     -0.069     4.040    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.152%)  route 0.183ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.183     4.400    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X21Y115        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.856     4.819    eth/fifo/m_aclk
    SLICE_X21Y115        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/C
                         clock pessimism             -0.709     4.109    
    SLICE_X21Y115        FDCE (Remov_fdce_C_CLR)     -0.069     4.040    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.152%)  route 0.183ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.183     4.400    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X21Y115        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.856     4.819    eth/fifo/m_aclk
    SLICE_X21Y115        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/C
                         clock pessimism             -0.709     4.109    
    SLICE_X21Y115        FDCE (Remov_fdce_C_CLR)     -0.069     4.040    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/CLR
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.118ns (39.152%)  route 0.183ns (60.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637     4.098    eth/fifo/m_aclk
    SLICE_X20Y115        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y115        FDPE (Prop_fdpe_C_Q)         0.118     4.216 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=12, routed)          0.183     4.400    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X21Y115        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.196     3.933    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.856     4.819    eth/fifo/m_aclk
    SLICE_X21Y115        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1/C
                         clock pessimism             -0.709     4.109    
    SLICE_X21Y115        FDCE (Remov_fdce_C_CLR)     -0.069     4.040    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
  -------------------------------------------------------------------
                         required time                         -4.040    
                         arrival time                           4.400    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        5.779ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.271ns,  Total Violation       -1.271ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (recovery check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (I rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.182ns (3.996%)  route 4.373ns (96.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 12.098 - 8.000 ) 
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.381     1.531    eth/rx_clk
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y118        FDRE (Prop_fdre_C_Q)         0.147     1.678 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           3.038     4.716    eth/fifo/s_aresetn
    SLICE_X23Y118        LUT1 (Prop_lut1_I0_O)        0.035     4.751 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           1.335     6.086    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X22Y114        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          8.000     8.000 r  
    AD12                                              0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     9.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761    10.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127    11.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    11.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.637    12.098    eth/fifo/m_aclk
    SLICE_X22Y114        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000    12.098    
                         clock uncertainty           -0.154    11.944    
    SLICE_X22Y114        FDPE (Recov_fdpe_C_PRE)     -0.079    11.865    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         11.865    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  5.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.271ns  (arrival time - required time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
                            (removal check against rising-edge clock I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.242ns (4.252%)  route 5.450ns (95.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        6.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.335ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     1.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     1.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.633     2.411    eth/rx_clk
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y118        FDRE (Prop_fdre_C_Q)         0.206     2.617 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           3.779     6.396    eth/fifo/s_aresetn
    SLICE_X23Y118        LUT1 (Prop_lut1_I0_O)        0.036     6.432 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           1.671     8.103    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X22Y114        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.462     9.335    eth/fifo/m_aclk
    SLICE_X22Y114        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg/C
                         clock pessimism              0.000     9.335    
                         clock uncertainty            0.154     9.489    
    SLICE_X22Y114        FDPE (Remov_fdpe_C_PRE)     -0.115     9.374    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rd_rst_asreg
  -------------------------------------------------------------------
                         required time                         -9.374    
                         arrival time                           8.103    
  -------------------------------------------------------------------
                         slack                                 -1.271    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       29.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.857ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.359ns (20.760%)  route 1.370ns (79.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.394ns = ( 40.394 - 32.000 ) 
    Source Clock Delay      (SCD):    9.088ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.215     9.088    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X70Y186        FDRE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y186        FDRE (Prop_fdre_C_Q)         0.236     9.324 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     9.788    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X70Y186        LUT2 (Prop_lut2_I1_O)        0.123     9.911 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.906    10.817    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X70Y215        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.067    40.394    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y215        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.545    40.940    
                         clock uncertainty           -0.079    40.861    
    SLICE_X70Y215        FDPE (Recov_fdpe_C_PRE)     -0.187    40.674    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.674    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                 29.857    

Slack (MET) :             29.857ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.359ns (20.760%)  route 1.370ns (79.240%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.394ns = ( 40.394 - 32.000 ) 
    Source Clock Delay      (SCD):    9.088ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.215     9.088    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X70Y186        FDRE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y186        FDRE (Prop_fdre_C_Q)         0.236     9.324 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     9.788    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X70Y186        LUT2 (Prop_lut2_I1_O)        0.123     9.911 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.906    10.817    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X70Y215        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.067    40.394    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y215        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.545    40.940    
                         clock uncertainty           -0.079    40.861    
    SLICE_X70Y215        FDPE (Recov_fdpe_C_PRE)     -0.187    40.674    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.674    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                 29.857    

Slack (MET) :             30.030ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.359ns (23.031%)  route 1.200ns (76.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.396ns = ( 40.396 - 32.000 ) 
    Source Clock Delay      (SCD):    9.088ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.215     9.088    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X70Y186        FDRE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y186        FDRE (Prop_fdre_C_Q)         0.236     9.324 r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464     9.788    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X70Y186        LUT2 (Prop_lut2_I1_O)        0.123     9.911 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.736    10.646    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X70Y213        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.069    40.396    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y213        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.545    40.942    
                         clock uncertainty           -0.079    40.863    
    SLICE_X70Y213        FDPE (Recov_fdpe_C_PRE)     -0.187    40.676    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         40.676    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                 30.030    

Slack (MET) :             30.370ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.330ns (24.286%)  route 1.029ns (75.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 40.751 - 32.000 ) 
    Source Clock Delay      (SCD):    9.422ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.549     9.422    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y71         FDRE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.204     9.626 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    10.085    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y71         LUT2 (Prop_lut2_I1_O)        0.126    10.211 f  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.570    10.780    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X72Y64         FDPE                                         f  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.424    40.751    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y64         FDPE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.655    41.407    
                         clock uncertainty           -0.079    41.328    
    SLICE_X72Y64         FDPE (Recov_fdpe_C_PRE)     -0.178    41.150    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.150    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                 30.370    

Slack (MET) :             30.461ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.330ns (26.070%)  route 0.936ns (73.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.749ns = ( 40.749 - 32.000 ) 
    Source Clock Delay      (SCD):    9.422ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.549     9.422    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y71         FDRE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.204     9.626 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    10.085    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y71         LUT2 (Prop_lut2_I1_O)        0.126    10.211 f  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.477    10.687    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X72Y66         FDPE                                         f  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.422    40.749    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y66         FDPE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.655    41.405    
                         clock uncertainty           -0.079    41.326    
    SLICE_X72Y66         FDPE (Recov_fdpe_C_PRE)     -0.178    41.148    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                 30.461    

Slack (MET) :             30.555ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.330ns (28.229%)  route 0.839ns (71.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.747ns = ( 40.747 - 32.000 ) 
    Source Clock Delay      (SCD):    9.422ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.549     9.422    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X72Y71         FDRE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.204     9.626 r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    10.085    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X72Y71         LUT2 (Prop_lut2_I1_O)        0.126    10.211 f  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.380    10.591    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X72Y68         FDPE                                         f  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.420    40.747    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y68         FDPE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.655    41.403    
                         clock uncertainty           -0.079    41.324    
    SLICE_X72Y68         FDPE (Recov_fdpe_C_PRE)     -0.178    41.146    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.146    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 30.555    

Slack (MET) :             30.961ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.472%)  route 0.465ns (69.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.413ns = ( 40.413 - 32.000 ) 
    Source Clock Delay      (SCD):    9.090ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.217     9.090    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDPE (Prop_fdpe_C_Q)         0.204     9.294 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.465     9.759    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X70Y189        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.086    40.413    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X70Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.655    41.069    
                         clock uncertainty           -0.079    40.990    
    SLICE_X70Y189        FDPE (Recov_fdpe_C_PRE)     -0.270    40.720    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         40.720    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 30.961    

Slack (MET) :             30.961ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.204ns (30.472%)  route 0.465ns (69.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.413ns = ( 40.413 - 32.000 ) 
    Source Clock Delay      (SCD):    9.090ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.217     9.090    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDPE (Prop_fdpe_C_Q)         0.204     9.294 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.465     9.759    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X70Y189        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.086    40.413    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X70Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.655    41.069    
                         clock uncertainty           -0.079    40.990    
    SLICE_X70Y189        FDPE (Recov_fdpe_C_PRE)     -0.270    40.720    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         40.720    
                         arrival time                          -9.759    
  -------------------------------------------------------------------
                         slack                                 30.961    

Slack (MET) :             31.019ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.204ns (33.024%)  route 0.414ns (66.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.413ns = ( 40.413 - 32.000 ) 
    Source Clock Delay      (SCD):    9.089ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.216     9.089    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y187        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDPE (Prop_fdpe_C_Q)         0.204     9.293 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.414     9.706    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X71Y189        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.086    40.413    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.651    41.065    
                         clock uncertainty           -0.079    40.986    
    SLICE_X71Y189        FDPE (Recov_fdpe_C_PRE)     -0.261    40.725    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         40.725    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 31.019    

Slack (MET) :             31.019ns  (required time - arrival time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.204ns (33.024%)  route 0.414ns (66.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.413ns = ( 40.413 - 32.000 ) 
    Source Clock Delay      (SCD):    9.089ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.216     9.089    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y187        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDPE (Prop_fdpe_C_Q)         0.204     9.293 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.414     9.706    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X71Y189        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    AD12                                              0.000    32.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    32.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    32.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173    34.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.776    36.835    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    36.908 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           2.336    39.244    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    39.327 r  clocks/bufgipb/O
                         net (fo=1218, routed)        1.086    40.413    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.651    41.065    
                         clock uncertainty           -0.079    40.986    
    SLICE_X71Y189        FDPE (Recov_fdpe_C_PRE)     -0.261    40.725    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         40.725    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 31.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.243%)  route 0.147ns (61.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.537     3.998    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y187        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDPE (Prop_fdpe_C_Q)         0.091     4.089 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.147     4.236    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X71Y186        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.735     4.698    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y186        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.687     4.010    
    SLICE_X71Y186        FDPE (Remov_fdpe_C_PRE)     -0.110     3.900    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.900    
                         arrival time                           4.236    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.088%)  route 0.153ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.634     4.095    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X70Y71         FDPE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDPE (Prop_fdpe_C_Q)         0.107     4.202 f  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.153     4.356    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X71Y71         FDPE                                         f  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.872     4.835    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y71         FDPE                                         r  slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.728     4.106    
    SLICE_X71Y71         FDPE (Remov_fdpe_C_PRE)     -0.108     3.998    slaves/slavevfat3/fifo_out/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.998    
                         arrival time                           4.356    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.849%)  route 0.195ns (68.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.537     3.998    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y187        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDPE (Prop_fdpe_C_Q)         0.091     4.089 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.195     4.284    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X71Y189        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.738     4.701    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.687     4.013    
    SLICE_X71Y189        FDPE (Remov_fdpe_C_PRE)     -0.110     3.903    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.903    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.849%)  route 0.195ns (68.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.537     3.998    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y187        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDPE (Prop_fdpe_C_Q)         0.091     4.089 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.195     4.284    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X71Y189        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.738     4.701    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.687     4.013    
    SLICE_X71Y189        FDPE (Remov_fdpe_C_PRE)     -0.110     3.903    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -3.903    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.849%)  route 0.195ns (68.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.537     3.998    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y187        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y187        FDPE (Prop_fdpe_C_Q)         0.091     4.089 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.195     4.284    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X71Y189        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.738     4.701    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.687     4.013    
    SLICE_X71Y189        FDPE (Remov_fdpe_C_PRE)     -0.110     3.903    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -3.903    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.091ns (29.029%)  route 0.222ns (70.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.538     3.999    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDPE (Prop_fdpe_C_Q)         0.091     4.090 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.222     4.313    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X70Y189        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.738     4.701    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X70Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.690     4.010    
    SLICE_X70Y189        FDPE (Remov_fdpe_C_PRE)     -0.090     3.920    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.920    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.091ns (29.029%)  route 0.222ns (70.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.538     3.999    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y189        FDPE (Prop_fdpe_C_Q)         0.091     4.090 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.222     4.313    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X70Y189        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.738     4.701    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X70Y189        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.690     4.010    
    SLICE_X70Y189        FDPE (Remov_fdpe_C_PRE)     -0.090     3.920    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -3.920    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.128ns (21.966%)  route 0.455ns (78.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.689ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.536     3.997    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y186        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y186        FDPE (Prop_fdpe_C_Q)         0.100     4.097 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090     4.187    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X70Y186        LUT2 (Prop_lut2_I0_O)        0.028     4.215 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.365     4.580    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X70Y213        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.726     4.689    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y213        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.501     4.187    
    SLICE_X70Y213        FDPE (Remov_fdpe_C_PRE)     -0.052     4.135    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.135    
                         arrival time                           4.580    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.128%)  route 0.541ns (80.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.536     3.997    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y186        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y186        FDPE (Prop_fdpe_C_Q)         0.100     4.097 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090     4.187    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X70Y186        LUT2 (Prop_lut2_I0_O)        0.028     4.215 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.451     4.667    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X70Y215        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.725     4.688    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y215        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.501     4.186    
    SLICE_X70Y215        FDPE (Remov_fdpe_C_PRE)     -0.052     4.134    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.134    
                         arrival time                           4.667    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.128ns (19.128%)  route 0.541ns (80.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.536     3.997    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X71Y186        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y186        FDPE (Prop_fdpe_C_Q)         0.100     4.097 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090     4.187    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X70Y186        LUT2 (Prop_lut2_I0_O)        0.028     4.215 f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.451     4.667    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X70Y215        FDPE                                         f  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.030     2.684    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  clocks/mmcm/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    clocks/clk_ipb_i
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     3.963 r  clocks/bufgipb/O
                         net (fo=1218, routed)        0.725     4.688    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y215        FDPE                                         r  slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.501     4.186    
    SLICE_X70Y215        FDPE (Remov_fdpe_C_PRE)     -0.052     4.134    slaves/slavevfat3/fifo_in/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.134    
                         arrival time                           4.667    
  -------------------------------------------------------------------
                         slack                                  0.532    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.266ns (13.058%)  route 1.771ns (86.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 26.105 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.661     2.291    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X95Y151        LUT2 (Prop_lut2_I1_O)        0.043     2.334 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.111     3.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X100Y158       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.105    26.105    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.013    26.118    
                         clock uncertainty           -0.113    26.005    
    SLICE_X100Y158       FDPE (Recov_fdpe_C_PRE)     -0.178    25.827    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         25.827    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 22.383    

Slack (MET) :             22.383ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.266ns (13.058%)  route 1.771ns (86.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 26.105 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.661     2.291    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ctl_reg_reg[0]
    SLICE_X95Y151        LUT2 (Prop_lut2_I1_O)        0.043     2.334 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.111     3.444    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X100Y158       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.105    26.105    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X100Y158       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.013    26.118    
                         clock uncertainty           -0.113    26.005    
    SLICE_X100Y158       FDPE (Recov_fdpe_C_PRE)     -0.178    25.827    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         25.827    
                         arrival time                          -3.444    
  -------------------------------------------------------------------
                         slack                                 22.383    

Slack (MET) :             22.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.223ns (14.283%)  route 1.338ns (85.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 26.112 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.338     2.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y151       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.112    26.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X107Y151       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.013    26.125    
                         clock uncertainty           -0.113    26.012    
    SLICE_X107Y151       FDCE (Recov_fdce_C_CLR)     -0.212    25.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         25.800    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                 22.832    

Slack (MET) :             22.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.223ns (14.283%)  route 1.338ns (85.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 26.112 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.338     2.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y151       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.112    26.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X107Y151       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.013    26.125    
                         clock uncertainty           -0.113    26.012    
    SLICE_X107Y151       FDCE (Recov_fdce_C_CLR)     -0.212    25.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         25.800    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                 22.832    

Slack (MET) :             22.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.223ns (14.283%)  route 1.338ns (85.717%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 26.112 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.338     2.968    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y151       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.112    26.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X107Y151       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.013    26.125    
                         clock uncertainty           -0.113    26.012    
    SLICE_X107Y151       FDCE (Recov_fdce_C_CLR)     -0.212    25.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         25.800    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                 22.832    

Slack (MET) :             22.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.223ns (15.114%)  route 1.252ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 26.111 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.252     2.882    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.111    26.111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.013    26.124    
                         clock uncertainty           -0.113    26.011    
    SLICE_X104Y153       FDCE (Recov_fdce_C_CLR)     -0.187    25.824    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.824    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                 22.942    

Slack (MET) :             22.951ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.223ns (15.114%)  route 1.252ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 26.111 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.252     2.882    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X105Y153       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.111    26.111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X105Y153       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.013    26.124    
                         clock uncertainty           -0.113    26.011    
    SLICE_X105Y153       FDPE (Recov_fdpe_C_PRE)     -0.178    25.833    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         25.833    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                 22.951    

Slack (MET) :             22.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.475ns  (logic 0.223ns (15.114%)  route 1.252ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 26.111 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.252     2.882    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.111    26.111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.013    26.124    
                         clock uncertainty           -0.113    26.011    
    SLICE_X104Y153       FDCE (Recov_fdce_C_CLR)     -0.154    25.857    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         25.857    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                 22.975    

Slack (MET) :             23.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.223ns (16.744%)  route 1.109ns (83.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 26.107 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.109     2.739    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.107    26.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.013    26.120    
                         clock uncertainty           -0.113    26.007    
    SLICE_X103Y153       FDCE (Recov_fdce_C_CLR)     -0.212    25.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.795    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 23.057    

Slack (MET) :             23.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.223ns (16.744%)  route 1.109ns (83.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.107ns = ( 26.107 - 25.000 ) 
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.419     1.419    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.977    -1.558 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -0.093    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.407     1.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X95Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDRE (Prop_fdre_C_Q)         0.223     1.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.109     2.739    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X103Y153       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.265    26.265    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.703    23.562 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    24.917    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    25.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        1.107    26.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X103Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.013    26.120    
                         clock uncertainty           -0.113    26.007    
    SLICE_X103Y153       FDCE (Recov_fdce_C_CLR)     -0.212    25.795    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.795    
                         arrival time                          -2.739    
  -------------------------------------------------------------------
                         slack                                 23.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.849%)  route 0.145ns (59.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.552     0.552    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y153       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y153       FDCE (Prop_fdce_C_Q)         0.100     0.652 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.145     0.797    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X102Y152       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.753     0.753    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X102Y152       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.186     0.567    
    SLICE_X102Y152       FDCE (Remov_fdce_C_CLR)     -0.050     0.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.815%)  route 0.145ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.553     0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y152       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDPE (Prop_fdpe_C_Q)         0.100     0.653 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     0.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y151        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.751     0.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X99Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.168     0.583    
    SLICE_X99Y151        FDCE (Remov_fdce_C_CLR)     -0.069     0.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.815%)  route 0.145ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.553     0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y152       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDPE (Prop_fdpe_C_Q)         0.100     0.653 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     0.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y151        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.751     0.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X99Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.168     0.583    
    SLICE_X99Y151        FDCE (Remov_fdce_C_CLR)     -0.069     0.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.815%)  route 0.145ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.553     0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y152       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDPE (Prop_fdpe_C_Q)         0.100     0.653 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     0.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y151        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.751     0.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X99Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.168     0.583    
    SLICE_X99Y151        FDCE (Remov_fdce_C_CLR)     -0.069     0.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.815%)  route 0.145ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.553     0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y152       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDPE (Prop_fdpe_C_Q)         0.100     0.653 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     0.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y151        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.751     0.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X99Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.168     0.583    
    SLICE_X99Y151        FDCE (Remov_fdce_C_CLR)     -0.069     0.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.815%)  route 0.145ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.553     0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y152       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDPE (Prop_fdpe_C_Q)         0.100     0.653 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     0.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y151        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.751     0.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X99Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.168     0.583    
    SLICE_X99Y151        FDCE (Remov_fdce_C_CLR)     -0.069     0.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.815%)  route 0.145ns (59.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.553     0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y152       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDPE (Prop_fdpe_C_Q)         0.100     0.653 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     0.798    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y151        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.751     0.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X99Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.168     0.583    
    SLICE_X99Y151        FDCE (Remov_fdce_C_CLR)     -0.069     0.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.343%)  route 0.148ns (59.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.553     0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y152       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDPE (Prop_fdpe_C_Q)         0.100     0.653 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     0.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X97Y152        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.751     0.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X97Y152        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.168     0.583    
    SLICE_X97Y152        FDCE (Remov_fdce_C_CLR)     -0.069     0.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.343%)  route 0.148ns (59.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.553     0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y152       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDPE (Prop_fdpe_C_Q)         0.100     0.653 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     0.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X97Y152        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.751     0.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X97Y152        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.168     0.583    
    SLICE_X97Y152        FDCE (Remov_fdce_C_CLR)     -0.069     0.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.343%)  route 0.148ns (59.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.604     0.604    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.204    -0.600 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -0.026    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.553     0.553    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X101Y152       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152       FDPE (Prop_fdpe_C_Q)         0.100     0.653 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.148     0.801    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X97Y152        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.814     0.814    clocks/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.481    -0.667 r  clocks/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -0.030    clocks/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.000 r  clocks/clk_wiz/inst/clkout1_buf/O
                         net (fo=6817, routed)        0.751     0.751    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X97Y152        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.168     0.583    
    SLICE_X97Y152        FDCE (Remov_fdce_C_CLR)     -0.069     0.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.287    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X91Y145        FDCE (Recov_fdce_C_CLR)     -0.212    37.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.685    

Slack (MET) :             29.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X91Y145        FDCE (Recov_fdce_C_CLR)     -0.212    37.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.685    

Slack (MET) :             29.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X91Y145        FDCE (Recov_fdce_C_CLR)     -0.212    37.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.685    

Slack (MET) :             29.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X91Y145        FDCE (Recov_fdce_C_CLR)     -0.212    37.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.685    

Slack (MET) :             29.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X91Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X91Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X91Y145        FDCE (Recov_fdce_C_CLR)     -0.212    37.179    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.685    

Slack (MET) :             29.710ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X90Y145        FDCE (Recov_fdce_C_CLR)     -0.187    37.204    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.204    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.710    

Slack (MET) :             29.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X90Y145        FDCE (Recov_fdce_C_CLR)     -0.154    37.237    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.237    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.743    

Slack (MET) :             29.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X90Y145        FDCE (Recov_fdce_C_CLR)     -0.154    37.237    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.237    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.743    

Slack (MET) :             29.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X90Y145        FDCE (Recov_fdce_C_CLR)     -0.154    37.237    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.237    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.743    

Slack (MET) :             29.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.371ns (12.807%)  route 2.526ns (87.193%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.937ns = ( 36.937 - 33.000 ) 
    Source Clock Delay      (SCD):    4.598ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.047     3.047    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.140 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458     4.598    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X39Y144        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_fdre_C_Q)         0.204     4.802 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=57, routed)          1.232     6.034    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y143        LUT4 (Prop_lut4_I1_O)        0.124     6.158 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.783     6.941    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X81Y143        LUT1 (Prop_lut1_I0_O)        0.043     6.984 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.511     7.494    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.582    35.582    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    35.665 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.272    36.937    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.490    37.427    
                         clock uncertainty           -0.035    37.391    
    SLICE_X90Y145        FDCE (Recov_fdce_C_CLR)     -0.154    37.237    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.237    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 29.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.458%)  route 0.115ns (53.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X88Y154        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     2.423    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X87Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.744     2.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X87Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.451     2.237    
    SLICE_X87Y154        FDCE (Remov_fdce_C_CLR)     -0.069     2.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.458%)  route 0.115ns (53.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X88Y154        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     2.423    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X87Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.744     2.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X87Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.451     2.237    
    SLICE_X87Y154        FDCE (Remov_fdce_C_CLR)     -0.069     2.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.458%)  route 0.115ns (53.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X88Y154        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.115     2.423    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X87Y154        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.744     2.688    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X87Y154        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.451     2.237    
    SLICE_X87Y154        FDCE (Remov_fdce_C_CLR)     -0.069     2.168    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.819%)  route 0.109ns (52.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.551     2.212    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X97Y156        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y156        FDPE (Prop_fdpe_C_Q)         0.100     2.312 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.109     2.421    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X96Y155        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.750     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X96Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.468     2.226    
    SLICE_X96Y155        FDCE (Remov_fdce_C_CLR)     -0.069     2.157    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.535%)  route 0.110ns (52.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X88Y154        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     2.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X88Y153        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.746     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.468     2.222    
    SLICE_X88Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.535%)  route 0.110ns (52.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X88Y154        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     2.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X88Y153        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.746     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.468     2.222    
    SLICE_X88Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.535%)  route 0.110ns (52.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X88Y154        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     2.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X88Y153        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.746     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.468     2.222    
    SLICE_X88Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.535%)  route 0.110ns (52.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X88Y154        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     2.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X88Y153        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.746     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.468     2.222    
    SLICE_X88Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.535%)  route 0.110ns (52.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X88Y154        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     2.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X88Y153        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.746     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.468     2.222    
    SLICE_X88Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.535%)  route 0.110ns (52.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.635     1.635    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.661 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.547     2.208    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X88Y154        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y154        FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.110     2.418    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X88Y153        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.914     1.914    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.944 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.746     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X88Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.468     2.222    
    SLICE_X88Y153        FDCE (Remov_fdce_C_CLR)     -0.069     2.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.265    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  I
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.798ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.223ns (36.556%)  route 0.387ns (63.444%))
  Logic Levels:           0  
  Clock Path Skew:        -6.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    9.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    clocks/clk125
    SLICE_X13Y120        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.223     9.555 f  clocks/rst_125_reg/Q
                         net (fo=735, routed)         0.387     9.942    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X12Y122        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X12Y122        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000    10.347    
                         clock uncertainty           -0.154    10.193    
    SLICE_X12Y122        FDPE (Recov_fdpe_C_PRE)     -0.187    10.006    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.223ns (36.556%)  route 0.387ns (63.444%))
  Logic Levels:           0  
  Clock Path Skew:        -6.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    9.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.936     5.234    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.311 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           2.469     7.780    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     7.873 r  clocks/bufg125/O
                         net (fo=2772, routed)        1.459     9.332    clocks/clk125
    SLICE_X13Y120        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.223     9.555 f  clocks/rst_125_reg/Q
                         net (fo=735, routed)         0.387     9.942    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X12Y122        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.569    10.347    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X12Y122        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000    10.347    
                         clock uncertainty           -0.154    10.193    
    SLICE_X12Y122        FDPE (Recov_fdpe_C_PRE)     -0.154    10.039    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.798ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.600%)  route 0.189ns (65.400%))
  Logic Levels:           0  
  Clock Path Skew:        -2.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.634     4.095    clocks/clk125
    SLICE_X13Y120        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.100     4.195 f  clocks/rst_125_reg/Q
                         net (fo=735, routed)         0.189     4.384    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X12Y122        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.334     1.484    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X12Y122        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1/C
                         clock pessimism              0.000     1.484    
                         clock uncertainty            0.154     1.638    
    SLICE_X12Y122        FDPE (Remov_fdpe_C_PRE)     -0.052     1.586    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R1
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           4.384    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.798ns  (arrival time - required time)
  Source:                 clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.600%)  route 0.189ns (65.400%))
  Logic Levels:           0  
  Clock Path Skew:        -2.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.761     2.258    clocks/clk200_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.308 r  clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.127     3.435    clocks/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.461 r  clocks/bufg125/O
                         net (fo=2772, routed)        0.634     4.095    clocks/clk125
    SLICE_X13Y120        FDRE                                         r  clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.100     4.195 f  clocks/rst_125_reg/Q
                         net (fo=735, routed)         0.189     4.384    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/GLBL_RSTN
    SLICE_X12Y122        FDPE                                         f  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.334     1.484    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RX_AXI_CLK
    SLICE_X12Y122        FDPE                                         r  eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2/C
                         clock pessimism              0.000     1.484    
                         clock uncertainty            0.154     1.638    
    SLICE_X12Y122        FDPE (Remov_fdpe_C_PRE)     -0.052     1.586    eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           4.384    
  -------------------------------------------------------------------
                         slack                                  2.798    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rx_clk
  To Clock:  gmii_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.302ns (5.850%)  route 4.860ns (94.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 10.356 - 8.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.695     2.688    eth/rx_clk
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y118        FDRE (Prop_fdre_C_Q)         0.259     2.947 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           4.373     7.320    eth/fifo/s_aresetn
    SLICE_X23Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.363 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.487     7.850    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X22Y120        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.578    10.356    eth/fifo/s_aclk
    SLICE_X22Y120        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1/C
                         clock pessimism              0.215    10.571    
                         clock uncertainty           -0.035    10.536    
    SLICE_X22Y120        FDPE (Recov_fdpe_C_PRE)     -0.187    10.349    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d1
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.524ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 0.302ns (5.845%)  route 4.865ns (94.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 10.353 - 8.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.695     2.688    eth/rx_clk
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y118        FDRE (Prop_fdre_C_Q)         0.259     2.947 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           4.373     7.320    eth/fifo/s_aresetn
    SLICE_X23Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.363 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.492     7.855    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X22Y122        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575    10.353    eth/fifo/s_aclk
    SLICE_X22Y122        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                         clock pessimism              0.215    10.568    
                         clock uncertainty           -0.035    10.533    
    SLICE_X22Y122        FDPE (Recov_fdpe_C_PRE)     -0.154    10.379    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.302ns (5.850%)  route 4.860ns (94.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 10.356 - 8.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.695     2.688    eth/rx_clk
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y118        FDRE (Prop_fdre_C_Q)         0.259     2.947 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           4.373     7.320    eth/fifo/s_aresetn
    SLICE_X23Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.363 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.487     7.850    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X22Y120        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.578    10.356    eth/fifo/s_aclk
    SLICE_X22Y120        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN/C
                         clock pessimism              0.215    10.571    
                         clock uncertainty           -0.035    10.536    
    SLICE_X22Y120        FDCE (Recov_fdce_C_CLR)     -0.154    10.382    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/RST_FULL_GEN
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.302ns (5.850%)  route 4.860ns (94.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 10.356 - 8.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.695     2.688    eth/rx_clk
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y118        FDRE (Prop_fdre_C_Q)         0.259     2.947 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           4.373     7.320    eth/fifo/s_aresetn
    SLICE_X23Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.363 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.487     7.850    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X22Y120        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.578    10.356    eth/fifo/s_aclk
    SLICE_X22Y120        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2/C
                         clock pessimism              0.215    10.571    
                         clock uncertainty           -0.035    10.536    
    SLICE_X22Y120        FDPE (Recov_fdpe_C_PRE)     -0.154    10.382    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d2
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             2.532ns  (required time - arrival time)
  Source:                 eth/rx_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.302ns (5.850%)  route 4.860ns (94.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 10.356 - 8.000 ) 
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.695     2.688    eth/rx_clk
    SLICE_X56Y118        FDRE                                         r  eth/rx_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y118        FDRE (Prop_fdre_C_Q)         0.259     2.947 r  eth/rx_rst_reg/Q
                         net (fo=1, routed)           4.373     7.320    eth/fifo/s_aresetn
    SLICE_X23Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.363 f  eth/fifo/U0/xst_fifo_generator/inverted_reset1_INV_0/O
                         net (fo=6, routed)           0.487     7.850    eth/fifo/U0/xst_fifo_generator/inverted_reset
    SLICE_X22Y120        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.578    10.356    eth/fifo/s_aclk
    SLICE_X22Y120        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3/C
                         clock pessimism              0.215    10.571    
                         clock uncertainty           -0.035    10.536    
    SLICE_X22Y120        FDPE (Recov_fdpe_C_PRE)     -0.154    10.382    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.rst_d3
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  2.532    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.359ns (32.880%)  route 0.733ns (67.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 10.354 - 8.000 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.632     2.625    eth/fifo/s_aclk
    SLICE_X22Y122        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDPE (Prop_fdpe_C_Q)         0.236     2.861 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/Q
                         net (fo=3, routed)           0.443     3.304    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X22Y123        LUT2 (Prop_lut2_I0_O)        0.123     3.427 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/O
                         net (fo=2, routed)           0.290     3.717    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb
    SLICE_X22Y121        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.576    10.354    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                         clock pessimism              0.250    10.604    
                         clock uncertainty           -0.035    10.569    
    SLICE_X22Y121        FDPE (Recov_fdpe_C_PRE)     -0.187    10.382    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.359ns (32.880%)  route 0.733ns (67.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 10.354 - 8.000 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.632     2.625    eth/fifo/s_aclk
    SLICE_X22Y122        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y122        FDPE (Prop_fdpe_C_Q)         0.236     2.861 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg/Q
                         net (fo=3, routed)           0.443     3.304    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X22Y123        LUT2 (Prop_lut2_I0_O)        0.123     3.427 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb1/O
                         net (fo=2, routed)           0.290     3.717    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_comb
    SLICE_X22Y121        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.576    10.354    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                         clock pessimism              0.250    10.604    
                         clock uncertainty           -0.035    10.569    
    SLICE_X22Y121        FDPE (Recov_fdpe_C_PRE)     -0.187    10.382    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1
  -------------------------------------------------------------------
                         required time                         10.382    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/PRE
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.259ns (30.881%)  route 0.580ns (69.119%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 10.353 - 8.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.633     2.626    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.259     2.885 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.580     3.465    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X19Y119        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.575    10.353    eth/fifo/s_aclk
    SLICE_X19Y119        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0/C
                         clock pessimism              0.215    10.568    
                         clock uncertainty           -0.035    10.533    
    SLICE_X19Y119        FDPE (Recov_fdpe_C_PRE)     -0.178    10.355    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0
  -------------------------------------------------------------------
                         required time                         10.355    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.259ns (33.528%)  route 0.513ns (66.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 10.356 - 8.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.633     2.626    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.259     2.885 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.513     3.399    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X21Y118        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.578    10.356    eth/fifo/s_aclk
    SLICE_X21Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.215    10.571    
                         clock uncertainty           -0.035    10.536    
    SLICE_X21Y118        FDCE (Recov_fdce_C_CLR)     -0.212    10.324    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  6.925    

Slack (MET) :             6.925ns  (required time - arrival time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/CLR
                            (recovery check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rx_clk rise@8.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.259ns (33.528%)  route 0.513ns (66.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 10.356 - 8.000 ) 
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.428     1.679    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  eth/bufr0/O
                         net (fo=356, routed)         0.633     2.626    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.259     2.885 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.513     3.399    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X21Y118        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.351     9.489    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  eth/bufr0/O
                         net (fo=356, routed)         0.578    10.356    eth/fifo/s_aclk
    SLICE_X21Y118        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2/C
                         clock pessimism              0.215    10.571    
                         clock uncertainty           -0.035    10.536    
    SLICE_X21Y118        FDCE (Recov_fdce_C_CLR)     -0.212    10.324    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  6.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.813%)  route 0.151ns (56.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.151     1.520    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X20Y119        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.342     1.492    eth/fifo/s_aclk
    SLICE_X20Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2/C
                         clock pessimism             -0.203     1.289    
    SLICE_X20Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.239    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.813%)  route 0.151ns (56.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.151     1.520    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X20Y119        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.342     1.492    eth/fifo/s_aclk
    SLICE_X20Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1/C
                         clock pessimism             -0.203     1.289    
    SLICE_X20Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.239    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/PRE
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.813%)  route 0.151ns (56.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=10, routed)          0.151     1.520    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X20Y119        FDPE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.342     1.492    eth/fifo/s_aclk
    SLICE_X20Y119        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1/C
                         clock pessimism             -0.203     1.289    
    SLICE_X20Y119        FDPE (Remov_fdpe_C_PRE)     -0.052     1.237    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.091%)  route 0.138ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.138     1.506    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X22Y119        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0/C
                         clock pessimism             -0.229     1.264    
    SLICE_X22Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.091%)  route 0.138ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.138     1.506    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X22Y119        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1/C
                         clock pessimism             -0.229     1.264    
    SLICE_X22Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.091%)  route 0.138ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.138     1.506    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X22Y119        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0/C
                         clock pessimism             -0.229     1.264    
    SLICE_X22Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.091%)  route 0.138ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.138     1.506    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X22Y119        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1/C
                         clock pessimism             -0.229     1.264    
    SLICE_X22Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.091%)  route 0.138ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.138     1.506    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X22Y119        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0/C
                         clock pessimism             -0.229     1.264    
    SLICE_X22Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.091%)  route 0.138ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.138     1.506    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X22Y119        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1/C
                         clock pessimism             -0.229     1.264    
    SLICE_X22Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
                            (rising edge-triggered cell FDPE clocked by gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/CLR
                            (removal check against rising-edge clock gmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rx_clk rise@0.000ns - gmii_rx_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.091%)  route 0.138ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.857    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  eth/bufr0/O
                         net (fo=356, routed)         0.303     1.250    eth/fifo/s_aclk
    SLICE_X22Y121        FDPE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDPE (Prop_fdpe_C_Q)         0.118     1.368 f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0/Q
                         net (fo=16, routed)          0.138     1.506    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]
    SLICE_X22Y119        FDCE                                         f  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rx_clk rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     1.057    eth/gmii_rx_clk_IBUF
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  eth/bufr0/O
                         net (fo=356, routed)         0.343     1.493    eth/fifo/s_aclk
    SLICE_X22Y119        FDCE                                         r  eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3/C
                         clock pessimism             -0.229     1.264    
    SLICE_X22Y119        FDCE (Remov_fdce_C_CLR)     -0.050     1.214    eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 1.043ns (59.797%)  route 0.701ns (40.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 9.307 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.505     6.417    clocks/clkdiv/clear
    SLICE_X79Y117        FDCE                                         f  clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.248     9.307    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.347     9.655    
                         clock uncertainty           -0.035     9.619    
    SLICE_X79Y117        FDCE (Recov_fdce_C_CLR)     -0.212     9.407    clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 1.043ns (59.797%)  route 0.701ns (40.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 9.307 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.505     6.417    clocks/clkdiv/clear
    SLICE_X79Y117        FDCE                                         f  clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.248     9.307    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.347     9.655    
                         clock uncertainty           -0.035     9.619    
    SLICE_X79Y117        FDCE (Recov_fdce_C_CLR)     -0.212     9.407    clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 1.043ns (59.797%)  route 0.701ns (40.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 9.307 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.505     6.417    clocks/clkdiv/clear
    SLICE_X79Y117        FDCE                                         f  clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.248     9.307    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.347     9.655    
                         clock uncertainty           -0.035     9.619    
    SLICE_X79Y117        FDCE (Recov_fdce_C_CLR)     -0.212     9.407    clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 1.043ns (59.797%)  route 0.701ns (40.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.307ns = ( 9.307 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.505     6.417    clocks/clkdiv/clear
    SLICE_X79Y117        FDCE                                         f  clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.248     9.307    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y117        FDCE                                         r  clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.347     9.655    
                         clock uncertainty           -0.035     9.619    
    SLICE_X79Y117        FDCE (Recov_fdce_C_CLR)     -0.212     9.407    clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.407    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 1.043ns (62.757%)  route 0.619ns (37.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 9.306 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.422     6.335    clocks/clkdiv/clear
    SLICE_X79Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.247     9.306    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.347     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X79Y118        FDCE (Recov_fdce_C_CLR)     -0.212     9.406    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 1.043ns (62.757%)  route 0.619ns (37.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 9.306 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.422     6.335    clocks/clkdiv/clear
    SLICE_X79Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.247     9.306    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.347     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X79Y118        FDCE (Recov_fdce_C_CLR)     -0.212     9.406    clocks/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 1.043ns (62.757%)  route 0.619ns (37.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 9.306 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.422     6.335    clocks/clkdiv/clear
    SLICE_X79Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.247     9.306    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism              0.347     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X79Y118        FDCE (Recov_fdce_C_CLR)     -0.212     9.406    clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 1.043ns (62.757%)  route 0.619ns (37.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 9.306 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.422     6.335    clocks/clkdiv/clear
    SLICE_X79Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.247     9.306    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[7]/C
                         clock pessimism              0.347     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X79Y118        FDCE (Recov_fdce_C_CLR)     -0.212     9.406    clocks/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 1.043ns (65.201%)  route 0.557ns (34.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 9.305 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.360     6.272    clocks/clkdiv/clear
    SLICE_X79Y120        FDCE                                         f  clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.246     9.305    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.347     9.653    
                         clock uncertainty           -0.035     9.617    
    SLICE_X79Y120        FDCE (Recov_fdce_C_CLR)     -0.212     9.405    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sysclk_p rise@5.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        1.600ns  (logic 1.043ns (65.201%)  route 0.557ns (34.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 9.305 - 5.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.299     3.205    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.298 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.375     4.673    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.673 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.197     5.869    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.043     5.912 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.360     6.272    clocks/clkdiv/clear
    SLICE_X79Y120        FDCE                                         f  clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  clocks/ibufgds0/O
                         net (fo=1, routed)           2.173     7.976    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     8.059 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          1.246     9.305    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.347     9.653    
                         clock uncertainty           -0.035     9.617    
    SLICE_X79Y120        FDCE (Recov_fdce_C_CLR)     -0.212     9.405    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.405    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  3.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.426ns (62.131%)  route 0.260ns (37.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.162     2.763    clocks/clkdiv/clear
    SLICE_X79Y119        FDCE                                         f  clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.362     2.091    
    SLICE_X79Y119        FDCE (Remov_fdce_C_CLR)     -0.069     2.022    clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.426ns (62.131%)  route 0.260ns (37.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.162     2.763    clocks/clkdiv/clear
    SLICE_X79Y119        FDCE                                         f  clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.362     2.091    
    SLICE_X79Y119        FDCE (Remov_fdce_C_CLR)     -0.069     2.022    clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[8]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.426ns (62.131%)  route 0.260ns (37.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.162     2.763    clocks/clkdiv/clear
    SLICE_X79Y119        FDCE                                         f  clocks/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.362     2.091    
    SLICE_X79Y119        FDCE (Remov_fdce_C_CLR)     -0.069     2.022    clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[9]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.426ns (62.131%)  route 0.260ns (37.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.162     2.763    clocks/clkdiv/clear
    SLICE_X79Y119        FDCE                                         f  clocks/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.800     2.454    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y119        FDCE                                         r  clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism             -0.362     2.091    
    SLICE_X79Y119        FDCE (Remov_fdce_C_CLR)     -0.069     2.022    clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.426ns (62.318%)  route 0.258ns (37.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.160     2.761    clocks/clkdiv/clear
    SLICE_X79Y121        FDCE                                         f  clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.798     2.452    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y121        FDCE                                         r  clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.363     2.088    
    SLICE_X79Y121        FDCE (Remov_fdce_C_CLR)     -0.069     2.019    clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.426ns (61.590%)  route 0.266ns (38.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.168     2.769    clocks/clkdiv/clear
    SLICE_X79Y120        FDCE                                         f  clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.799     2.453    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.362     2.090    
    SLICE_X79Y120        FDCE (Remov_fdce_C_CLR)     -0.069     2.021    clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.426ns (61.590%)  route 0.266ns (38.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.168     2.769    clocks/clkdiv/clear
    SLICE_X79Y120        FDCE                                         f  clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.799     2.453    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism             -0.362     2.090    
    SLICE_X79Y120        FDCE (Remov_fdce_C_CLR)     -0.069     2.021    clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[14]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.426ns (61.590%)  route 0.266ns (38.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.168     2.769    clocks/clkdiv/clear
    SLICE_X79Y120        FDCE                                         f  clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.799     2.453    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.362     2.090    
    SLICE_X79Y120        FDCE (Remov_fdce_C_CLR)     -0.069     2.021    clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[15]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.426ns (61.590%)  route 0.266ns (38.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.168     2.769    clocks/clkdiv/clear
    SLICE_X79Y120        FDCE                                         f  clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.799     2.453    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y120        FDCE                                         r  clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.362     2.090    
    SLICE_X79Y120        FDCE (Remov_fdce_C_CLR)     -0.069     2.021    clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.021    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clocks/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sysclk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_p rise@0.000ns - sysclk_p rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.426ns (58.199%)  route 0.306ns (41.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.083     1.471    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.497 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.580     2.077    clocks/clkdiv/clk200_BUFG
    SLICE_X78Y121        SRL16E                                       r  clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y121        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.475 r  clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.098     2.573    clocks/clkdiv/rst_b
    SLICE_X78Y120        LUT1 (Prop_lut1_I0_O)        0.028     2.601 f  clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.208     2.809    clocks/clkdiv/clear
    SLICE_X79Y118        FDCE                                         f  clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    clocks/sysclk_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clocks/ibufgds0/O
                         net (fo=1, routed)           1.154     1.624    clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.654 r  clk200_BUFG_inst/O
                         net (fo=26, routed)          0.801     2.455    clocks/clkdiv/clk200_BUFG
    SLICE_X79Y118        FDCE                                         r  clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.362     2.092    
    SLICE_X79Y118        FDCE (Remov_fdce_C_CLR)     -0.069     2.023    clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.786    





