

================================================================
== Vivado HLS Report for 'receive'
================================================================
* Date:           Tue Nov 13 22:52:43 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     4.574|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    5614|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     117|
|Register         |        -|      -|    1127|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1127|    5731|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |tmp_100_i_fu_214_p2               |     +    |      0|  0|    15|           1|           8|
    |tmp_95_i_fu_356_p2                |     +    |      0|  0|    19|          12|           5|
    |tmp_98_i_fu_388_p2                |     +    |      0|  0|    15|           8|           1|
    |tmp_99_i_fu_202_p2                |     +    |      0|  0|    19|           5|          12|
    |tmp_118_fu_282_p2                 |     -    |      0|  0|    17|          10|          10|
    |tmp_119_fu_288_p2                 |     -    |      0|  0|    17|           9|          10|
    |tmp_120_fu_294_p2                 |     -    |      0|  0|    17|          10|          10|
    |tmp_124_fu_324_p2                 |     -    |      0|  0|    17|           9|          10|
    |ap_condition_120                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_192                  |    and   |      0|  0|     2|           1|           1|
    |ap_predicate_op10_read_state1     |    and   |      0|  0|     2|           1|           1|
    |ap_predicate_op47_read_state1     |    and   |      0|  0|     2|           1|           1|
    |ap_predicate_op60_write_state2    |    and   |      0|  0|     2|           1|           1|
    |ap_predicate_op68_write_state2    |    and   |      0|  0|     2|           1|           1|
    |p_Result_s_fu_416_p2              |    and   |      0|  0|   512|         512|         512|
    |icmp_fu_350_p2                    |   icmp   |      0|  0|    13|           9|           1|
    |tmp_114_fu_254_p2                 |   icmp   |      0|  0|    13|          14|          14|
    |tmp_96_i_fu_376_p2                |   icmp   |      0|  0|    13|          12|           1|
    |tmp_97_i_fu_382_p2                |   icmp   |      0|  0|    11|           8|           3|
    |tmp_127_fu_334_p2                 |   lshr   |      0|  0|  2171|         512|         512|
    |tmp_128_fu_410_p2                 |   lshr   |      0|  0|  2171|           2|         512|
    |Hi_assign_fu_244_p2               |    or    |      0|  0|    14|           6|          14|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|     2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|     2|           1|           1|
    |storemerge_i_fu_362_p3            |  select  |      0|  0|    12|           1|          12|
    |tmp_121_fu_300_p3                 |  select  |      0|  0|    10|           1|          10|
    |tmp_122_fu_308_p3                 |  select  |      0|  0|   512|           1|         512|
    |tmp_123_fu_316_p3                 |  select  |      0|  0|    10|           1|          10|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |Total                             |          |      0|  0|  5614|        1151|        2187|
    +----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm                          |  15|          3|    2|          6|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge11_i_phi_fu_170_p6  |  15|          3|    8|         24|
    |disp2rec_V_V_blk_n                       |   9|          2|    1|          2|
    |filterPopGet_V_V_blk_n                   |   9|          2|    1|          2|
    |getCounter                               |   9|          2|    8|         16|
    |getPath2remux_V_V_blk_n                  |   9|          2|    1|          2|
    |getPath2remux_V_V_din                    |  15|          3|   64|        192|
    |getValueLength_V                         |   9|          2|   12|         24|
    |memRdData_V_V_TDATA_blk_n                |   9|          2|    1|          2|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 117|         25|  100|        274|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |ap_CS_iter0_fsm        |    1|   0|    1|          0|
    |ap_CS_iter1_fsm        |    2|   0|    2|          0|
    |ap_done_reg            |    1|   0|    1|          0|
    |getCounter             |    8|   0|    8|          0|
    |getState               |    1|   0|    1|          0|
    |getState_load_reg_426  |    1|   0|    1|          0|
    |getValueLength_V       |   12|   0|   12|          0|
    |memInputWord_V         |  512|   0|  512|          0|
    |start_once_reg         |    1|   0|    1|          0|
    |tmp_124_reg_443        |    9|   0|   10|          1|
    |tmp_127_reg_448        |  512|   0|  512|          0|
    |tmp_132_reg_434        |    1|   0|    1|          0|
    |tmp_96_i_reg_453       |    1|   0|    1|          0|
    |tmp_V_18_reg_438       |   64|   0|   64|          0|
    |tmp_reg_430            |    1|   0|    1|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 1127|   0| 1128|          1|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      receive      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      receive      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      receive      | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |      receive      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      receive      | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      receive      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      receive      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      receive      | return value |
|start_out                 | out |    1| ap_ctrl_hs |      receive      | return value |
|start_write               | out |    1| ap_ctrl_hs |      receive      | return value |
|disp2rec_V_V_dout         |  in |   12|   ap_fifo  |    disp2rec_V_V   |    pointer   |
|disp2rec_V_V_empty_n      |  in |    1|   ap_fifo  |    disp2rec_V_V   |    pointer   |
|disp2rec_V_V_read         | out |    1|   ap_fifo  |    disp2rec_V_V   |    pointer   |
|memRdData_V_V_TVALID      |  in |    1|    axis    |   memRdData_V_V   |    pointer   |
|memRdData_V_V_TDATA       |  in |  512|    axis    |   memRdData_V_V   |    pointer   |
|memRdData_V_V_TREADY      | out |    1|    axis    |   memRdData_V_V   |    pointer   |
|getPath2remux_V_V_din     | out |   64|   ap_fifo  | getPath2remux_V_V |    pointer   |
|getPath2remux_V_V_full_n  |  in |    1|   ap_fifo  | getPath2remux_V_V |    pointer   |
|getPath2remux_V_V_write   | out |    1|   ap_fifo  | getPath2remux_V_V |    pointer   |
|filterPopGet_V_V_din      | out |    1|   ap_fifo  |  filterPopGet_V_V |    pointer   |
|filterPopGet_V_V_full_n   |  in |    1|   ap_fifo  |  filterPopGet_V_V |    pointer   |
|filterPopGet_V_V_write    | out |    1|   ap_fifo  |  filterPopGet_V_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.57>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%getState_load = load i1* @getState, align 1" [sources/valueStore/valueStore.cpp:489]   --->   Operation 3 'load' 'getState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%getValueLength_V_loa = load i12* @getValueLength_V, align 2" [sources/valueStore/valueStore.cpp:505]   --->   Operation 4 'load' 'getValueLength_V_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%getCounter_load = load i8* @getCounter, align 1" [sources/valueStore/valueStore.cpp:497]   --->   Operation 5 'load' 'getCounter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %getState_load, label %._crit_edge5.i, label %0" [sources/valueStore/valueStore.cpp:489]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i12P(i12* @disp2rec_V_V, i32 1)" [sources/valueStore/valueStore.cpp:492]   --->   Operation 7 'nbreadreq' 'tmp' <Predicate = (!getState_load)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge3.i" [sources/valueStore/valueStore.cpp:492]   --->   Operation 8 'br' <Predicate = (!getState_load)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_NbReadReq.axis.i512P(i512* %memRdData_V_V, i32 1)" [sources/valueStore/valueStore.cpp:492]   --->   Operation 9 'nbreadreq' 'tmp_132' <Predicate = (!getState_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (2.39ns)   --->   "%tmp_V_16 = call i12 @_ssdm_op_Read.ap_fifo.volatile.i12P(i12* @disp2rec_V_V)" [sources/valueStore/valueStore.cpp:493]   --->   Operation 10 'read' 'tmp_V_16' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_V_19 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)" [sources/valueStore/valueStore.cpp:494]   --->   Operation 11 'read' 'tmp_V_19' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "store i512 %tmp_V_19, i512* @memInputWord_V, align 64" [sources/valueStore/valueStore.cpp:494]   --->   Operation 12 'store' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 0.85>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_V_18 = trunc i512 %tmp_V_19 to i64" [sources/valueStore/valueStore.cpp:495]   --->   Operation 13 'trunc' 'tmp_V_18' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.33ns)   --->   "%tmp_99_i = add i12 -8, %tmp_V_16" [sources/valueStore/valueStore.cpp:496]   --->   Operation 14 'add' 'tmp_99_i' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "store i12 %tmp_99_i, i12* @getValueLength_V, align 2" [sources/valueStore/valueStore.cpp:496]   --->   Operation 15 'store' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 0.85>
ST_1 : Operation 16 [1/1] (1.35ns)   --->   "%tmp_100_i = add i8 1, %getCounter_load" [sources/valueStore/valueStore.cpp:497]   --->   Operation 16 'add' 'tmp_100_i' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "store i8 %tmp_100_i, i8* @getCounter, align 1" [sources/valueStore/valueStore.cpp:497]   --->   Operation 17 'store' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 0.85>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "store i1 true, i1* @getState, align 1" [sources/valueStore/valueStore.cpp:498]   --->   Operation 18 'store' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 0.85>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_113 = trunc i8 %getCounter_load to i4" [sources/valueStore/valueStore.cpp:497]   --->   Operation 19 'trunc' 'tmp_113' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Lo_assign = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %getCounter_load, i6 0)" [sources/valueStore/valueStore.cpp:504]   --->   Operation 20 'bitconcatenate' 'Lo_assign' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Hi_assign = or i14 %Lo_assign, 63" [sources/valueStore/valueStore.cpp:504]   --->   Operation 21 'or' 'Hi_assign' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @memInputWord_V, align 64" [sources/valueStore/valueStore.cpp:504]   --->   Operation 22 'load' 'p_Val2_s' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.10ns)   --->   "%tmp_114 = icmp ugt i14 %Lo_assign, %Hi_assign" [sources/valueStore/valueStore.cpp:504]   --->   Operation 23 'icmp' 'tmp_114' <Predicate = (getState_load)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_115 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_113, i6 0)" [sources/valueStore/valueStore.cpp:504]   --->   Operation 24 'bitconcatenate' 'tmp_115' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_116 = trunc i14 %Hi_assign to i10" [sources/valueStore/valueStore.cpp:504]   --->   Operation 25 'trunc' 'tmp_116' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_117 = call i512 @llvm.part.select.i512(i512 %p_Val2_s, i32 511, i32 0)" [sources/valueStore/valueStore.cpp:504]   --->   Operation 26 'partselect' 'tmp_117' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.34ns)   --->   "%tmp_118 = sub i10 %tmp_115, %tmp_116" [sources/valueStore/valueStore.cpp:504]   --->   Operation 27 'sub' 'tmp_118' <Predicate = (getState_load)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.34ns)   --->   "%tmp_119 = sub i10 511, %tmp_115" [sources/valueStore/valueStore.cpp:504]   --->   Operation 28 'sub' 'tmp_119' <Predicate = (getState_load)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.34ns)   --->   "%tmp_120 = sub i10 %tmp_116, %tmp_115" [sources/valueStore/valueStore.cpp:504]   --->   Operation 29 'sub' 'tmp_120' <Predicate = (getState_load)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_124)   --->   "%tmp_121 = select i1 %tmp_114, i10 %tmp_118, i10 %tmp_120" [sources/valueStore/valueStore.cpp:504]   --->   Operation 30 'select' 'tmp_121' <Predicate = (getState_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_122 = select i1 %tmp_114, i512 %tmp_117, i512 %p_Val2_s" [sources/valueStore/valueStore.cpp:504]   --->   Operation 31 'select' 'tmp_122' <Predicate = (getState_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_123 = select i1 %tmp_114, i10 %tmp_119, i10 %tmp_115" [sources/valueStore/valueStore.cpp:504]   --->   Operation 32 'select' 'tmp_123' <Predicate = (getState_load)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.34ns) (out node of the LUT)   --->   "%tmp_124 = sub i10 511, %tmp_121" [sources/valueStore/valueStore.cpp:504]   --->   Operation 33 'sub' 'tmp_124' <Predicate = (getState_load)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node tmp_127)   --->   "%tmp_125 = zext i10 %tmp_123 to i512" [sources/valueStore/valueStore.cpp:504]   --->   Operation 34 'zext' 'tmp_125' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.77ns) (out node of the LUT)   --->   "%tmp_127 = lshr i512 %tmp_122, %tmp_125" [sources/valueStore/valueStore.cpp:504]   --->   Operation 35 'lshr' 'tmp_127' <Predicate = (getState_load)> <Delay = 2.77> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_131 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %getValueLength_V_loa, i32 3, i32 11)" [sources/valueStore/valueStore.cpp:505]   --->   Operation 36 'partselect' 'tmp_131' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.90ns)   --->   "%icmp = icmp ne i9 %tmp_131, 0" [sources/valueStore/valueStore.cpp:505]   --->   Operation 37 'icmp' 'icmp' <Predicate = (getState_load)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.33ns)   --->   "%tmp_95_i = add i12 %getValueLength_V_loa, -8" [sources/valueStore/valueStore.cpp:505]   --->   Operation 38 'add' 'tmp_95_i' <Predicate = (getState_load)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.60ns)   --->   "%storemerge_i = select i1 %icmp, i12 %tmp_95_i, i12 0" [sources/valueStore/valueStore.cpp:505]   --->   Operation 39 'select' 'storemerge_i' <Predicate = (getState_load)> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.85ns)   --->   "store i12 %storemerge_i, i12* @getValueLength_V, align 2" [sources/valueStore/valueStore.cpp:505]   --->   Operation 40 'store' <Predicate = (getState_load)> <Delay = 0.85>
ST_1 : Operation 41 [1/1] (1.02ns)   --->   "%tmp_96_i = icmp eq i12 %storemerge_i, 0" [sources/valueStore/valueStore.cpp:506]   --->   Operation 41 'icmp' 'tmp_96_i' <Predicate = (getState_load)> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_96_i, label %3, label %4" [sources/valueStore/valueStore.cpp:506]   --->   Operation 42 'br' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.86ns)   --->   "%tmp_97_i = icmp eq i8 %getCounter_load, 7" [sources/valueStore/valueStore.cpp:511]   --->   Operation 43 'icmp' 'tmp_97_i' <Predicate = (getState_load & !tmp_96_i)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %tmp_97_i, label %5, label %6" [sources/valueStore/valueStore.cpp:511]   --->   Operation 44 'br' <Predicate = (getState_load & !tmp_96_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.35ns)   --->   "%tmp_98_i = add i8 %getCounter_load, 1" [sources/valueStore/valueStore.cpp:516]   --->   Operation 45 'add' 'tmp_98_i' <Predicate = (getState_load & !tmp_96_i & !tmp_97_i)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.85ns)   --->   "br label %7"   --->   Operation 46 'br' <Predicate = (getState_load & !tmp_96_i & !tmp_97_i)> <Delay = 0.85>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_V_15 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %memRdData_V_V)" [sources/valueStore/valueStore.cpp:512]   --->   Operation 47 'read' 'tmp_V_15' <Predicate = (getState_load & !tmp_96_i & tmp_97_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 48 [1/1] (0.85ns)   --->   "store i512 %tmp_V_15, i512* @memInputWord_V, align 64" [sources/valueStore/valueStore.cpp:512]   --->   Operation 48 'store' <Predicate = (getState_load & !tmp_96_i & tmp_97_i)> <Delay = 0.85>
ST_1 : Operation 49 [1/1] (0.85ns)   --->   "br label %7" [sources/valueStore/valueStore.cpp:514]   --->   Operation 49 'br' <Predicate = (getState_load & !tmp_96_i & tmp_97_i)> <Delay = 0.85>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "store i1 false, i1* @getState, align 1" [sources/valueStore/valueStore.cpp:508]   --->   Operation 50 'store' <Predicate = (getState_load & tmp_96_i)> <Delay = 0.85>
ST_1 : Operation 51 [1/1] (0.85ns)   --->   "br label %7" [sources/valueStore/valueStore.cpp:510]   --->   Operation 51 'br' <Predicate = (getState_load & tmp_96_i)> <Delay = 0.85>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%storemerge11_i = phi i8 [ 0, %3 ], [ %tmp_98_i, %6 ], [ 0, %5 ]" [sources/valueStore/valueStore.cpp:516]   --->   Operation 52 'phi' 'storemerge11_i' <Predicate = (getState_load)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.85ns)   --->   "store i8 %storemerge11_i, i8* @getCounter, align 1" [sources/valueStore/valueStore.cpp:509]   --->   Operation 53 'store' <Predicate = (getState_load)> <Delay = 0.85>

State 2 <SV = 1> <Delay = 4.11>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* @disp2rec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1161, i32 0, i32 0, [1 x i8]* @p_str1162, [1 x i8]* @p_str1163, [1 x i8]* @p_str1164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1165, [1 x i8]* @p_str1166)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @filterPopGet_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1154, i32 0, i32 0, [1 x i8]* @p_str1155, [1 x i8]* @p_str1156, [1 x i8]* @p_str1157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1158, [1 x i8]* @p_str1159)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @getPath2remux_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1133, i32 0, i32 0, [1 x i8]* @p_str1134, [1 x i8]* @p_str1135, [1 x i8]* @p_str1136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1137, [1 x i8]* @p_str1138)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %memRdData_V_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [sources/valueStore/valueStore.cpp:482]   --->   Operation 58 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_132, label %2, label %._crit_edge3.i" [sources/valueStore/valueStore.cpp:492]   --->   Operation 59 'br' <Predicate = (!getState_load & tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V, i64 %tmp_V_18)" [sources/valueStore/valueStore.cpp:495]   --->   Operation 60 'write' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge3.i" [sources/valueStore/valueStore.cpp:499]   --->   Operation 61 'br' <Predicate = (!getState_load & tmp & tmp_132)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %receive.exit" [sources/valueStore/valueStore.cpp:500]   --->   Operation 62 'br' <Predicate = (!getState_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_126 = zext i10 %tmp_124 to i512" [sources/valueStore/valueStore.cpp:504]   --->   Operation 63 'zext' 'tmp_126' <Predicate = (getState_load)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_128 = lshr i512 -1, %tmp_126" [sources/valueStore/valueStore.cpp:504]   --->   Operation 64 'lshr' 'tmp_128' <Predicate = (getState_load)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.72ns) (out node of the LUT)   --->   "%p_Result_s = and i512 %tmp_127, %tmp_128" [sources/valueStore/valueStore.cpp:504]   --->   Operation 65 'and' 'p_Result_s' <Predicate = (getState_load)> <Delay = 1.72> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_V = trunc i512 %p_Result_s to i64" [sources/valueStore/valueStore.cpp:504]   --->   Operation 66 'trunc' 'tmp_V' <Predicate = (getState_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @getPath2remux_V_V, i64 %tmp_V)" [sources/valueStore/valueStore.cpp:504]   --->   Operation 67 'write' <Predicate = (getState_load)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_2 : Operation 68 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @filterPopGet_V_V, i1 true)" [sources/valueStore/valueStore.cpp:507]   --->   Operation 68 'write' <Predicate = (getState_load & tmp_96_i)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %receive.exit" [sources/valueStore/valueStore.cpp:517]   --->   Operation 69 'br' <Predicate = (getState_load)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 70 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memRdData_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ getState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ getValueLength_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ getCounter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ disp2rec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ memInputWord_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ getPath2remux_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filterPopGet_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
getState_load        (load          ) [ 011]
getValueLength_V_loa (load          ) [ 000]
getCounter_load      (load          ) [ 000]
StgValue_6           (br            ) [ 000]
tmp                  (nbreadreq     ) [ 011]
StgValue_8           (br            ) [ 000]
tmp_132              (nbreadreq     ) [ 011]
tmp_V_16             (read          ) [ 000]
tmp_V_19             (read          ) [ 000]
StgValue_12          (store         ) [ 000]
tmp_V_18             (trunc         ) [ 011]
tmp_99_i             (add           ) [ 000]
StgValue_15          (store         ) [ 000]
tmp_100_i            (add           ) [ 000]
StgValue_17          (store         ) [ 000]
StgValue_18          (store         ) [ 000]
tmp_113              (trunc         ) [ 000]
Lo_assign            (bitconcatenate) [ 000]
Hi_assign            (or            ) [ 000]
p_Val2_s             (load          ) [ 000]
tmp_114              (icmp          ) [ 000]
tmp_115              (bitconcatenate) [ 000]
tmp_116              (trunc         ) [ 000]
tmp_117              (partselect    ) [ 000]
tmp_118              (sub           ) [ 000]
tmp_119              (sub           ) [ 000]
tmp_120              (sub           ) [ 000]
tmp_121              (select        ) [ 000]
tmp_122              (select        ) [ 000]
tmp_123              (select        ) [ 000]
tmp_124              (sub           ) [ 011]
tmp_125              (zext          ) [ 000]
tmp_127              (lshr          ) [ 011]
tmp_131              (partselect    ) [ 000]
icmp                 (icmp          ) [ 000]
tmp_95_i             (add           ) [ 000]
storemerge_i         (select        ) [ 000]
StgValue_40          (store         ) [ 000]
tmp_96_i             (icmp          ) [ 011]
StgValue_42          (br            ) [ 000]
tmp_97_i             (icmp          ) [ 010]
StgValue_44          (br            ) [ 000]
tmp_98_i             (add           ) [ 000]
StgValue_46          (br            ) [ 000]
tmp_V_15             (read          ) [ 000]
StgValue_48          (store         ) [ 000]
StgValue_49          (br            ) [ 000]
StgValue_50          (store         ) [ 000]
StgValue_51          (br            ) [ 000]
storemerge11_i       (phi           ) [ 000]
StgValue_53          (store         ) [ 000]
StgValue_54          (specinterface ) [ 000]
StgValue_55          (specinterface ) [ 000]
StgValue_56          (specinterface ) [ 000]
StgValue_57          (specinterface ) [ 000]
StgValue_58          (specpipeline  ) [ 000]
StgValue_59          (br            ) [ 000]
StgValue_60          (write         ) [ 000]
StgValue_61          (br            ) [ 000]
StgValue_62          (br            ) [ 000]
tmp_126              (zext          ) [ 000]
tmp_128              (lshr          ) [ 000]
p_Result_s           (and           ) [ 000]
tmp_V                (trunc         ) [ 000]
StgValue_67          (write         ) [ 000]
StgValue_68          (write         ) [ 000]
StgValue_69          (br            ) [ 000]
StgValue_70          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memRdData_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRdData_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="getState">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getState"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="getValueLength_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getValueLength_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="getCounter">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getCounter"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="disp2rec_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="disp2rec_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="memInputWord_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memInputWord_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="getPath2remux_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getPath2remux_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filterPopGet_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filterPopGet_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i512"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1161"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1162"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1163"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1164"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1165"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1166"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1154"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1155"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1156"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1157"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1158"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1159"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1133"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1134"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1135"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1136"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1137"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1138"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str425"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_nbreadreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="12" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_132_nbreadreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="512" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_132/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_V_16_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_16/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="512" slack="0"/>
<pin id="148" dir="0" index="1" bw="512" slack="0"/>
<pin id="149" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_19/1 tmp_V_15/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_60/2 StgValue_67/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="StgValue_68_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="storemerge11_i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="169" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge11_i (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="storemerge11_i_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge11_i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="512" slack="0"/>
<pin id="182" dir="0" index="1" bw="512" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/1 StgValue_48/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="getState_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getState_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="getValueLength_V_loa_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getValueLength_V_loa/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="getCounter_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="getCounter_load/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_V_18_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="512" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_18/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_99_i_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="12" slack="0"/>
<pin id="205" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_99_i/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="StgValue_15_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="12" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_100_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_100_i/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_17_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_18_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_113_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_113/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="Lo_assign_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="Hi_assign_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="0" index="1" bw="14" slack="0"/>
<pin id="247" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Val2_s_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="512" slack="0"/>
<pin id="252" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_114_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="0" index="1" bw="14" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_114/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_115_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_116_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_116/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_117_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="512" slack="0"/>
<pin id="274" dir="0" index="1" bw="512" slack="0"/>
<pin id="275" dir="0" index="2" bw="10" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="0"/>
<pin id="277" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_117/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_118_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_118/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_119_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="10" slack="0"/>
<pin id="291" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_119/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_120_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="0"/>
<pin id="297" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_120/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_121_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="0"/>
<pin id="303" dir="0" index="2" bw="10" slack="0"/>
<pin id="304" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_121/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_122_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="512" slack="0"/>
<pin id="311" dir="0" index="2" bw="512" slack="0"/>
<pin id="312" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_122/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_123_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="10" slack="0"/>
<pin id="319" dir="0" index="2" bw="10" slack="0"/>
<pin id="320" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_123/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_124_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="10" slack="0"/>
<pin id="327" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_124/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_125_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_125/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_127_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="512" slack="0"/>
<pin id="336" dir="0" index="1" bw="10" slack="0"/>
<pin id="337" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_127/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_131_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="12" slack="0"/>
<pin id="343" dir="0" index="2" bw="3" slack="0"/>
<pin id="344" dir="0" index="3" bw="5" slack="0"/>
<pin id="345" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_131/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="9" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_95_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_95_i/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="storemerge_i_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="12" slack="0"/>
<pin id="365" dir="0" index="2" bw="12" slack="0"/>
<pin id="366" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="StgValue_40_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="0" index="1" bw="12" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_96_i_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="12" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_96_i/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_97_i_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_97_i/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_98_i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_98_i/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="StgValue_50_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="StgValue_53_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="0"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_126_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="1"/>
<pin id="409" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_126/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_128_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="10" slack="0"/>
<pin id="413" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_128/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_Result_s_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="512" slack="1"/>
<pin id="418" dir="0" index="1" bw="512" slack="0"/>
<pin id="419" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="512" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="getState_load_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="getState_load "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="434" class="1005" name="tmp_132_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_V_18_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18 "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_124_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="1"/>
<pin id="445" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_127_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="512" slack="1"/>
<pin id="450" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_96_i_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_96_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="118" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="122" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="184"><net_src comp="146" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="146" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="140" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="194" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="194" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="194" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="236" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="244" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="232" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="244" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="250" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="286"><net_src comp="260" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="268" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="260" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="268" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="260" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="254" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="282" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="294" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="254" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="272" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="250" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="254" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="288" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="260" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="300" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="316" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="308" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="190" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="52" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="354"><net_src comp="340" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="190" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="350" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="4" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="362" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="56" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="194" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="194" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="28" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="388" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="399"><net_src comp="60" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="2" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="170" pin="6"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="6" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="414"><net_src comp="120" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="416" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="429"><net_src comp="186" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="124" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="132" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="198" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="446"><net_src comp="324" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="451"><net_src comp="334" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="456"><net_src comp="376" pin="2"/><net_sink comp="453" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memRdData_V_V | {}
	Port: getState | {1 }
	Port: getValueLength_V | {1 }
	Port: getCounter | {1 }
	Port: disp2rec_V_V | {}
	Port: memInputWord_V | {1 }
	Port: getPath2remux_V_V | {2 }
	Port: filterPopGet_V_V | {2 }
 - Input state : 
	Port: receive : memRdData_V_V | {1 }
	Port: receive : getState | {1 }
	Port: receive : getValueLength_V | {1 }
	Port: receive : getCounter | {1 }
	Port: receive : disp2rec_V_V | {1 }
	Port: receive : memInputWord_V | {1 }
	Port: receive : getPath2remux_V_V | {}
	Port: receive : filterPopGet_V_V | {}
  - Chain level:
	State 1
		StgValue_6 : 1
		StgValue_15 : 1
		tmp_100_i : 1
		StgValue_17 : 2
		tmp_113 : 1
		Lo_assign : 1
		Hi_assign : 2
		tmp_114 : 2
		tmp_115 : 2
		tmp_116 : 2
		tmp_117 : 1
		tmp_118 : 3
		tmp_119 : 3
		tmp_120 : 3
		tmp_121 : 4
		tmp_122 : 3
		tmp_123 : 3
		tmp_124 : 5
		tmp_125 : 4
		tmp_127 : 5
		tmp_131 : 1
		icmp : 2
		tmp_95_i : 1
		storemerge_i : 3
		StgValue_40 : 4
		tmp_96_i : 4
		StgValue_42 : 5
		tmp_97_i : 1
		StgValue_44 : 2
		tmp_98_i : 1
		storemerge11_i : 2
		StgValue_53 : 3
	State 2
		tmp_128 : 1
		p_Result_s : 2
		tmp_V : 2
		StgValue_67 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   lshr   |      tmp_127_fu_334      |    0    |   2171  |
|          |      tmp_128_fu_410      |    0    |    23   |
|----------|--------------------------|---------|---------|
|          |      tmp_121_fu_300      |    0    |    10   |
|  select  |      tmp_122_fu_308      |    0    |   512   |
|          |      tmp_123_fu_316      |    0    |    10   |
|          |    storemerge_i_fu_362   |    0    |    12   |
|----------|--------------------------|---------|---------|
|    and   |     p_Result_s_fu_416    |    0    |   512   |
|----------|--------------------------|---------|---------|
|          |      tmp_99_i_fu_202     |    0    |    19   |
|    add   |     tmp_100_i_fu_214     |    0    |    15   |
|          |      tmp_95_i_fu_356     |    0    |    19   |
|          |      tmp_98_i_fu_388     |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |      tmp_118_fu_282      |    0    |    17   |
|    sub   |      tmp_119_fu_288      |    0    |    17   |
|          |      tmp_120_fu_294      |    0    |    17   |
|          |      tmp_124_fu_324      |    0    |    17   |
|----------|--------------------------|---------|---------|
|          |      tmp_114_fu_254      |    0    |    13   |
|   icmp   |        icmp_fu_350       |    0    |    13   |
|          |      tmp_96_i_fu_376     |    0    |    13   |
|          |      tmp_97_i_fu_382     |    0    |    11   |
|----------|--------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_124   |    0    |    0    |
|          | tmp_132_nbreadreq_fu_132 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   read   |   tmp_V_16_read_fu_140   |    0    |    0    |
|          |      grp_read_fu_146     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |     grp_write_fu_152     |    0    |    0    |
|          | StgValue_68_write_fu_159 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      tmp_V_18_fu_198     |    0    |    0    |
|   trunc  |      tmp_113_fu_232      |    0    |    0    |
|          |      tmp_116_fu_268      |    0    |    0    |
|          |       tmp_V_fu_421       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     Lo_assign_fu_236     |    0    |    0    |
|          |      tmp_115_fu_260      |    0    |    0    |
|----------|--------------------------|---------|---------|
|    or    |     Hi_assign_fu_244     |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|      tmp_117_fu_272      |    0    |    0    |
|          |      tmp_131_fu_340      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |      tmp_125_fu_330      |    0    |    0    |
|          |      tmp_126_fu_407      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   3436  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| getState_load_reg_426|    1   |
|storemerge11_i_reg_167|    8   |
|    tmp_124_reg_443   |   10   |
|    tmp_127_reg_448   |   512  |
|    tmp_132_reg_434   |    1   |
|   tmp_96_i_reg_453   |    1   |
|   tmp_V_18_reg_438   |   64   |
|      tmp_reg_430     |    1   |
+----------------------+--------+
|         Total        |   598  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_152 |  p2  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||   0.85  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3436  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   598  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   598  |  3445  |
+-----------+--------+--------+--------+
