
*** Running vivado
    with args -log TopLevelDesign.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelDesign.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevelDesign.tcl -notrace
Command: synth_design -top TopLevelDesign -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 351.637 ; gain = 101.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevelDesign' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/new/TopLevelDesign.vhd:15]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part2/Lab7Part2.srcs/sources_1/new/FSM.vhd:4' bound to instance 'stateMachine' of component 'FSM' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/new/TopLevelDesign.vhd:34]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part2/Lab7Part2.srcs/sources_1/new/FSM.vhd:12]
INFO: [Synth 8-3491] module 'Clockdivider' declared at 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/new/clockdivider.vhd:26' bound to instance 'clockDiv' of component 'Clockdivider' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part2/Lab7Part2.srcs/sources_1/new/FSM.vhd:25]
INFO: [Synth 8-638] synthesizing module 'Clockdivider' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/new/clockdivider.vhd:32]
INFO: [Synth 8-4471] merging register 'slowClock_sig_reg' into 'SlowClock_reg' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/new/clockdivider.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element slowClock_sig_reg was removed.  [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/new/clockdivider.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Clockdivider' (1#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/new/clockdivider.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'FSM' (2#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part2/Lab7Part2.srcs/sources_1/new/FSM.vhd:12]
INFO: [Synth 8-3491] module 'ArithmeticLogicUnit' declared at 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:74' bound to instance 'logicUnit' of component 'ArithmeticLogicUnit' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/new/TopLevelDesign.vhd:35]
INFO: [Synth 8-638] synthesizing module 'ArithmeticLogicUnit' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:81]
INFO: [Synth 8-3491] module 'bitwise_and' declared at 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:4' bound to instance 'and_comp' of component 'bitwise_and' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'bitwise_and' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:7]
INFO: [Synth 8-256] done synthesizing module 'bitwise_and' (3#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:7]
INFO: [Synth 8-3491] module 'bitwise_or' declared at 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:15' bound to instance 'or_comp' of component 'bitwise_or' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:101]
INFO: [Synth 8-638] synthesizing module 'bitwise_or' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bitwise_or' (4#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:18]
INFO: [Synth 8-3491] module 'bitwise_lsr' declared at 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:26' bound to instance 'lsr_comp' of component 'bitwise_lsr' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:102]
INFO: [Synth 8-638] synthesizing module 'bitwise_lsr' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'bitwise_lsr' (5#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:29]
INFO: [Synth 8-3491] module 'bitwise_lsl' declared at 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:50' bound to instance 'lsl_comp' of component 'bitwise_lsl' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:103]
INFO: [Synth 8-638] synthesizing module 'bitwise_lsl' [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'bitwise_lsl' (6#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:53]
WARNING: [Synth 8-614] signal 'and_output' is read in the process but is not in the sensitivity list [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:105]
WARNING: [Synth 8-614] signal 'or_output' is read in the process but is not in the sensitivity list [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:105]
WARNING: [Synth 8-614] signal 'lsr_output' is read in the process but is not in the sensitivity list [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:105]
WARNING: [Synth 8-614] signal 'lsl_output' is read in the process but is not in the sensitivity list [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticLogicUnit' (7#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'TopLevelDesign' (8#1) [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/new/TopLevelDesign.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 403.703 ; gain = 153.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 403.703 ; gain = 153.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevelDesign_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevelDesign_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 716.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 716.652 ; gain = 466.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 716.652 ; gain = 466.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 716.652 ; gain = 466.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 716.652 ; gain = 466.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clockdivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
Module bitwise_lsr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bitwise_lsl 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
Module ArithmeticLogicUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element stateMachine/clockDiv/FastClock_reg was removed.  [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/new/clockdivider.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element stateMachine/clockDiv/MediumClock_reg was removed.  [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/new/clockdivider.vhd:49]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 716.652 ; gain = 466.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 723.273 ; gain = 472.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 723.422 ; gain = 472.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\stateMachine/output_sel_reg[1] ) from module (TopLevelDesign) as it is equivalent to (\stateMachine/current_state_reg[1] ) and driving same net [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part2/Lab7Part2.srcs/sources_1/new/FSM.vhd:31]
INFO: [Synth 8-4765] Removing register instance (\stateMachine/output_sel_reg[0] ) from module (TopLevelDesign) as it is equivalent to (\stateMachine/current_state_reg[0] ) and driving same net [C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.srcs/sources_1/imports/Lab7/Lab7Part2/Lab7Part2.srcs/sources_1/new/FSM.vhd:31]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 742.988 ; gain = 492.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 742.988 ; gain = 492.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 742.988 ; gain = 492.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 742.988 ; gain = 492.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 742.988 ; gain = 492.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 742.988 ; gain = 492.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 742.988 ; gain = 492.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT6   |     2|
|7     |FDRE   |    31|
|8     |IBUF   |     7|
|9     |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------------+------+
|      |Instance       |Module              |Cells |
+------+---------------+--------------------+------+
|1     |top            |                    |    56|
|2     |  logicUnit    |ArithmeticLogicUnit |     2|
|3     |  stateMachine |FSM                 |    41|
|4     |    clockDiv   |Clockdivider        |    37|
+------+---------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 742.988 ; gain = 492.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 742.988 ; gain = 179.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 742.988 ; gain = 492.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 742.988 ; gain = 504.176
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Desktop/ncat-ecen429-repository/Lab7/Lab7Part3/Lab7Part3.runs/synth_1/TopLevelDesign.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevelDesign_utilization_synth.rpt -pb TopLevelDesign_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 742.988 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 15:01:22 2018...
