<a name="readme-top"></a>


[![Contributors][contributors-shield]][contributors-url]
[![Forks][forks-shield]][forks-url]
[![Stargazers][stars-shield]][stars-url]
[![Issues][issues-shield]][issues-url]
[![MIT License][license-shield]][license-url]


[![LinkedIn][linkedin-shield]][javid-linkedin-url]


# verilog-logic-circuit-project

Ferdowsi University of Mashhad Logic Circuit Lock

designing a Semi-mechanical Lock with verilog language 
