Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/bluelabuser/Desktop/DDS/blk_mem_gen_v7_3.v" into library work
Parsing module <blk_mem_gen_v7_3>.
Analyzing Verilog file "/home/bluelabuser/Desktop/DDS/BCD_Decoder.v" into library work
Parsing module <BCD_Decoder>.
Analyzing Verilog file "/home/bluelabuser/Desktop/DDS/SS_Driver.v" into library work
Parsing module <SS_Driver>.
Analyzing Verilog file "/home/bluelabuser/Desktop/DDS/Receive.v" into library work
Parsing module <Receive>.
Analyzing Verilog file "/home/bluelabuser/Desktop/DDS/Delay_Reset.v" into library work
Parsing module <Delay_Reset>.
Analyzing Verilog file "/home/bluelabuser/Desktop/DDS/DDS.v" into library work
Parsing module <DDS>.
Analyzing Verilog file "/home/bluelabuser/Desktop/DDS/AUD.v" into library work
Parsing module <AUD>.
Analyzing Verilog file "/home/bluelabuser/Desktop/DDS/Main.v" into library work
Parsing module <Main>.
WARNING:HDLCompiler:248 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 45: Block identifier is required on this block

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.

Elaborating module <Delay_Reset>.

Elaborating module <SS_Driver>.

Elaborating module <BCD_Decoder>.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 32: Size mismatch in connection of port <PWM>. Formal port size is 8-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 33: Size mismatch in connection of port <SegmentDrivers>. Formal port size is 4-bit while actual signal size is 8-bit.

Elaborating module <AUD>.

Elaborating module <DDS>.

Elaborating module <blk_mem_gen_v7_3>.
WARNING:HDLCompiler:1499 - "/home/bluelabuser/Desktop/DDS/blk_mem_gen_v7_3.v" Line 39: Empty module <blk_mem_gen_v7_3> remains a black box.
WARNING:HDLCompiler:1127 - "/home/bluelabuser/Desktop/DDS/DDS.v" Line 18: Assignment to doutB ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/DDS.v" Line 25: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/DDS.v" Line 26: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/DDS.v" Line 31: Result of 27-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/DDS.v" Line 32: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/DDS.v" Line 33: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/DDS.v" Line 40: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/DDS.v" Line 42: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 46: Size mismatch in connection of port <M>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 47: Size mismatch in connection of port <a>. Formal port size is 17-bit while actual signal size is 16-bit.

Elaborating module <Receive>.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Receive.v" Line 26: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Receive.v" Line 32: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 104: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 105: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 106: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 107: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 108: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 109: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 110: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 111: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 112: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 113: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 114: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 115: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 116: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 117: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 118: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 119: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 120: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 121: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 122: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 123: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 124: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 125: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 126: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 127: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 128: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 129: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 130: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 131: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 132: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 133: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 134: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 135: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/bluelabuser/Desktop/DDS/Main.v" Line 68: Assignment to b ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "/home/bluelabuser/Desktop/DDS/Main.v".
        N = 31
WARNING:Xst:2935 - Signal 'AUD_SD', unconnected in block 'Main', is tied to its initial value (1).
    Found 32-bit register for signal <M>.
    Found 1-bit register for signal <busyState>.
    Found 1-bit register for signal <reset>.
    Found 11-bit adder for signal <n0344> created at line 142.
    Found 11-bit adder for signal <n0347> created at line 142.
    Found 11-bit adder for signal <n0350> created at line 142.
    Found 11-bit adder for signal <n0353> created at line 142.
    Found 11-bit adder for signal <n0356> created at line 142.
    Found 11-bit adder for signal <n0359> created at line 142.
    Found 11-bit adder for signal <n0362> created at line 142.
    Found 11-bit adder for signal <n0365> created at line 142.
    Found 11-bit adder for signal <n0368> created at line 142.
    Found 11-bit adder for signal <n0371> created at line 142.
    Found 11-bit adder for signal <n0374> created at line 142.
    Found 11-bit adder for signal <n0377> created at line 142.
    Found 11-bit adder for signal <n0380> created at line 142.
    Found 11-bit adder for signal <n0383> created at line 142.
    Found 11-bit adder for signal <n0386> created at line 142.
    Found 11-bit adder for signal <n0389> created at line 142.
    Found 11-bit adder for signal <n0392> created at line 142.
    Found 11-bit adder for signal <n0395> created at line 142.
    Found 11-bit adder for signal <n0398> created at line 142.
    Found 11-bit adder for signal <n0401> created at line 142.
    Found 11-bit adder for signal <n0404> created at line 142.
    Found 11-bit adder for signal <n0407> created at line 142.
    Found 11-bit adder for signal <n0410> created at line 142.
    Found 11-bit adder for signal <n0413> created at line 142.
    Found 11-bit adder for signal <n0416> created at line 142.
    Found 11-bit adder for signal <n0419> created at line 142.
    Found 11-bit adder for signal <n0422> created at line 142.
    Found 11-bit adder for signal <n0425> created at line 142.
    Found 11-bit adder for signal <n0428> created at line 142.
    Found 11-bit adder for signal <PWMsum> created at line 142.
    Found 2x32-bit multiplier for signal <n0123> created at line 105.
    Found 3x32-bit multiplier for signal <n0124> created at line 106.
    Found 3x32-bit multiplier for signal <n0125> created at line 107.
    Found 4x32-bit multiplier for signal <n0126> created at line 108.
    Found 4x32-bit multiplier for signal <n0127> created at line 109.
    Found 4x32-bit multiplier for signal <n0128> created at line 110.
    Found 4x32-bit multiplier for signal <n0129> created at line 111.
    Found 5x32-bit multiplier for signal <n0130> created at line 112.
    Found 5x32-bit multiplier for signal <n0131> created at line 113.
    Found 5x32-bit multiplier for signal <n0132> created at line 114.
    Found 5x32-bit multiplier for signal <n0133> created at line 115.
    Found 5x32-bit multiplier for signal <n0134> created at line 116.
    Found 5x32-bit multiplier for signal <n0135> created at line 117.
    Found 5x32-bit multiplier for signal <n0136> created at line 118.
    Found 5x32-bit multiplier for signal <n0137> created at line 119.
    Found 6x32-bit multiplier for signal <n0138> created at line 120.
    Found 6x32-bit multiplier for signal <n0139> created at line 121.
    Found 6x32-bit multiplier for signal <n0140> created at line 122.
    Found 6x32-bit multiplier for signal <n0141> created at line 123.
    Found 6x32-bit multiplier for signal <n0142> created at line 124.
    Found 6x32-bit multiplier for signal <n0143> created at line 125.
    Found 6x32-bit multiplier for signal <n0144> created at line 126.
    Found 6x32-bit multiplier for signal <n0145> created at line 127.
    Found 6x32-bit multiplier for signal <n0146> created at line 128.
    Found 6x32-bit multiplier for signal <n0147> created at line 129.
    Found 6x32-bit multiplier for signal <n0148> created at line 130.
    Found 6x32-bit multiplier for signal <n0149> created at line 131.
    Found 6x32-bit multiplier for signal <n0150> created at line 132.
    Found 6x32-bit multiplier for signal <n0151> created at line 133.
    Found 6x32-bit multiplier for signal <n0152> created at line 134.
    Found 16x32-bit Read Only RAM for signal <_n0464>
    Summary:
	inferred   1 RAM(s).
	inferred  30 Multiplier(s).
	inferred  30 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Main> synthesized.

Synthesizing Unit <Delay_Reset>.
    Related source file is "/home/bluelabuser/Desktop/DDS/Delay_Reset.v".
    Found 23-bit register for signal <Count>.
    Found 1-bit register for signal <Reset>.
    Found 1-bit register for signal <LocalReset>.
    Found 23-bit adder for signal <Count[22]_GND_2_o_add_2_OUT> created at line 21.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <Delay_Reset> synthesized.

Synthesizing Unit <SS_Driver>.
    Related source file is "/home/bluelabuser/Desktop/DDS/SS_Driver.v".
    Found 8-bit register for signal <PWMcount>.
    Found 4-bit register for signal <SegmentDrivers>.
    Found 17-bit register for signal <Count>.
    Found 17-bit adder for signal <Count[16]_GND_3_o_add_1_OUT> created at line 20.
    Found 8-bit adder for signal <PWMcount[7]_GND_3_o_add_2_OUT> created at line 21.
    Found 8-bit comparator greater for signal <PWMcount[7]_PWM[7]_LessThan_10_o> created at line 31
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <SS_Driver> synthesized.

Synthesizing Unit <BCD_Decoder>.
    Related source file is "/home/bluelabuser/Desktop/DDS/BCD_Decoder.v".
    Found 16x7-bit Read Only RAM for signal <SevenSegment>
    Summary:
	inferred   1 RAM(s).
Unit <BCD_Decoder> synthesized.

Synthesizing Unit <AUD>.
    Related source file is "/home/bluelabuser/Desktop/DDS/AUD.v".
    Found 1-bit register for signal <AUD_out>.
    Found 11-bit register for signal <PWMcount>.
    Found 11-bit adder for signal <PWMcount[10]_GND_9_o_add_1_OUT> created at line 9.
    Found 11-bit comparator greater for signal <PWM[10]_PWMcount[10]_LessThan_3_o> created at line 10
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <AUD> synthesized.

Synthesizing Unit <DDS>.
    Related source file is "/home/bluelabuser/Desktop/DDS/DDS.v".
WARNING:Xst:647 - Input <b> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/bluelabuser/Desktop/DDS/DDS.v" line 17: Output port <doutb> of the instance <LU1> is unconnected or connected to loadless signal.
    Found 12-bit register for signal <addrB>.
    Found 10-bit register for signal <PWM>.
    Found 7-bit register for signal <counter>.
    Found 12-bit register for signal <addrA>.
    Found 32-bit adder for signal <n0027> created at line 26.
    Found 32-bit adder for signal <n0030> created at line 32.
    Found 32-bit adder for signal <n0031> created at line 33.
    Found 7-bit adder for signal <counter[6]_GND_10_o_add_8_OUT> created at line 42.
    Found 17x10-bit multiplier for signal <a[16]_doutA[9]_MuLt_3_OUT> created at line 31.
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DDS> synthesized.

Synthesizing Unit <div_27u_16u>.
    Related source file is "".
    Found 43-bit adder for signal <GND_13_o_b[15]_add_1_OUT> created at line 0.
    Found 42-bit adder for signal <GND_13_o_b[15]_add_3_OUT> created at line 0.
    Found 41-bit adder for signal <GND_13_o_b[15]_add_5_OUT> created at line 0.
    Found 40-bit adder for signal <GND_13_o_b[15]_add_7_OUT> created at line 0.
    Found 39-bit adder for signal <GND_13_o_b[15]_add_9_OUT> created at line 0.
    Found 38-bit adder for signal <GND_13_o_b[15]_add_11_OUT> created at line 0.
    Found 37-bit adder for signal <GND_13_o_b[15]_add_13_OUT> created at line 0.
    Found 36-bit adder for signal <GND_13_o_b[15]_add_15_OUT> created at line 0.
    Found 35-bit adder for signal <GND_13_o_b[15]_add_17_OUT> created at line 0.
    Found 34-bit adder for signal <GND_13_o_b[15]_add_19_OUT> created at line 0.
    Found 33-bit adder for signal <GND_13_o_b[15]_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <GND_13_o_b[15]_add_23_OUT> created at line 0.
    Found 31-bit adder for signal <GND_13_o_b[15]_add_25_OUT> created at line 0.
    Found 30-bit adder for signal <GND_13_o_b[15]_add_27_OUT> created at line 0.
    Found 29-bit adder for signal <GND_13_o_b[15]_add_29_OUT> created at line 0.
    Found 28-bit adder for signal <GND_13_o_b[15]_add_31_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_b[15]_add_33_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_35_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_37_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_39_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_41_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_43_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_45_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_47_OUT> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_49_OUT[26:0]> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_51_OUT[26:0]> created at line 0.
    Found 27-bit adder for signal <a[26]_GND_13_o_add_53_OUT[26:0]> created at line 0.
    Found 43-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0028> created at line 0
    Summary:
	inferred  27 Adder/Subtractor(s).
	inferred  28 Comparator(s).
	inferred 651 Multiplexer(s).
Unit <div_27u_16u> synthesized.

Synthesizing Unit <Receive>.
    Related source file is "/home/bluelabuser/Desktop/DDS/Receive.v".
    Found 16-bit register for signal <PRSCL>.
    Found 1-bit register for signal <BUSY>.
    Found 1-bit register for signal <RX_FLG>.
    Found 10-bit register for signal <DATAFLL>.
    Found 8-bit register for signal <DATA>.
    Found 4-bit register for signal <INDEX>.
    Found 16-bit adder for signal <PRSCL[15]_GND_14_o_add_8_OUT> created at line 26.
    Found 4-bit adder for signal <INDEX[3]_GND_14_o_add_12_OUT> created at line 32.
    Found 16-bit comparator lessequal for signal <PRSCL[15]_GND_14_o_LessThan_8_o> created at line 25
    Found 4-bit comparator greater for signal <INDEX[3]_PWR_9_o_LessThan_12_o> created at line 31
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
Unit <Receive> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x32-bit single-port Read Only RAM                   : 1
 16x7-bit single-port Read Only RAM                    : 4
# Multipliers                                          : 61
 17x10-bit multiplier                                  : 31
 32x2-bit multiplier                                   : 1
 32x3-bit multiplier                                   : 2
 32x4-bit multiplier                                   : 4
 32x5-bit multiplier                                   : 8
 32x6-bit multiplier                                   : 15
# Adders/Subtractors                                   : 997
 11-bit adder                                          : 31
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 23-bit adder                                          : 1
 27-bit adder                                          : 341
 28-bit adder                                          : 31
 29-bit adder                                          : 31
 30-bit adder                                          : 31
 31-bit adder                                          : 31
 32-bit adder                                          : 124
 33-bit adder                                          : 31
 34-bit adder                                          : 31
 35-bit adder                                          : 31
 36-bit adder                                          : 31
 37-bit adder                                          : 31
 38-bit adder                                          : 31
 39-bit adder                                          : 31
 4-bit adder                                           : 1
 40-bit adder                                          : 31
 41-bit adder                                          : 31
 42-bit adder                                          : 31
 43-bit adder                                          : 31
 7-bit adder                                           : 31
 8-bit adder                                           : 1
# Registers                                            : 141
 1-bit register                                        : 7
 10-bit register                                       : 32
 11-bit register                                       : 1
 12-bit register                                       : 62
 16-bit register                                       : 1
 17-bit register                                       : 1
 23-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 2
 7-bit register                                        : 31
 8-bit register                                        : 2
# Comparators                                          : 872
 11-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 372
 28-bit comparator lessequal                           : 31
 29-bit comparator lessequal                           : 31
 30-bit comparator lessequal                           : 31
 31-bit comparator lessequal                           : 31
 32-bit comparator lessequal                           : 31
 33-bit comparator lessequal                           : 31
 34-bit comparator lessequal                           : 31
 35-bit comparator lessequal                           : 31
 36-bit comparator lessequal                           : 31
 37-bit comparator lessequal                           : 31
 38-bit comparator lessequal                           : 31
 39-bit comparator lessequal                           : 31
 4-bit comparator greater                              : 1
 40-bit comparator lessequal                           : 31
 41-bit comparator lessequal                           : 31
 42-bit comparator lessequal                           : 31
 43-bit comparator lessequal                           : 31
 8-bit comparator greater                              : 1
# Multiplexers                                         : 20259
 1-bit 2-to-1 multiplexer                              : 20098
 12-bit 2-to-1 multiplexer                             : 62
 27-bit 2-to-1 multiplexer                             : 93
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <blk_mem_gen_v7_3.ngc>.
Loading core <blk_mem_gen_v7_3> for timing and area information for instance <LU1>.
INFO:Xst:2261 - The FF/Latch <BUSY> in Unit <Receive1> is equivalent to the following FF/Latch, which will be removed : <RX_FLG> 

Synthesizing (advanced) Unit <AUD>.
The following registers are absorbed into counter <PWMcount>: 1 register on signal <PWMcount>.
Unit <AUD> synthesized (advanced).

Synthesizing (advanced) Unit <BCD_Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SevenSegment> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SevenSegment>  |          |
    -----------------------------------------------------------------------
Unit <BCD_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <DDS>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into accumulator <addrA>: 1 register on signal <addrA>.
The following registers are absorbed into accumulator <addrB>: 1 register on signal <addrB>.
Unit <DDS> synthesized (advanced).

Synthesizing (advanced) Unit <Delay_Reset>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
Unit <Delay_Reset> synthesized (advanced).

Synthesizing (advanced) Unit <Main>.
	The following adders/subtractors are grouped into adder tree <Madd_PWMsum1> :
 	<Madd_n0344> in block <Main>, 	<Madd_n0347> in block <Main>, 	<Madd_n0350> in block <Main>, 	<Madd_n0353> in block <Main>, 	<Madd_n0356> in block <Main>, 	<Madd_n0359> in block <Main>, 	<Madd_n0362> in block <Main>, 	<Madd_n0365> in block <Main>, 	<Madd_n0368> in block <Main>, 	<Madd_n0371> in block <Main>, 	<Madd_n0374> in block <Main>, 	<Madd_n0377> in block <Main>, 	<Madd_n0380> in block <Main>, 	<Madd_n0383> in block <Main>, 	<Madd_n0386> in block <Main>, 	<Madd_n0389> in block <Main>, 	<Madd_n0392> in block <Main>, 	<Madd_n0395> in block <Main>, 	<Madd_n0398> in block <Main>, 	<Madd_n0401> in block <Main>, 	<Madd_n0404> in block <Main>, 	<Madd_n0407> in block <Main>, 	<Madd_n0410> in block <Main>, 	<Madd_n0413> in block <Main>, 	<Madd_n0416> in block <Main>, 	<Madd_n0419> in block <Main>, 	<Madd_n0422> in block <Main>, 	<Madd_n0425> in block <Main>, 	<Madd_n0428> in block <Main>, 	<Madd_PWMsum> in block <Main>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <DATA> prevents it from being combined with the RAM <Mram__n0464> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dataR<3:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0464> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <Main> synthesized (advanced).

Synthesizing (advanced) Unit <Receive>.
The following registers are absorbed into counter <PRSCL>: 1 register on signal <PRSCL>.
Unit <Receive> synthesized (advanced).

Synthesizing (advanced) Unit <SS_Driver>.
The following registers are absorbed into counter <Count>: 1 register on signal <Count>.
The following registers are absorbed into counter <PWMcount>: 1 register on signal <PWMcount>.
Unit <SS_Driver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x32-bit single-port distributed Read Only RAM       : 1
 16x7-bit single-port distributed Read Only RAM        : 4
# Multipliers                                          : 61
 17x10-bit multiplier                                  : 31
 32x2-bit multiplier                                   : 2
 32x3-bit multiplier                                   : 4
 32x4-bit multiplier                                   : 8
 32x5-bit multiplier                                   : 8
 32x6-bit multiplier                                   : 8
# Adders/Subtractors                                   : 869
 12-bit adder                                          : 31
 27-bit adder                                          : 837
 4-bit adder                                           : 1
# Adder Trees                                          : 1
 11-bit / 31-inputs adder tree                         : 1
# Counters                                             : 36
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 17-bit up counter                                     : 1
 23-bit up counter                                     : 1
 7-bit up counter                                      : 31
 8-bit up counter                                      : 1
# Accumulators                                         : 62
 12-bit up loadable accumulator                        : 62
# Registers                                            : 375
 Flip-Flops                                            : 375
# Comparators                                          : 872
 11-bit comparator greater                             : 1
 16-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 372
 28-bit comparator lessequal                           : 31
 29-bit comparator lessequal                           : 31
 30-bit comparator lessequal                           : 31
 31-bit comparator lessequal                           : 31
 32-bit comparator lessequal                           : 31
 33-bit comparator lessequal                           : 31
 34-bit comparator lessequal                           : 31
 35-bit comparator lessequal                           : 31
 36-bit comparator lessequal                           : 31
 37-bit comparator lessequal                           : 31
 38-bit comparator lessequal                           : 31
 39-bit comparator lessequal                           : 31
 4-bit comparator greater                              : 1
 40-bit comparator lessequal                           : 31
 41-bit comparator lessequal                           : 31
 42-bit comparator lessequal                           : 31
 43-bit comparator lessequal                           : 31
 8-bit comparator greater                              : 1
# Multiplexers                                         : 20197
 1-bit 2-to-1 multiplexer                              : 20098
 27-bit 2-to-1 multiplexer                             : 93
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <BUSY> in Unit <Receive> is equivalent to the following FF/Latch, which will be removed : <RX_FLG> 
INFO:Xst:2146 - In block <SS_Driver>, Counter <Count> <PWMcount> are equivalent, XST will keep only <Count>.
WARNING:Xst:2677 - Node <Mmult_n01461> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <Mmult_n01481> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <Mmult_n01471> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <Mmult_n01491> of sequential type is unconnected in block <Main>.
WARNING:Xst:1293 - FF/Latch <M_4> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_5> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_6> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_7> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_8> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_9> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_10> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_11> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_12> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_13> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_14> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_15> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_16> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Main> ...

Optimizing unit <SS_Driver> ...

Optimizing unit <DDS> ...

Optimizing unit <div_27u_16u> ...

Optimizing unit <Receive> ...
WARNING:Xst:1293 - FF/Latch <Receive1/PRSCL_15> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Receive1/PRSCL_14> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <[3].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[3].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[3].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[3].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[3].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[3].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[3].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[3].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[3].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[3].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[3].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[3].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_2> in Unit <Main> is equivalent to the following 7 FFs/Latches, which will be removed : <[28].DDS/addrA_2> <[12].DDS/addrB_2> <[12].DDS/addrA_2> <[4].DDS/addrB_2> <[4].DDS/addrA_2> <[0].DDS/addrB_2> <[0].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_3> in Unit <Main> is equivalent to the following 5 FFs/Latches, which will be removed : <[28].DDS/addrA_3> <[12].DDS/addrB_3> <[12].DDS/addrA_3> <[4].DDS/addrB_3> <[4].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_4> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[28].DDS/addrA_4> <[12].DDS/addrB_4> <[12].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_5> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[28].DDS/addrA_5> <[12].DDS/addrB_5> <[12].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_6> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[28].DDS/addrA_6> <[12].DDS/addrB_6> <[12].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_7> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[28].DDS/addrA_7> <[12].DDS/addrB_7> <[12].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_8> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[28].DDS/addrA_8> <[12].DDS/addrB_8> <[12].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_9> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[28].DDS/addrA_9> <[12].DDS/addrB_9> <[12].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[0].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[0].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[0].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[0].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[0].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[0].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[0].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[0].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[0].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[0].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[0].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[0].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[0].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[0].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_0> in Unit <Main> is equivalent to the following 29 FFs/Latches, which will be removed : <[30].DDS/addrA_0> <[29].DDS/addrB_0> <[29].DDS/addrA_0> <[28].DDS/addrB_0> <[28].DDS/addrA_0> <[15].DDS/addrB_0> <[15].DDS/addrA_0> <[14].DDS/addrB_0> <[14].DDS/addrA_0> <[13].DDS/addrB_0> <[13].DDS/addrA_0> <[12].DDS/addrB_0> <[12].DDS/addrA_0> <[7].DDS/addrB_0> <[7].DDS/addrA_0> <[6].DDS/addrB_0> <[6].DDS/addrA_0> <[5].DDS/addrB_0> <[5].DDS/addrA_0> <[4].DDS/addrB_0> <[4].DDS/addrA_0> <[3].DDS/addrB_0> <[3].DDS/addrA_0> <[2].DDS/addrB_0> <[2].DDS/addrA_0> <[1].DDS/addrB_0> <[1].DDS/addrA_0> <[0].DDS/addrB_0> <[0].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_1> in Unit <Main> is equivalent to the following 15 FFs/Latches, which will be removed : <[30].DDS/addrA_1> <[28].DDS/addrB_1> <[28].DDS/addrA_1> <[14].DDS/addrB_1> <[14].DDS/addrA_1> <[12].DDS/addrB_1> <[12].DDS/addrA_1> <[6].DDS/addrB_1> <[6].DDS/addrA_1> <[4].DDS/addrB_1> <[4].DDS/addrA_1> <[2].DDS/addrB_1> <[2].DDS/addrA_1> <[0].DDS/addrB_1> <[0].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_2> in Unit <Main> is equivalent to the following 7 FFs/Latches, which will be removed : <[30].DDS/addrA_2> <[14].DDS/addrB_2> <[14].DDS/addrA_2> <[6].DDS/addrB_2> <[6].DDS/addrA_2> <[2].DDS/addrB_2> <[2].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_3> in Unit <Main> is equivalent to the following 5 FFs/Latches, which will be removed : <[30].DDS/addrA_3> <[14].DDS/addrB_3> <[14].DDS/addrA_3> <[6].DDS/addrB_3> <[6].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_4> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[30].DDS/addrA_4> <[14].DDS/addrB_4> <[14].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_5> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[30].DDS/addrA_5> <[14].DDS/addrB_5> <[14].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_6> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[30].DDS/addrA_6> <[14].DDS/addrB_6> <[14].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_7> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[30].DDS/addrA_7> <[14].DDS/addrB_7> <[14].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_8> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[30].DDS/addrA_8> <[14].DDS/addrB_8> <[14].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[25].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[25].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_9> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[30].DDS/addrA_9> <[14].DDS/addrB_9> <[14].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[7].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[7].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[7].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[7].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[7].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[7].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[7].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[7].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[7].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[7].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[7].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[7].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[10].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[10].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[4].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[4].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_10> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[12].DDS/addrB_10> 
INFO:Xst:2261 - The FF/Latch <[4].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[4].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrB_11> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[12].DDS/addrB_11> 
INFO:Xst:2261 - The FF/Latch <[4].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[4].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[4].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[4].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[4].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[4].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[4].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[4].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[17].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[17].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[22].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[22].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_1> in Unit <Main> is equivalent to the following 13 FFs/Latches, which will be removed : <[29].DDS/addrA_1> <[15].DDS/addrB_1> <[15].DDS/addrA_1> <[13].DDS/addrB_1> <[13].DDS/addrA_1> <[7].DDS/addrB_1> <[7].DDS/addrA_1> <[5].DDS/addrB_1> <[5].DDS/addrA_1> <[3].DDS/addrB_1> <[3].DDS/addrA_1> <[1].DDS/addrB_1> <[1].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_2> in Unit <Main> is equivalent to the following 7 FFs/Latches, which will be removed : <[29].DDS/addrA_2> <[13].DDS/addrB_2> <[13].DDS/addrA_2> <[5].DDS/addrB_2> <[5].DDS/addrA_2> <[1].DDS/addrB_2> <[1].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_3> in Unit <Main> is equivalent to the following 5 FFs/Latches, which will be removed : <[29].DDS/addrA_3> <[13].DDS/addrB_3> <[13].DDS/addrA_3> <[5].DDS/addrB_3> <[5].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_4> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[29].DDS/addrA_4> <[13].DDS/addrB_4> <[13].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_5> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[29].DDS/addrA_5> <[13].DDS/addrB_5> <[13].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_6> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[29].DDS/addrA_6> <[13].DDS/addrB_6> <[13].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_7> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[29].DDS/addrA_7> <[13].DDS/addrB_7> <[13].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_8> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[29].DDS/addrA_8> <[13].DDS/addrB_8> <[13].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_9> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[29].DDS/addrA_9> <[13].DDS/addrB_9> <[13].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[1].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[1].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[1].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[1].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[1].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[1].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[1].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[1].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[1].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[1].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[1].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[1].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[1].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[1].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrA_11> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[13].DDS/addrA_11> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[8].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[8].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[26].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[26].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[11].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[11].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrA_11> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[14].DDS/addrA_11> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[18].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[18].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[23].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[23].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[5].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[5].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[5].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[5].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[5].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[5].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[5].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[5].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[5].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[5].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[5].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[5].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[15].DDS/addrB_2> in Unit <Main> is equivalent to the following 5 FFs/Latches, which will be removed : <[15].DDS/addrA_2> <[7].DDS/addrB_2> <[7].DDS/addrA_2> <[3].DDS/addrB_2> <[3].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[15].DDS/addrB_3> in Unit <Main> is equivalent to the following 3 FFs/Latches, which will be removed : <[15].DDS/addrA_3> <[7].DDS/addrB_3> <[7].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[15].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[15].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[15].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[15].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[15].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[15].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[15].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[15].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[15].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[15].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[15].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[15].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[20].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[20].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[2].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[2].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[2].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[2].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[2].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[2].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/counter_0> in Unit <Main> is equivalent to the following 30 FFs/Latches, which will be removed : <[29].DDS/counter_0> <[28].DDS/counter_0> <[27].DDS/counter_0> <[26].DDS/counter_0> <[25].DDS/counter_0> <[24].DDS/counter_0> <[23].DDS/counter_0> <[22].DDS/counter_0> <[21].DDS/counter_0> <[20].DDS/counter_0> <[19].DDS/counter_0> <[18].DDS/counter_0> <[17].DDS/counter_0> <[16].DDS/counter_0> <[15].DDS/counter_0> <[14].DDS/counter_0> <[13].DDS/counter_0> <[12].DDS/counter_0> <[11].DDS/counter_0> <[10].DDS/counter_0> <[9].DDS/counter_0> <[8].DDS/counter_0> <[7].DDS/counter_0> <[6].DDS/counter_0> <[5].DDS/counter_0> <[4].DDS/counter_0> <[3].DDS/counter_0> <[2].DDS/counter_0> <[1].DDS/counter_0> <[0].DDS/counter_0> 
INFO:Xst:2261 - The FF/Latch <[2].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[2].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/counter_1> in Unit <Main> is equivalent to the following 30 FFs/Latches, which will be removed : <[29].DDS/counter_1> <[28].DDS/counter_1> <[27].DDS/counter_1> <[26].DDS/counter_1> <[25].DDS/counter_1> <[24].DDS/counter_1> <[23].DDS/counter_1> <[22].DDS/counter_1> <[21].DDS/counter_1> <[20].DDS/counter_1> <[19].DDS/counter_1> <[18].DDS/counter_1> <[17].DDS/counter_1> <[16].DDS/counter_1> <[15].DDS/counter_1> <[14].DDS/counter_1> <[13].DDS/counter_1> <[12].DDS/counter_1> <[11].DDS/counter_1> <[10].DDS/counter_1> <[9].DDS/counter_1> <[8].DDS/counter_1> <[7].DDS/counter_1> <[6].DDS/counter_1> <[5].DDS/counter_1> <[4].DDS/counter_1> <[3].DDS/counter_1> <[2].DDS/counter_1> <[1].DDS/counter_1> <[0].DDS/counter_1> 
INFO:Xst:2261 - The FF/Latch <[2].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[2].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/counter_2> in Unit <Main> is equivalent to the following 30 FFs/Latches, which will be removed : <[29].DDS/counter_2> <[28].DDS/counter_2> <[27].DDS/counter_2> <[26].DDS/counter_2> <[25].DDS/counter_2> <[24].DDS/counter_2> <[23].DDS/counter_2> <[22].DDS/counter_2> <[21].DDS/counter_2> <[20].DDS/counter_2> <[19].DDS/counter_2> <[18].DDS/counter_2> <[17].DDS/counter_2> <[16].DDS/counter_2> <[15].DDS/counter_2> <[14].DDS/counter_2> <[13].DDS/counter_2> <[12].DDS/counter_2> <[11].DDS/counter_2> <[10].DDS/counter_2> <[9].DDS/counter_2> <[8].DDS/counter_2> <[7].DDS/counter_2> <[6].DDS/counter_2> <[5].DDS/counter_2> <[4].DDS/counter_2> <[3].DDS/counter_2> <[2].DDS/counter_2> <[1].DDS/counter_2> <[0].DDS/counter_2> 
INFO:Xst:2261 - The FF/Latch <[2].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[2].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/counter_3> in Unit <Main> is equivalent to the following 30 FFs/Latches, which will be removed : <[29].DDS/counter_3> <[28].DDS/counter_3> <[27].DDS/counter_3> <[26].DDS/counter_3> <[25].DDS/counter_3> <[24].DDS/counter_3> <[23].DDS/counter_3> <[22].DDS/counter_3> <[21].DDS/counter_3> <[20].DDS/counter_3> <[19].DDS/counter_3> <[18].DDS/counter_3> <[17].DDS/counter_3> <[16].DDS/counter_3> <[15].DDS/counter_3> <[14].DDS/counter_3> <[13].DDS/counter_3> <[12].DDS/counter_3> <[11].DDS/counter_3> <[10].DDS/counter_3> <[9].DDS/counter_3> <[8].DDS/counter_3> <[7].DDS/counter_3> <[6].DDS/counter_3> <[5].DDS/counter_3> <[4].DDS/counter_3> <[3].DDS/counter_3> <[2].DDS/counter_3> <[1].DDS/counter_3> <[0].DDS/counter_3> 
INFO:Xst:2261 - The FF/Latch <[2].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[2].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/counter_4> in Unit <Main> is equivalent to the following 30 FFs/Latches, which will be removed : <[29].DDS/counter_4> <[28].DDS/counter_4> <[27].DDS/counter_4> <[26].DDS/counter_4> <[25].DDS/counter_4> <[24].DDS/counter_4> <[23].DDS/counter_4> <[22].DDS/counter_4> <[21].DDS/counter_4> <[20].DDS/counter_4> <[19].DDS/counter_4> <[18].DDS/counter_4> <[17].DDS/counter_4> <[16].DDS/counter_4> <[15].DDS/counter_4> <[14].DDS/counter_4> <[13].DDS/counter_4> <[12].DDS/counter_4> <[11].DDS/counter_4> <[10].DDS/counter_4> <[9].DDS/counter_4> <[8].DDS/counter_4> <[7].DDS/counter_4> <[6].DDS/counter_4> <[5].DDS/counter_4> <[4].DDS/counter_4> <[3].DDS/counter_4> <[2].DDS/counter_4> <[1].DDS/counter_4> <[0].DDS/counter_4> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/counter_5> in Unit <Main> is equivalent to the following 30 FFs/Latches, which will be removed : <[29].DDS/counter_5> <[28].DDS/counter_5> <[27].DDS/counter_5> <[26].DDS/counter_5> <[25].DDS/counter_5> <[24].DDS/counter_5> <[23].DDS/counter_5> <[22].DDS/counter_5> <[21].DDS/counter_5> <[20].DDS/counter_5> <[19].DDS/counter_5> <[18].DDS/counter_5> <[17].DDS/counter_5> <[16].DDS/counter_5> <[15].DDS/counter_5> <[14].DDS/counter_5> <[13].DDS/counter_5> <[12].DDS/counter_5> <[11].DDS/counter_5> <[10].DDS/counter_5> <[9].DDS/counter_5> <[8].DDS/counter_5> <[7].DDS/counter_5> <[6].DDS/counter_5> <[5].DDS/counter_5> <[4].DDS/counter_5> <[3].DDS/counter_5> <[2].DDS/counter_5> <[1].DDS/counter_5> <[0].DDS/counter_5> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/counter_6> in Unit <Main> is equivalent to the following 30 FFs/Latches, which will be removed : <[29].DDS/counter_6> <[28].DDS/counter_6> <[27].DDS/counter_6> <[26].DDS/counter_6> <[25].DDS/counter_6> <[24].DDS/counter_6> <[23].DDS/counter_6> <[22].DDS/counter_6> <[21].DDS/counter_6> <[20].DDS/counter_6> <[19].DDS/counter_6> <[18].DDS/counter_6> <[17].DDS/counter_6> <[16].DDS/counter_6> <[15].DDS/counter_6> <[14].DDS/counter_6> <[13].DDS/counter_6> <[12].DDS/counter_6> <[11].DDS/counter_6> <[10].DDS/counter_6> <[9].DDS/counter_6> <[8].DDS/counter_6> <[7].DDS/counter_6> <[6].DDS/counter_6> <[5].DDS/counter_6> <[4].DDS/counter_6> <[3].DDS/counter_6> <[2].DDS/counter_6> <[1].DDS/counter_6> <[0].DDS/counter_6> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_0> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_1> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_2> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_3> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_4> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_10> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[13].DDS/addrB_10> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_5> 
INFO:Xst:2261 - The FF/Latch <[29].DDS/addrB_11> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[13].DDS/addrB_11> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_6> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_7> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_8> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_9> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[27].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[27].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <AUD1/PWMcount_10> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <SS_Driver1/Count_10> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[9].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[9].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_10> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[14].DDS/addrB_10> 
INFO:Xst:2261 - The FF/Latch <[30].DDS/addrB_11> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[14].DDS/addrB_11> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[19].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[19].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[24].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[24].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[6].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[6].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[6].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[6].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[6].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[6].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[6].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[6].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[6].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[6].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[6].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[6].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[28].DDS/addrA_11> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[12].DDS/addrA_11> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_0> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_0> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_1> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_2> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_2> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_3> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_4> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_4> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_5> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_5> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_6> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_6> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_7> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_7> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_8> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_8> 
INFO:Xst:2261 - The FF/Latch <[16].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[16].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[21].DDS/addrB_9> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[21].DDS/addrA_9> 
INFO:Xst:2261 - The FF/Latch <[3].DDS/addrB_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <[3].DDS/addrA_3> 
INFO:Xst:3203 - The FF/Latch <[10].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[10].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[4].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[4].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[30].DDS/addrB_10> in Unit <Main> is the opposite to the following 2 FFs/Latches, which will be removed : <[30].DDS/addrA_10> <[14].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[25].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[25].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[2].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[2].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[23].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[23].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[18].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[18].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[0].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[0].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[21].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[21].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[16].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[16].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[3].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[3].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[24].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[24].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[19].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[19].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[1].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[1].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[22].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[22].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[17].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[17].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[20].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[20].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[15].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[15].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[9].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[9].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[7].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[7].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[28].DDS/addrB_10> in Unit <Main> is the opposite to the following 2 FFs/Latches, which will be removed : <[28].DDS/addrA_10> <[12].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[11].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[11].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[5].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[5].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[26].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[26].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[8].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[8].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[29].DDS/addrB_10> in Unit <Main> is the opposite to the following 2 FFs/Latches, which will be removed : <[29].DDS/addrA_10> <[13].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[6].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[6].DDS/addrA_10> 
INFO:Xst:3203 - The FF/Latch <[27].DDS/addrB_10> in Unit <Main> is the opposite to the following FF/Latch, which will be removed : <[27].DDS/addrA_10> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 28.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 738
 Flip-Flops                                            : 738

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 30712
#      GND                         : 32
#      INV                         : 351
#      LUT1                        : 69
#      LUT2                        : 1398
#      LUT3                        : 2206
#      LUT4                        : 1051
#      LUT5                        : 4192
#      LUT6                        : 9505
#      MUXCY                       : 6032
#      MUXF7                       : 79
#      VCC                         : 32
#      XORCY                       : 5765
# FlipFlops/Latches                : 738
#      FD                          : 20
#      FDE                         : 666
#      FDR                         : 1
#      FDRE                        : 47
#      FDS                         : 1
#      FDSE                        : 3
# RAMS                             : 62
#      RAMB18E1                    : 31
#      RAMB36E1                    : 31
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 2
#      OBUF                        : 18
# DSPs                             : 47
#      DSP48E1                     : 47

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             738  out of  126800     0%  
 Number of Slice LUTs:                18772  out of  63400    29%  
    Number used as Logic:             18772  out of  63400    29%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  18847
   Number with an unused Flip Flop:   18109  out of  18847    96%  
   Number with an unused LUT:            75  out of  18847     0%  
   Number of fully used LUT-FF pairs:   663  out of  18847     3%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    210    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               47  out of    135    34%  
    Number using Block RAM only:         47
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     47  out of    240    19%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_100M                           | BUFGP                  | 800   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                         | Buffer(FF name)                                                                                                                                        | Load  |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
[0].DDS/LU1/N1([0].DDS/LU1/XST_GND:G)  | NONE([0].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
[10].DDS/LU1/N1([10].DDS/LU1/XST_GND:G)| NONE([10].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[11].DDS/LU1/N1([11].DDS/LU1/XST_GND:G)| NONE([11].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[12].DDS/LU1/N1([12].DDS/LU1/XST_GND:G)| NONE([12].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[13].DDS/LU1/N1([13].DDS/LU1/XST_GND:G)| NONE([13].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[14].DDS/LU1/N1([14].DDS/LU1/XST_GND:G)| NONE([14].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[15].DDS/LU1/N1([15].DDS/LU1/XST_GND:G)| NONE([15].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[16].DDS/LU1/N1([16].DDS/LU1/XST_GND:G)| NONE([16].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[17].DDS/LU1/N1([17].DDS/LU1/XST_GND:G)| NONE([17].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[18].DDS/LU1/N1([18].DDS/LU1/XST_GND:G)| NONE([18].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[19].DDS/LU1/N1([19].DDS/LU1/XST_GND:G)| NONE([19].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[1].DDS/LU1/N1([1].DDS/LU1/XST_GND:G)  | NONE([1].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
[20].DDS/LU1/N1([20].DDS/LU1/XST_GND:G)| NONE([20].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[21].DDS/LU1/N1([21].DDS/LU1/XST_GND:G)| NONE([21].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[22].DDS/LU1/N1([22].DDS/LU1/XST_GND:G)| NONE([22].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[23].DDS/LU1/N1([23].DDS/LU1/XST_GND:G)| NONE([23].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[24].DDS/LU1/N1([24].DDS/LU1/XST_GND:G)| NONE([24].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[25].DDS/LU1/N1([25].DDS/LU1/XST_GND:G)| NONE([25].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[26].DDS/LU1/N1([26].DDS/LU1/XST_GND:G)| NONE([26].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[27].DDS/LU1/N1([27].DDS/LU1/XST_GND:G)| NONE([27].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[28].DDS/LU1/N1([28].DDS/LU1/XST_GND:G)| NONE([28].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[29].DDS/LU1/N1([29].DDS/LU1/XST_GND:G)| NONE([29].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[2].DDS/LU1/N1([2].DDS/LU1/XST_GND:G)  | NONE([2].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
[30].DDS/LU1/N1([30].DDS/LU1/XST_GND:G)| NONE([30].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
[3].DDS/LU1/N1([3].DDS/LU1/XST_GND:G)  | NONE([3].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
[4].DDS/LU1/N1([4].DDS/LU1/XST_GND:G)  | NONE([4].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
[5].DDS/LU1/N1([5].DDS/LU1/XST_GND:G)  | NONE([5].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
[6].DDS/LU1/N1([6].DDS/LU1/XST_GND:G)  | NONE([6].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
[7].DDS/LU1/N1([7].DDS/LU1/XST_GND:G)  | NONE([7].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
[8].DDS/LU1/N1([8].DDS/LU1/XST_GND:G)  | NONE([8].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
[9].DDS/LU1/N1([9].DDS/LU1/XST_GND:G)  | NONE([9].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram) | 2     |
---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 21.920ns (Maximum Frequency: 45.621MHz)
   Minimum input arrival time before clock: 1.137ns
   Maximum output required time after clock: 8.728ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_100M'
  Clock period: 21.920ns (frequency: 45.621MHz)
  Total number of paths / destination ports: 660092723801815552 / 2248
-------------------------------------------------------------------------
Delay:               21.920ns (Levels of Logic = 63)
  Source:            [1].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (RAM)
  Destination:       [1].DDS/PWM_0 (FF)
  Source Clock:      Clk_100M rising
  Destination Clock: Clk_100M rising

  Data Path: [1].DDS/LU1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram to [1].DDS/PWM_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO3    1   1.846   0.279  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (douta<3>)
     end scope: '[1].DDS/LU1:douta<3>'
     DSP48E1:A3->P20      18   2.823   0.590  [1].DDS/Mmult_a[16]_doutA[9]_MuLt_3_OUT ([1].DDS/a[16]_doutA[9]_MuLt_3_OUT<20>)
     LUT3:I0->O            1   0.097   0.511  [1].DDS/a[16]_PWR_6_o_div_4/o<11>1_SW2 (N3736)
     LUT6:I3->O            1   0.097   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o1711 ([1].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1260_o171)
     MUXCY:S->O            1   0.353   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<16> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<17> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<19> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<20> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<21> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<23> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<24> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<24>)
     MUXCY:CI->O           0   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<25> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_cy<25>)
     XORCY:CI->O           3   0.370   0.305  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_35_OUT_xor<26> ([1].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_35_OUT<26>)
     LUT6:I5->O            3   0.097   0.693  [1].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1287_o1181 ([1].DDS/a[16]_PWR_6_o_div_4/a[26]_a[26]_MUX_1261_o)
     LUT6:I1->O           57   0.097   0.406  [1].DDS/a[16]_PWR_6_o_div_4/o<9>23 ([1].DDS/n0029<9>)
     LUT5:I4->O            1   0.097   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1314_o1811 ([1].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1314_o181)
     MUXCY:S->O            1   0.353   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<17> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<18> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<19> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<20> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<21> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<22> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_cy<22>)
     XORCY:CI->O          11   0.370   0.729  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_39_OUT_xor<23> ([1].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_39_OUT<23>)
     LUT6:I1->O            4   0.097   0.309  [1].DDS/a[16]_PWR_6_o_div_4/o<7>21 ([1].DDS/a[16]_PWR_6_o_div_4/o<7>2)
     LUT5:I4->O           59   0.097   0.490  [1].DDS/a[16]_PWR_6_o_div_4/o<7>24 ([1].DDS/n0029<7>)
     LUT3:I1->O            6   0.097   0.706  [1].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1368_o1141 ([1].DDS/a[16]_PWR_6_o_div_4/a[22]_a[26]_MUX_1346_o)
     LUT5:I0->O           21   0.097   0.386  [1].DDS/a[16]_PWR_6_o_div_4/o<6>21 ([1].DDS/a[16]_PWR_6_o_div_4/o<6>2)
     LUT6:I5->O           17   0.097   0.585  [1].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1395_o181 ([1].DDS/a[16]_PWR_6_o_div_4/a[17]_a[26]_MUX_1378_o)
     LUT6:I3->O            1   0.097   0.000  [1].DDS/a[16]_PWR_6_o_div_4/o<5>24_SW1_SW1_G (N23426)
     MUXF7:I1->O           1   0.279   0.295  [1].DDS/a[16]_PWR_6_o_div_4/o<5>24_SW1_SW1 (N23254)
     LUT6:I5->O            1   0.097   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_lut<11> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_lut<11>)
     MUXCY:S->O            1   0.353   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<11> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<12> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<13> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<14> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<15> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<16> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<17> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<18> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<19> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<21> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<22> ([1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_cy<22>)
     XORCY:CI->O           3   0.370   0.305  [1].DDS/a[16]_PWR_6_o_div_4/Madd_a[26]_GND_13_o_add_47_OUT_xor<23> ([1].DDS/a[16]_PWR_6_o_div_4/a[26]_GND_13_o_add_47_OUT<23>)
     LUT6:I5->O            2   0.097   0.688  [1].DDS/a[16]_PWR_6_o_div_4/Mmux_a[0]_a[26]_MUX_1449_o1151 ([1].DDS/a[16]_PWR_6_o_div_4/a[23]_a[26]_MUX_1426_o)
     LUT6:I1->O           37   0.097   0.403  [1].DDS/a[16]_PWR_6_o_div_4/o<3>32 ([1].DDS/a[16]_PWR_6_o_div_4/o<3>31)
     LUT6:I5->O           24   0.097   0.398  [1].DDS/a[16]_PWR_6_o_div_4/o<3>35 ([1].DDS/n0029<3>)
     LUT6:I5->O           11   0.097   0.425  [1].DDS/a[16]_PWR_6_o_div_4/o<2>33 ([1].DDS/a[16]_PWR_6_o_div_4/o<2>32)
     LUT4:I2->O           18   0.097   0.590  [1].DDS/a[16]_PWR_6_o_div_4/o<2>35_SW9 (N11330)
     LUT6:I3->O            2   0.097   0.688  [1].DDS/a[16]_PWR_6_o_div_4/Mmux_n211541 ([1].DDS/a[16]_PWR_6_o_div_4/n2115<12>)
     LUT5:I0->O            1   0.097   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1> ([1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_lut<1>)
     MUXCY:S->O            1   0.353   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<1> ([1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<2> ([1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3> ([1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O          22   0.262   0.391  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<1>_cy<4> ([1].DDS/n0029<1>)
     LUT5:I4->O            2   0.097   0.688  [1].DDS/a[16]_PWR_6_o_div_4/Mmux_n200631 ([1].DDS/a[16]_PWR_6_o_div_4/n2006<11>)
     LUT5:I0->O            1   0.097   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lut<1> ([1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_lut<1>)
     MUXCY:S->O            1   0.353   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<1> ([1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<2> ([1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3> ([1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.262   0.000  [1].DDS/a[16]_PWR_6_o_div_4/Mcompar_o<0>_cy<4> ([1].DDS/n0029<0>)
     FDE:D                     0.008          [1].DDS/PWM_0
    ----------------------------------------
    Total                     21.920ns (11.059ns logic, 10.861ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_100M'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.137ns (Levels of Logic = 2)
  Source:            UART_Rx (PAD)
  Destination:       Receive1/PRSCL_13 (FF)
  Destination Clock: Clk_100M rising

  Data Path: UART_Rx to Receive1/PRSCL_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   0.001   0.351  UART_Rx_IBUF (UART_Rx_IBUF)
     LUT6:I5->O           14   0.097   0.339  Receive1/_n00894 (Receive1/_n0089)
     FDRE:R                    0.349          Receive1/PRSCL_0
    ----------------------------------------
    Total                      1.137ns (0.447ns logic, 0.690ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_100M'
  Total number of paths / destination ports: 1134719 / 12
-------------------------------------------------------------------------
Offset:              8.728ns (Levels of Logic = 20)
  Source:            [8].DDS/PWM_0 (FF)
  Destination:       SevenSegment<6> (PAD)
  Source Clock:      Clk_100M rising

  Data Path: [8].DDS/PWM_0 to SevenSegment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.379  [8].DDS/PWM_0 ([8].DDS/PWM_0)
     LUT2:I0->O            1   0.097   0.000  ADDERTREE_INTERNAL_Madd7_lut<0> (ADDERTREE_INTERNAL_Madd7_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ADDERTREE_INTERNAL_Madd7_cy<0> (ADDERTREE_INTERNAL_Madd7_cy<0>)
     XORCY:CI->O           2   0.370   0.299  ADDERTREE_INTERNAL_Madd7_xor<1> (ADDERTREE_INTERNAL_Madd_17)
     LUT3:I2->O            1   0.097   0.295  ADDERTREE_INTERNAL_Madd91 (ADDERTREE_INTERNAL_Madd91)
     LUT4:I3->O            1   0.097   0.000  ADDERTREE_INTERNAL_Madd9_lut<0>2 (ADDERTREE_INTERNAL_Madd9_lut<0>2)
     MUXCY:S->O            1   0.353   0.000  ADDERTREE_INTERNAL_Madd9_cy<0>_1 (ADDERTREE_INTERNAL_Madd9_cy<0>2)
     XORCY:CI->O           1   0.370   0.379  ADDERTREE_INTERNAL_Madd9_xor<0>_2 (ADDERTREE_INTERNAL_Madd_39)
     LUT2:I0->O            1   0.097   0.000  ADDERTREE_INTERNAL_Madd13_lut<3> (ADDERTREE_INTERNAL_Madd13_lut<3>)
     MUXCY:S->O            1   0.353   0.000  ADDERTREE_INTERNAL_Madd13_cy<3> (ADDERTREE_INTERNAL_Madd13_cy<3>)
     XORCY:CI->O           2   0.370   0.299  ADDERTREE_INTERNAL_Madd13_xor<4> (ADDERTREE_INTERNAL_Madd_413)
     LUT3:I2->O            1   0.097   0.295  ADDERTREE_INTERNAL_Madd144 (ADDERTREE_INTERNAL_Madd144)
     LUT4:I3->O            1   0.097   0.000  ADDERTREE_INTERNAL_Madd14_lut<0>5 (ADDERTREE_INTERNAL_Madd14_lut<0>5)
     MUXCY:S->O            1   0.353   0.000  ADDERTREE_INTERNAL_Madd14_cy<0>_4 (ADDERTREE_INTERNAL_Madd14_cy<0>5)
     XORCY:CI->O           1   0.370   0.379  ADDERTREE_INTERNAL_Madd14_xor<0>_5 (ADDERTREE_INTERNAL_Madd_614)
     LUT2:I0->O            1   0.097   0.000  ADDERTREE_INTERNAL_Madd29_lut<6> (ADDERTREE_INTERNAL_Madd29_lut<6>)
     MUXCY:S->O            1   0.353   0.000  ADDERTREE_INTERNAL_Madd29_cy<6> (ADDERTREE_INTERNAL_Madd29_cy<6>)
     XORCY:CI->O           3   0.370   0.566  ADDERTREE_INTERNAL_Madd29_xor<7> (ADDERTREE_INTERNAL_Madd_729)
     LUT6:I2->O            6   0.097   0.706  SS_Driver1/Mmux_SevenSegment221 (SS_Driver1/Mmux_SevenSegment22)
     LUT5:I0->O            1   0.097   0.279  SS_Driver1/Mmux_SevenSegment71 (SevenSegment_6_OBUF)
     OBUF:I->O                 0.000          SevenSegment_6_OBUF (SevenSegment<6>)
    ----------------------------------------
    Total                      8.728ns (4.849ns logic, 3.879ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_100M       |   21.920|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 97.00 secs
Total CPU time to Xst completion: 95.83 secs
 
--> 


Total memory usage is 595660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  130 (   0 filtered)
Number of infos    :  309 (   0 filtered)

