// Seed: 1876707210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[-1 :-1'b0],
    id_10
);
  input wire id_10;
  inout logic [7:0] id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9[-1] = id_7;
endmodule
module module_1 #(
    parameter id_13 = 32'd67,
    parameter id_16 = 32'd5
) (
    id_1,
    id_2[-1 : id_13],
    id_3,
    id_4,
    id_5,
    id_6[-1 : 1],
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13
);
  output wire _id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  logic id_14;
  ;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_14,
      id_9,
      id_15,
      id_1,
      id_15,
      id_15,
      id_6,
      id_3
  );
  wire _id_16, id_17, id_18[id_16 : -1];
endmodule
