INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/ALUControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALUControl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/ALUReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALUReg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/ALU_Structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Structural'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/ALU_Structural_OneBit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Structural_OneBit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/AReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AReg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/ArithmeticUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ArithmeticUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/BReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BReg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/Compliment2s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compliment2s'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/FourToOneMux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FourToOneMux'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/FullAdder8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/IncrMUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IncrMUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Incrementer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionModule'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/LogicMapping.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicMapping'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/MDR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MDR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/MPControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MPControl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/MUX2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX2to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/MicroProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicroProgramCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/MicrocodeStore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MicrocodeStore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/Mux2to1_5bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2to1_5bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/Mux2to1_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux2to1_8bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/Mux3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mux3to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/MuxSrcA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MuxSrcA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ProgramCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RegisterFile'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/shiftLeftBottom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftLeftBottom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/shiftLeftTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftLeftTop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sources_1/new/signExtend.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'signExtend'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/krahn/Desktop/ENGG3380_Processor/Phase 2.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_tb'
