
---------- Begin Simulation Statistics ----------
final_tick                               1359202522000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 327217                       # Simulator instruction rate (inst/s)
host_mem_usage                                4574856                       # Number of bytes of host memory used
host_op_rate                                   634056                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3972.90                       # Real time elapsed on the host
host_tick_rate                               25982049                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000006                       # Number of instructions simulated
sim_ops                                    2519041831                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.103224                       # Number of seconds simulated
sim_ticks                                103224153000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        47371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         94410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          398                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      6189906                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     86847788                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     25213739                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     40238202                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     15024463                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      94883010                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3138920                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      5031408                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       354136094                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      185051772                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      6231398                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         58832436                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     28967673                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          239                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    174444133                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485171795                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    180072225                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.694318                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.902477                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     60439276     33.56%     33.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     27341281     15.18%     48.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17189087      9.55%     58.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     20540612     11.41%     69.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      9737202      5.41%     75.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7343549      4.08%     79.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5172248      2.87%     82.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3341297      1.86%     83.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     28967673     16.09%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    180072225                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          2509809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2333728                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       481181977                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            55985773                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2560040      0.53%      0.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    390902642     80.57%     81.10% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       420287      0.09%     81.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      3933063      0.81%     81.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       374648      0.08%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.07% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       303362      0.06%     82.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       231180      0.05%     82.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       231810      0.05%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.23% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt        57742      0.01%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     55336528     11.41%     93.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29509516      6.08%     99.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       649245      0.13%     99.86% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite       661732      0.14%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485171795                       # Class of committed instruction
system.switch_cpus_1.commit.refs             86157021                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485171795                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.825793                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.825793                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31226097                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    752113070                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       55801767                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       107670468                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      6240249                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      5446823                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          69072933                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              230275                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          33511824                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               35386                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          94883010                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        55673953                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           139172824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1686812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          214                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            414778220                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        36542                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles       332120                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      12480498                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               16                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.459597                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     60603449                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     28352659                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.009114                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    206385414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.828950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.627834                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       83333871     40.38%     40.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6022427      2.92%     43.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8254724      4.00%     47.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6864863      3.33%     50.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6665379      3.23%     53.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        8325478      4.03%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5769404      2.80%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4986456      2.42%     63.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       76162812     36.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    206385414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         2411653                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        1672664                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                 62892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      8588855                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       67181696                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.830911                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          102575144                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         33511824                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      20093463                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     77371507                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        27183                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       642651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     39382999                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    659626273                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     69063320                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     15682132                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    584436700                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         2713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       590589                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      6240249                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       594566                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked          232                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8938711                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        35217                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        31890                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        30355                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     21385727                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      9211749                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        31890                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8141809                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       447046                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       682454444                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           578302995                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.622860                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       425073336                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.801200                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            580938468                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      855280101                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     483184142                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.210957                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.210957                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      4882978      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    482435720     80.39%     81.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       430888      0.07%     81.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4185075      0.70%     81.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       432377      0.07%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          686      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       390058      0.06%     82.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.11% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       231226      0.04%     82.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       231821      0.04%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        57742      0.01%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult          408      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     71367692     11.89%     94.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     34016361      5.67%     99.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       696161      0.12%     99.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       759646      0.13%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    600118839                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       2819010                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      5619835                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      2639983                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      4042321                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          12860473                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.021430                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11797903     91.74%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           83      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.74% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       969143      7.54%     99.27% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        74632      0.58%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%     99.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        18712      0.15%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    605277324                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1416257615                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    575663012                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    830048052                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        659545227                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       600118839                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        81046                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    174454434                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      2393892                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        80807                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    260389345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    206385414                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.907758                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.590560                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     64911746     31.45%     31.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15316613      7.42%     38.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     19978648      9.68%     48.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     19019103      9.22%     57.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     20975789     10.16%     67.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     21416737     10.38%     78.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     23773453     11.52%     89.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13786538      6.68%     96.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7206787      3.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    206385414                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.906872                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          55732226                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses               58318                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5733509                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      3379034                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     77371507                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     39382999                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     243182381                       # number of misc regfile reads
system.switch_cpus_1.numCycles              206448306                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      20400193                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    563070586                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1007316                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       59979237                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         5937                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        20011                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1862712482                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    722700586                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    835636031                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       108027123                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     10095051                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      6240249                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11734774                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      272565381                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      4100480                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1092873054                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         3829                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          270                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         7874499                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          270                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          810711003                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1345981963                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 25989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1040                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       196590                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       379132                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6567                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests        57090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        45887                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       113555                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          45887                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                342                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46212                       # Transaction distribution
system.membus.trans_dist::CleanEvict              731                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              428                       # Transaction distribution
system.membus.trans_dist::ReadExReq             46697                       # Transaction distribution
system.membus.trans_dist::ReadExResp            46697                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           342                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       141449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       141449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 141449                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      5968064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      5968064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5968064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47467                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47467    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47467                       # Request fanout histogram
system.membus.reqLayer2.occupancy           287456000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          247886500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1359202522000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1359202522000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            128265                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       115989                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       103126                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           55603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15549                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15549                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53762                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53762                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        128265                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       309844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       266388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                576232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     13199808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9432448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22632256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           93638                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3040832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           290738                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026178                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.159665                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 283127     97.38%     97.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7611      2.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             290738                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          361645497                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         125451436                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         155395999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       102813                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        22273                       # number of demand (read+write) hits
system.l2.demand_hits::total                   125086                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       102813                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        22273                       # number of overall hits
system.l2.overall_hits::total                  125086                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          308                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        56157                       # number of demand (read+write) misses
system.l2.demand_misses::total                  56465                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          308                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        56157                       # number of overall misses
system.l2.overall_misses::total                 56465                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     32178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   4890704000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4922882000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     32178000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   4890704000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4922882000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       103121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data        78430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               181551                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       103121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data        78430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              181551                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.002987                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.716014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.311015                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.002987                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.716014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.311015                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 104474.025974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87089.837420                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87184.663066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 104474.025974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87089.837420                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87184.663066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               47037                       # number of writebacks
system.l2.writebacks::total                     47037                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        56157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             56465                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        56157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            56465                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     29098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   4329134000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4358232000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     29098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   4329134000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4358232000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.002987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.716014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.311015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.002987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.716014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.311015                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94474.025974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77089.837420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77184.663066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94474.025974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77089.837420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77184.663066                       # average overall mshr miss latency
system.l2.replacements                          47275                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68952                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68952                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68952                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       103122                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           103122                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       103122                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       103122                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9326                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9326                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        15060                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15060                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          489                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                489                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15549                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15549                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.031449                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.031449                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          489                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           489                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     17323997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17323997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.031449                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.031449                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 35427.396728                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 35427.396728                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         7061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7061                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        46701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               46701                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   4617344500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4617344500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        53762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.868662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 98870.356095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98870.356095                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        46701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          46701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   4150334500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4150334500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.868662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 88870.356095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88870.356095                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       102813                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        15212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             118025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          308                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data         9456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     32178000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data    273359500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    305537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       103121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data        24668                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         127789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.002987                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.383331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.076407                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 104474.025974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28908.576565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 31292.247030                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data         9456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     29098000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    178799500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    207897500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.002987                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.383331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.076407                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94474.025974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18908.576565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 21292.247030                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3920.033331                       # Cycle average of tags in use
system.l2.tags.total_refs                      316830                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    176133                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.798811                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3920.033331                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.957039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957039                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.958008                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3201290                       # Number of tag accesses
system.l2.tags.data_accesses                  3201290                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data         9418                       # number of demand (read+write) hits
system.l3.demand_hits::total                     9426                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data         9418                       # number of overall hits
system.l3.overall_hits::total                    9426                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          300                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        46739                       # number of demand (read+write) misses
system.l3.demand_misses::total                  47039                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          300                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        46739                       # number of overall misses
system.l3.overall_misses::total                 47039                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     27142500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   3873212000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3900354500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     27142500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   3873212000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3900354500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          308                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data        56157                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                56465                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          308                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data        56157                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               56465                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.974026                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.832292                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.833065                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.974026                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.832292                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.833065                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        90475                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 82868.953123                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 82917.462106                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        90475                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 82868.953123                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 82917.462106                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               46212                       # number of writebacks
system.l3.writebacks::total                     46212                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          300                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        46739                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             47039                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          300                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        46739                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            47039                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     23542500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   3312344000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3335886500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     23542500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   3312344000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3335886500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.974026                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.832292                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.833065                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.974026                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.832292                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.833065                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        78475                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70868.953123                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70917.462106                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        78475                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70868.953123                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70917.462106                       # average overall mshr miss latency
system.l3.replacements                          92587                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        47037                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            47037                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        47037                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        47037                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          243                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           243                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           61                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   61                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          428                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                428                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data          489                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              489                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.875256                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.875256                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          428                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           428                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      8137000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      8137000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.875256                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.875256                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19011.682243                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19011.682243                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data            4                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        46697                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               46697                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   3869076500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3869076500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        46701                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             46701                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999914                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999914                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82854.926441                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82854.926441                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        46697                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          46697                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3308712500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3308712500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999914                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999914                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70854.926441                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70854.926441                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data         9414                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total               9422                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          300                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data           42                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              342                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     27142500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data      4135500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     31278000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          308                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data         9456                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total           9764                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.974026                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.004442                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.035027                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        90475                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 98464.285714                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 91456.140351                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          300                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data           42                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          342                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     23542500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data      3631500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     27174000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.974026                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.004442                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.035027                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        78475                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 86464.285714                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 79456.140351                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                      218403                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    125355                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.742276                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    5765.845153                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       152.934483                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     25132.992607                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   313.492668                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    11.168165                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  1391.566924                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.175960                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.004667                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.766998                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.009567                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000341                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.042467                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1239                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1056                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30458                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1909467                       # Number of tag accesses
system.l3.tags.data_accesses                  1909467                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp              9764                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        93249                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           55939                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             489                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            489                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            46701                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           46701                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq          9764                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       170509                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      6624128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           92587                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2957568                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           149541                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.306852                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461189                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 103654     69.31%     69.31% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  45887     30.69%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             149541                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          103814503                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          84942000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        19200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      2991296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3010496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        19200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2957568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2957568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        46739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               47039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46212                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46212                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       186003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     28978644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29164647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       186003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           186003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28651899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28651899                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28651899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       186003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     28978644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             57816546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     46739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004721555750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2839                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2839                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              163698                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43451                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46212                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46212                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2934                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    528711000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  235195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1410692250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11239.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29989.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    41968                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38671                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46212                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.855146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.099690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.693078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3814     30.29%     30.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1571     12.48%     42.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          831      6.60%     49.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          716      5.69%     55.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          700      5.56%     60.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          701      5.57%     66.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          732      5.81%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1139      9.05%     81.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2388     18.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12592                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.568862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.109821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             106      3.73%      3.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              26      0.92%      4.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            109      3.84%      8.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           547     19.27%     27.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          1732     61.01%     88.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           168      5.92%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            47      1.66%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            29      1.02%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            17      0.60%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            22      0.77%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      0.35%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.18%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            11      0.39%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             5      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2839                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.794236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2527     89.01%     89.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.14%     89.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              168      5.92%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              134      4.72%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.18%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2839                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3010496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2956288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3010496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2957568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  103268741500                       # Total gap between requests
system.mem_ctrls.avgGap                    1107427.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        19200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      2991296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2956288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 186002.979360847850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 28978644.174488890916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28639498.742120943964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        46739                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46212                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     11167250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1399525000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2442048351250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37224.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29943.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  52844463.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             45417540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             24139995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           169410780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          121307580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8148282480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3398275020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36776369280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48683202675                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        471.626080                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  95562138250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3446820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4215194750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             44489340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             23646645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166447680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          119814660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8148282480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3282600930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      36873779040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48659060775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        471.392202                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  95819016500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3446820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3958316500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1399285974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69491978                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     55553430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1524331382                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1399285974                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69491978                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     55553430                       # number of overall hits
system.cpu.icache.overall_hits::total      1524331382                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          258                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       120516                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         126110                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5336                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          258                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       120516                       # number of overall misses
system.cpu.icache.overall_misses::total        126110                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3354000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   1494415997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1497769997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3354000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   1494415997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1497769997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1399291310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69492236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     55673946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1524457492                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1399291310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69492236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     55673946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1524457492                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.002165                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.002165                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12400.146014                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11876.694925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        13000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12400.146014                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11876.694925                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1038                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.454545                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       108208                       # number of writebacks
system.cpu.icache.writebacks::total            108208                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        16919                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16919                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        16919                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16919                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          258                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       103597                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       103855                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          258                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       103597                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       103855                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   1268209997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1271305997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   1268209997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1271305997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.001861                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.001861                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12241.763729                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12241.163131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12241.763729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12241.163131                       # average overall mshr miss latency
system.cpu.icache.replacements                 108208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1399285974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69491978                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     55553430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1524331382                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          258                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       120516                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        126110                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   1494415997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1497769997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1399291310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69492236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     55673946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1524457492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.002165                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        13000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12400.146014                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11876.694925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        16919                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16919                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          258                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       103597                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       103855                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3096000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   1268209997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1271305997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.001861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        12000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12241.763729                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12241.163131                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.953199                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1524440573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            109191                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13961.229158                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.118992                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.915727                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    17.918480                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961170                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.001789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.034997                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6097939159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6097939159                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    367777443                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     17360308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     89937875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        475075626                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    367777443                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17360308                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     89937875                       # number of overall hits
system.cpu.dcache.overall_hits::total       475075626                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       232807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        18097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       107013                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         357917                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       232807                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        18097                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       107013                       # number of overall misses
system.cpu.dcache.overall_misses::total        357917                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1096495000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data   5782811466                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6879306466                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1096495000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data   5782811466                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6879306466                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    368010250                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17378405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     90044888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    475433543                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    368010250                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17378405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     90044888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    475433543                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000633                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.001041                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.001188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000753                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000633                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.001041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.001188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000753                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60589.876775                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 54038.401559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19220.395974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60589.876775                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 54038.401559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19220.395974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               313                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.185304                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       267220                       # number of writebacks
system.cpu.dcache.writebacks::total            267220                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data        20485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data        20485                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20485                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        18097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data        86528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        18097                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data        86528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104625                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1078398000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data   5432626466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6511024466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1078398000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data   5432626466                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6511024466                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.000961                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.001041                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.000961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 59589.876775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 62784.606902                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62232.014012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 59589.876775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 62784.606902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62232.014012                       # average overall mshr miss latency
system.cpu.dcache.replacements                 309455                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231035047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11297769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     59835941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       302168757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        48225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         3953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        37702                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         89880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data     79194500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data    751357500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    830552000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231083272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11301722                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     59873643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    302258637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.000630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000297                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 20034.024791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 19928.849928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9240.676457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data        13034                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13034                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         3953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        24668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     75241500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data    470483500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    545725000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.000412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 19034.024791                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 19072.624453                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19067.293246                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    136742396                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6062539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     30101934                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      172906869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       184582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        69311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       268037                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1017300500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   5031453966                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6048754466                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    136926978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      6076683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     30171245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    173174906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.002297                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001548                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71924.526301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 72592.430725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22566.863776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         7451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        61860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76004                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1003156500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   4962142966                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5965299466                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.002328                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.002050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 70924.526301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 80215.696185                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78486.651571                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.992132                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           475413240                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            309967                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1533.754367                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   441.952320                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    31.639775                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    38.400036                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.863188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.061796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.075000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1902044139                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1902044139                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359202522000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1168016829000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 191185693000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
