# VLSI_OR-Gate_Design
Designed and verified a 3-input CMOS OR-Gate using Cadence Virtuoso 45â€¯nm process
