// SystemVerilog config file generated by script
`define CONFIG_BASEHVS_GEN_OUT_BWIDTH 64
`define CONFIG_BASEHVS_GEN_N_OF_REM_FBITS 3
`define CONFIG_BASEHVS_GEN_B1 0
`define CONFIG_BASEHVS_GEN_B2 2
`define CONFIG_BASEHVS_GEN_B3 3
`define CONFIG_BASEHVS_GEN_B4 4
`define CONFIG_BASEHVS_GEN_SEED 0
`define CONFIG_LEVELHVS_GEN_OUT_BWIDTH 64
`define CONFIG_LEVELHVS_GEN_N_OF_REM_FBITS 3
`define CONFIG_LEVELHVS_GEN_B1 0
`define CONFIG_LEVELHVS_GEN_B2 2
`define CONFIG_LEVELHVS_GEN_B3 3
`define CONFIG_LEVELHVS_GEN_B4 4
`define CONFIG_LEVELHVS_GEN_SEED 0
// End of config file
