`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Jan  8 2021 16:27:54 KST (Jan  8 2021 07:27:54 UTC)

module bias_add_N_Mux_2_2_3_1(in3, in2, ctrl1, out1);
  input [1:0] in3, in2;
  input ctrl1;
  output [1:0] out1;
  wire [1:0] in3, in2;
  wire ctrl1;
  wire [1:0] out1;
  wire n_0, n_1, n_2, n_3;
  OAI21X4 g21(.A0 (ctrl1), .A1 (n_1), .B0 (n_3), .Y (out1[1]));
  OAI21X4 g22(.A0 (ctrl1), .A1 (n_0), .B0 (n_2), .Y (out1[0]));
  NAND2X8 g23(.A (in2[1]), .B (ctrl1), .Y (n_3));
  NAND2X8 g24(.A (in2[0]), .B (ctrl1), .Y (n_2));
  CLKINVX4 g25(.A (in3[1]), .Y (n_1));
  CLKINVX4 g26(.A (in3[0]), .Y (n_0));
endmodule


