WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1307062 cumulative IPC: 3.825 (Simulation time: 00 hr 01 min 43 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1307062 cumulative IPC: 3.825 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 53824742 heartbeat IPC: 0.1858 cumulative IPC: 0.09521 (Simulation time: 00 hr 08 min 07 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 52517682 cumulative IPC: 0.09521 (Simulation time: 00 hr 08 min 07 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 52517682 cumulative IPC: 0.09521 (Simulation time: 00 hr 08 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.09521 instructions: 5000003 cycles: 52517682
CPU 0 Branch Prediction Accuracy: 92.84% MPKI: 19.31 Average ROB Occupancy at Mispredict: 38.13
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.571
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.7
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     649587 HIT:     226109 MISS:     423478
LLC LOAD         ACCESS:     462386 HIT:     103297 MISS:     359089
LLC RFO          ACCESS:      11597 HIT:       3562 MISS:       8035
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     108752 HIT:     108679 MISS:         73
LLC TRANSLATION  ACCESS:      66852 HIT:      10571 MISS:      56281
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1170 cycles
cpu0_DTLB TOTAL        ACCESS:    1265538 HIT:     659910 MISS:     605628
cpu0_DTLB LOAD         ACCESS:    1265538 HIT:     659910 MISS:     605628
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 159.3 cycles
cpu0_ITLB TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1564420 HIT:     650492 MISS:     913928
cpu0_L1D LOAD         ACCESS:    1212042 HIT:     420704 MISS:     791338
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     251057 HIT:     219384 MISS:      31673
cpu0_L1D TRANSLATION  ACCESS:     101321 HIT:      10404 MISS:      90917
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 558.7 cycles
cpu0_L1I TOTAL        ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I LOAD         ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     856597 HIT:     315755 MISS:     540842
cpu0_L2C LOAD         ACCESS:     599110 HIT:     136723 MISS:     462387
cpu0_L2C RFO          ACCESS:      20669 HIT:       9072 MISS:      11597
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     146350 HIT:     146344 MISS:          6
cpu0_L2C TRANSLATION  ACCESS:      90468 HIT:      23616 MISS:      66852
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 936.8 cycles
cpu0_STLB TOTAL        ACCESS:     466619 HIT:     389759 MISS:      76860
cpu0_STLB LOAD         ACCESS:     466619 HIT:     389759 MISS:      76860
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1241 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      17710
  ROW_BUFFER_MISS:     405642
 AVG DBUS CONGESTED CYCLE: 3.976
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1250
  FULL:      90220
