 <h1>Combinational Logic Circuits Using Verilog/System Verilog</h1><br>
 <p>Welcome to the <strong>Combinational Logic Circuits</strong> repository! This repository contains the implementation of various fundamental combinational logic circuits commonly used in digital electronics. Each circuit is implemented with clear documentation and simulation files to help you understand its functionality and design.</p>
 <br>
  <h2>Contents</h2>
    <ol>
        <li><strong>Half Adder</strong>
            <ul>
                <li>A circuit that performs the addition of two binary digits.</li>
            </ul>
        </li>
        <li><strong>Full Adder</strong>
            <ul>
                <li>Extends the functionality of the half adder by including a carry-in input.</li>
            </ul>
        </li>
        <li><strong>Multiplexer (MUX)</strong>
            <ul>
                <li>A device that selects one of several input signals and forwards the selected input to a single output line.</li>
            </ul>
        </li>
        <li><strong>Demultiplexer (DEMUX)</strong>
            <ul>
                <li>A device that takes a single input signal and distributes it over several output lines.</li>
            </ul>
        </li>
        <li><strong>Encoder</strong>
            <ul>
                <li>A device that converts 2<sup>n</sup> input lines into an n-bit binary code.</li>
            </ul>
        </li>
        <li><strong>Decoder</strong>
            <ul>
                <li>A device that converts an n-bit binary code into 2<sup>n</sup> output lines.</li>
            </ul>
        </li>
        <li><strong>Other Circuits</strong>
            <ul>
                <li>Additional combinational circuits as per the repository updates.</li>
            </ul>
        </li>
    </ol>
    <br>
     <h2>Repository Structure</h2>
     <pre>
|-- 32_bit_ALU
|   |-- design.sv
|   |-- testbench.sv
|-- 4_bit_adder
|   |-- design.sv
|   |-- testbench.sv
|-- 8_bit_ALU
|   |-- design.sv
|   |-- testbench.sv
|-- decoder
|   |-- design.sv
|   |-- testbench.sv
|-- demux
|   |-- design.sv
|   |-- testbench.sv
|-- encoder
|   |-- design.sv
|   |-- testbench.sv
|-- full_adder
|   |-- design.sv
|   |-- testbench.sv
|-- half_adder
|   |-- design.sv
|   |-- testbench.sv
|-- mux
|   |-- design.sv
|   |-- testbench.sv
|-- README.md
    </pre>
<br>
<h2>How to Use</h2>
    <ol>
        <li>Clone the repository:
            <pre><code>git clone https://github.com/Blessedsan123/Basic_combinational_circuits</code></pre>
        </li>
        <li>Navigate to the desired circuit folder.</li>
        <li>Open the Verilog file in your preferred editor or simulator (e.g., ModelSim, Xilinx Vivado, etc.).</li>
        <li>Run the testbench to simulate the circuit and verify its functionality.</li>
    </ol>
    <br>
    <h2>Prerequisites</h2>
    <ul>
        <li>Basic understanding of digital logic design.</li>
        <li>VHDL/Verilog simulator (e.g., ModelSim, Vivado, Quartus Prime).</li>
    </ul>
<br>
    <h2>Contribution</h2>
    <p>Contributions are welcome! If you have additional combinational circuits or improvements, feel free to fork the repository and submit a pull request.</p>
<br>
    <h2>License</h2>
    <p>This project is licensed under the MIT License. See the <code>LICENSE</code> file for details.</p>
<br>
    <hr>
    <br>
    <p>Happy Learning! If you find this repository useful, please give it a ‚≠ê and share it with others.</p>
<br>
    <hr>
<br>
    <h3>Author</h3>
    <p>Sandeep Panigrahi</p>
