

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Apr 25 14:03:42 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1305713|  1305713|  1305713|  1305713|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  1305712|  1305712|    163214|          -|          -|     8|    no    |
        | + Loop 1.1              |   163212|   163212|      5628|          -|          -|    29|    no    |
        |  ++ Loop 1.1.1          |     5626|     5626|       194|          -|          -|    29|    no    |
        |   +++ Loop 1.1.1.1      |      184|      184|        46|          -|          -|     4|    no    |
        |    ++++ Loop 1.1.1.1.1  |       44|       44|        11|          -|          -|     4|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    311|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    219|
|Register         |        -|      -|     373|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     787|   1480|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  205|  390|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |col_offset_1_fu_349_p2  |     +    |      0|  0|  12|           3|           1|
    |filter_1_fu_229_p2      |     +    |      0|  0|  13|           4|           1|
    |i_1_fu_260_p2           |     +    |      0|  0|  15|           5|           1|
    |j_1_fu_272_p2           |     +    |      0|  0|  15|           5|           1|
    |next_mul_fu_248_p2      |     +    |      0|  0|  17|          10|           5|
    |row_offset_1_fu_288_p2  |     +    |      0|  0|  12|           3|           1|
    |tmp_10_fu_334_p2        |     +    |      0|  0|  21|          14|          14|
    |tmp_14_fu_377_p2        |     +    |      0|  0|  15|           6|           6|
    |tmp_15_fu_390_p2        |     +    |      0|  0|  16|           9|           9|
    |tmp_2_fu_355_p2         |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_316_p2         |     +    |      0|  0|  17|          10|          10|
    |tmp_9_fu_294_p2         |     +    |      0|  0|  15|           5|           5|
    |tmp_3_fu_435_p2         |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_343_p2     |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_282_p2     |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_266_p2     |   icmp   |      0|  0|  11|           5|           3|
    |exitcond4_fu_254_p2     |   icmp   |      0|  0|  11|           5|           3|
    |exitcond5_fu_223_p2     |   icmp   |      0|  0|  11|           4|           5|
    |notlhs_fu_417_p2        |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_423_p2        |   icmp   |      0|  0|  18|          23|           1|
    |tmp_4_fu_429_p2         |    or    |      0|  0|   8|           1|           1|
    |a_assign_1_fu_441_p3    |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 311|         133|         115|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  117|         25|    1|         25|
    |col_offset_reg_197  |    9|          2|    3|          6|
    |filter_reg_115      |    9|          2|    4|          8|
    |grp_fu_208_p0       |   15|          3|   32|         96|
    |grp_fu_208_p1       |   15|          3|   32|         96|
    |i_reg_126           |    9|          2|    5|         10|
    |j_reg_150           |    9|          2|    5|         10|
    |phi_mul_reg_138     |    9|          2|   10|         20|
    |row_offset_reg_174  |    9|          2|    3|          6|
    |sum_1_reg_185       |    9|          2|   32|         64|
    |sum_reg_162         |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  219|         47|  159|        405|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |a_assign_1_reg_569    |  32|   0|   32|          0|
    |a_assign_reg_562      |  32|   0|   32|          0|
    |ap_CS_fsm             |  24|   0|   24|          0|
    |bias_addr_reg_470     |   3|   0|    3|          0|
    |bias_load_reg_557     |  32|   0|   32|          0|
    |col_offset_1_reg_522  |   3|   0|    3|          0|
    |col_offset_reg_197    |   3|   0|    3|          0|
    |filter_1_reg_455      |   4|   0|    4|          0|
    |filter_reg_115        |   4|   0|    4|          0|
    |i_1_reg_483           |   5|   0|    5|          0|
    |i_reg_126             |   5|   0|    5|          0|
    |image_load_reg_537    |  32|   0|   32|          0|
    |j_1_reg_491           |   5|   0|    5|          0|
    |j_reg_150             |   5|   0|    5|          0|
    |next_mul_reg_475      |  10|   0|   10|          0|
    |phi_mul_reg_138       |  10|   0|   10|          0|
    |row_offset_1_reg_499  |   3|   0|    3|          0|
    |row_offset_reg_174    |   3|   0|    3|          0|
    |sum_1_reg_185         |  32|   0|   32|          0|
    |sum_reg_162           |  32|   0|   32|          0|
    |tmp_10_reg_514        |  14|   0|   14|          0|
    |tmp_17_cast_reg_509   |   3|   0|    6|          3|
    |tmp_5_reg_547         |  32|   0|   32|          0|
    |tmp_9_reg_504         |   5|   0|    5|          0|
    |tmp_cast1_reg_460     |   4|   0|    9|          5|
    |tmp_cast_reg_465      |   4|   0|   14|         10|
    |weight_load_reg_542   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 373|   0|  391|         18|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|image_r_address0   | out |   10|  ap_memory |    image_r   |     array    |
|image_r_ce0        | out |    1|  ap_memory |    image_r   |     array    |
|image_r_q0         |  in |   32|  ap_memory |    image_r   |     array    |
|weight_address0    | out |    7|  ap_memory |    weight    |     array    |
|weight_ce0         | out |    1|  ap_memory |    weight    |     array    |
|weight_q0          |  in |   32|  ap_memory |    weight    |     array    |
|bias_address0      | out |    3|  ap_memory |     bias     |     array    |
|bias_ce0           | out |    1|  ap_memory |     bias     |     array    |
|bias_q0            |  in |   32|  ap_memory |     bias     |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

