#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug  3 13:13:43 2022
# Process ID: 8064
# Current directory: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10728 C:\Users\ehgartns\Documents\new_pq_repo\auto_pq_16 bit\auto_pq_16.xpr
# Log file: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/vivado.log
# Journal file: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1089.098 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv}}
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" Line 25. Module ra_pq_r_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_r_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Aug  3 13:16:11 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1089.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: PQ_CAPACITY (        255) in ra_pq should be EVEN
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_R/Initial58_6  Scope: core_sim.DUV.U_RA_PQ_R  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv Line: 60
Warning: RA_CAPACITY increased to         256
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_R/Initial58_6  Scope: core_sim.DUV.U_RA_PQ_R  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv Line: 61
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.098 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1089.098 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/U_PQ_IF}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/newVal}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/oldVal}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv" Line 25. Module ra_pq_r_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_r_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1098.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1098.840 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
Warning: PQ_CAPACITY (        255) in ra_pq should be EVEN
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_R/Initial58_6  Scope: core_sim.DUV.U_RA_PQ_R  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv Line: 60
Warning: RA_CAPACITY increased to         256
Time: 0 ps  Iteration: 0  Process: /core_sim/DUV/U_RA_PQ_R/Initial58_6  Scope: core_sim.DUV.U_RA_PQ_R  File: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_r.sv Line: 61
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1098.840 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1104.309 ; gain = 3.453
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Aug  3 13:18:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Wed Aug  3 13:18:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
open_hw_manager
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1387.336 ; gain = 0.000
disconnect_hw_server: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2857.094 ; gain = 1469.758
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2869.637 ; gain = 10.406
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FBA
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse {{C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv}}
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2910.285 ; gain = 4.578
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv" Line 16. Module ra_pq_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2910.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "core_sim_behav -key {Behavioral:sim_1:Functional:core_sim} -tclbatch {core_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source core_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'core_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2916.359 ; gain = 6.074
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/U_PQ_IF}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/LFSR/q}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/FSM/state}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/din}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/newVal}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/oldVal}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/verdict}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/core_sim/DUV/AUTO/COMPCOUNT/cteal_15}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 256 into 'kv_t1' is out of bounds [C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv:60]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2920.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2920.922 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2920.922 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv" Line 16. Module ra_pq_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" Line 13. Module ra_pq_sort2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" Line 12. Module ra_pq_reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" Line 12. Module ra_pq_reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" Line 12. Module ra_pq_reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" Line 12. Module ra_pq_reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" Line 12. Module ra_pq_reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" Line 12. Module ra_pq_reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" Line 12. Module ra_pq_reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" Line 12. Module ra_pq_reg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" Line 12. Module ra_pq_reg has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 3633.699 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'core_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj core_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auto_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module high_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_sort2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ra_pq_sort2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.sim/sim_1/behav/xsim'
"xelab -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 993c3c701a5d4f33a4f35aa7c66416a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot core_sim_behav xil_defaultlib.core_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 23. Module core_sim has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/high_level.sv" Line 24. Module high_level has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/pq_if.sv" Line 14. Module pq_if has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/auto_top.sv" Line 23. Module auto_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/fsm_pq.sv" Line 23. Module fsm_pq has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/lfsr.sv" Line 23. Module lfsr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/compcounter.sv" Line 23. Module compcounter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/flip_flop.sv" Line 23. Module flip_flop has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq test/ra_pq.sv" Line 16. Module ra_pq_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux3.sv" Line 13. Module ra_pq_mux3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/ra_pq_r test/ra_pq_mux2.sv" Line 12. Module ra_pq_mux2 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pq_pkg
Compiling module xil_defaultlib.pq_if
Compiling module xil_defaultlib.fsm_pq
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.flip_flop
Compiling module xil_defaultlib.compcounter
Compiling module xil_defaultlib.auto_top
Compiling module xil_defaultlib.ra_pq_mux3
Compiling module xil_defaultlib.ra_pq_mux2
Compiling module xil_defaultlib.ra_pq_sort2
Compiling module xil_defaultlib.ra_pq_reg
Compiling module xil_defaultlib.ra_pq_default
Compiling module xil_defaultlib.high_level
Compiling module xil_defaultlib.core_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot core_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3633.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3633.699 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3633.699 ; gain = 0.000
run all
$stop called at time : 215011 ns : File "C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/RTL/core_sim.sv" Line 47
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Aug  3 13:41:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/synth_1/runme.log
[Wed Aug  3 13:41:14 2022] Launched impl_1...
Run output will be captured here: C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3633.699 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE24FBA
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ehgartns/Documents/new_pq_repo/auto_pq_16 bit/auto_pq_16.runs/impl_1/highest_level.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug  3 13:56:33 2022...
