V 000035 56 403 1268927701403 AND2
(_unit AND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 762
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 763
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 405 1268927701414 AND2FT
(_unit AND2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 803
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 804
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 571 1268927701419 AND3
(_unit AND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 847
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 848
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 849
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 574 1268927701424 AND3FFT
(_unit AND3FFT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 894
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 895
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 896
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 574 1268927701429 AND3FTT
(_unit AND3FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 940
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 941
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 942
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 571 1268927701434 AO21
(_unit AO21
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 985
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 986
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 987
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927701439 AO21FTF
(_unit AO21FTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1032
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1033
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1034
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927701444 AO21FTT
(_unit AO21FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1078
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1079
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1080
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927701449 AO21TTF
(_unit AO21TTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1124
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1125
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1126
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927701454 AOI21
(_unit AOI21
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1173
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1174
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1175
			(_port B in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927701460 AOI21FTF
(_unit AOI21FTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1220
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1221
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1222
			(_port B in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927701465 AOI21FTT
(_unit AOI21FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1268
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1269
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1270
			(_port B in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927701476 AOI21TTF
(_unit AOI21TTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1316
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1317
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1318
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 235 1268927701481 BFR
(_unit BFR
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1355
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 238 1268927701486 BUBBLE
(_unit BUBBLE
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1392
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927701491 DMUX
(_unit DMUX
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1435
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1436
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1437
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 245 1268927701496 GL25
(_unit GL25
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1474
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000037 56 247 1268927701508 GL25LP
(_unit GL25LP
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1511
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000038 56 248 1268927701513 GL25LPS
(_unit GL25LPS
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1548
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000038 56 248 1268927701518 GL25LPU
(_unit GL25LPU
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1586
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000039 56 249 1268927701523 GL25LPUS
(_unit GL25LPUS
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1624
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000036 56 246 1268927701528 GL25S
(_unit GL25S
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1661
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000036 56 246 1268927701533 GL25U
(_unit GL25U
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1699
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000037 56 247 1268927701538 GL25US
(_unit GL25US
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1737
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000035 56 245 1268927701543 GL33
(_unit GL33
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1774
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000036 56 246 1268927701548 GL33S
(_unit GL33S
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1811
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000036 56 246 1268927701553 GL33U
(_unit GL33U
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1849
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000037 56 247 1268927701558 GL33US
(_unit GL33US
	(_specify
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1887
			(_port PAD in )
			(_port GL out )
		)
	)
)
V 000036 56 240 1268927701563 GLINT
(_unit GLINT
	(_specify
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1924
			(_port A in )
			(_port GL out )
		)
	)
)
V 000033 56 66 1268927701568 GND
(_unit GND
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000035 56 242 1268927701573 IB25
(_unit IB25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1994
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 244 1268927701578 IB25LP
(_unit IB25LP
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2031
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 245 1268927701583 IB25LPS
(_unit IB25LPS
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2068
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 245 1268927701588 IB25LPU
(_unit IB25LPU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2106
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 246 1268927701593 IB25LPUS
(_unit IB25LPUS
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2144
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 243 1268927701598 IB25S
(_unit IB25S
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2181
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 243 1268927701603 IB25U
(_unit IB25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2219
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 244 1268927701608 IB25US
(_unit IB25US
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2257
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000035 56 242 1268927701613 IB33
(_unit IB33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2294
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 243 1268927701618 IB33S
(_unit IB33S
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2331
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000036 56 243 1268927701631 IB33U
(_unit IB33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2369
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 244 1268927701636 IB33US
(_unit IB33US
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2407
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000034 56 235 1268927701641 INV
(_unit INV
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2444
			(_port A in )
			(_port Y out )
		)
	)
)
V 000034 56 1059 1268927701648 LD
(_unit LD
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2496
			(_code  1 EN)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2498
			(_port EN in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 2502
			(_port D (posedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2503
			(_port EN (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2504
			(_port D (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2505
			(_port EN (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2512
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 2570 1268927701663 LDB
(_unit LDB
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2579
			(_code  1 EN*AN*NT*CLR*AN*NT*SET)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2582
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2583
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2584
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2586
			(_code  3 NT*CLR)
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2588
			(_code  4 EN*AN*NT*CLR)
			(_port SET in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2592
			(_port D (posedge))
			(_port EN (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2593
			(_port EN (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2594
			(_port D (negedge))
			(_port EN (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2595
			(_port EN (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2602
			(_port EN (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2603
			(_port SET (posedge) (_code  10 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2604
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2606
			(_port SET (negedge))
			(_port EN (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2607
			(_port EN (negedge) (_code  12 Enable3))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2608
			(_port CLR (negedge))
			(_port EN (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2609
			(_port EN (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2613 1268927701668 LDBI
(_unit LDBI
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2676
			(_code  1 EN*AN*NT*CLR*AN*NT*SET)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 2679
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2680
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 2681
			(_port CLR in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 2683
			(_code  3 NT*CLR)
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 2685
			(_code  4 EN*AN*NT*CLR)
			(_port SET in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2689
			(_port D (posedge))
			(_port EN (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2690
			(_port EN (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2691
			(_port D (negedge))
			(_port EN (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2692
			(_port EN (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2699
			(_port EN (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2700
			(_port SET (posedge) (_code  10 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2701
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2703
			(_port SET (negedge))
			(_port EN (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2704
			(_port EN (negedge) (_code  12 Enable3))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2705
			(_port CLR (negedge))
			(_port EN (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2706
			(_port EN (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1782 1268927701680 LDC
(_unit LDC
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2766
			(_code  1 EN*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2769
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2770
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 2771
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2775
			(_port D (posedge))
			(_port EN (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2776
			(_port EN (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2777
			(_port D (negedge))
			(_port EN (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2778
			(_port EN (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2785
			(_port EN (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2786
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2788
			(_port CLR (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2789
			(_port EN (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1813 1268927701695 LDCI
(_unit LDCI
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2850
			(_code  1 EN*AN*NT*CLR)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 2853
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 2854
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 2855
			(_port CLR in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 2859
			(_port D (posedge))
			(_port EN (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2860
			(_port EN (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2861
			(_port D (negedge))
			(_port EN (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2862
			(_port EN (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2869
			(_port EN (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2870
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 2872
			(_port CLR (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2873
			(_port EN (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1078 1268927701700 LDI
(_unit LDI
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2927
			(_code  1 EN)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 2929
			(_port EN in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 2933
			(_port D (posedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2934
			(_port EN (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2935
			(_port D (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2936
			(_port EN (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2943
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1063 1268927701711 LDL
(_unit LDL
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 2997
			(_code  1 NT*EN)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2999
			(_port EN in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3003
			(_port D (posedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3004
			(_port EN (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3005
			(_port D (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3006
			(_port EN (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3013
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2577 1268927701726 LDLB
(_unit LDLB
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3080
			(_code  1 NT*EN*AN*NT*CLR*AN*NT*SET)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 3083
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3084
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3085
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3087
			(_code  3 NT*CLR)
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3089
			(_code  4 NT*EN*AN*NT*CLR)
			(_port SET in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3093
			(_port D (posedge))
			(_port EN (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3094
			(_port EN (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3095
			(_port D (negedge))
			(_port EN (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3096
			(_port EN (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3103
			(_port EN (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3104
			(_port SET (posedge) (_code  10 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3105
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3107
			(_port SET (negedge))
			(_port EN (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3108
			(_port EN (posedge) (_code  12 Enable3))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3109
			(_port CLR (negedge))
			(_port EN (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3110
			(_port EN (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2620 1268927701731 LDLBI
(_unit LDLBI
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3177
			(_code  1 NT*EN*AN*NT*CLR*AN*NT*SET)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 3180
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3181
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 3182
			(_port CLR in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3184
			(_code  3 NT*CLR)
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 3186
			(_code  4 NT*EN*AN*NT*CLR)
			(_port SET in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3190
			(_port D (posedge))
			(_port EN (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3191
			(_port EN (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3192
			(_port D (negedge))
			(_port EN (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3193
			(_port EN (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3200
			(_port EN (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3201
			(_port SET (posedge) (_code  10 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3202
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3204
			(_port SET (negedge))
			(_port EN (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3205
			(_port EN (posedge) (_code  12 Enable3))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3206
			(_port CLR (negedge))
			(_port EN (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3207
			(_port EN (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1786 1268927701736 LDLC
(_unit LDLC
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3267
			(_code  1 NT*EN*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 3270
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3271
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3272
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3276
			(_port D (posedge))
			(_port EN (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3277
			(_port EN (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3278
			(_port D (negedge))
			(_port EN (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3279
			(_port EN (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3286
			(_port EN (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3287
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3289
			(_port CLR (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3290
			(_port EN (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1817 1268927701758 LDLCI
(_unit LDLCI
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3351
			(_code  1 NT*EN*AN*NT*CLR)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 3354
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3355
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 3356
			(_port CLR in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3360
			(_port D (posedge))
			(_port EN (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3361
			(_port EN (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3362
			(_port D (negedge))
			(_port EN (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3363
			(_port EN (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3370
			(_port EN (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3371
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3373
			(_port CLR (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3374
			(_port EN (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1082 1268927701773 LDLI
(_unit LDLI
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3428
			(_code  1 NT*EN)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 3430
			(_port EN in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3434
			(_port D (posedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3435
			(_port EN (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3436
			(_port D (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3437
			(_port EN (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3444
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1844 1268927701778 LDLS
(_unit LDLS
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3506
			(_code  1 NT*EN*AN*NT*SET)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 3509
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3510
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3512
			(_code  3 NT*EN)
			(_port SET in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3516
			(_port D (posedge))
			(_port EN (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3517
			(_port EN (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3518
			(_port D (negedge))
			(_port EN (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3519
			(_port EN (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3526
			(_port EN (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3527
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3529
			(_port SET (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3530
			(_port EN (posedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1875 1268927701783 LDLSI
(_unit LDLSI
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3592
			(_code  1 NT*EN*AN*NT*SET)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 3595
			(_code  2 Enable1)
			(_port EN in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3596
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 3598
			(_code  3 NT*EN)
			(_port SET in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3602
			(_port D (posedge))
			(_port EN (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3603
			(_port EN (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3604
			(_port D (negedge))
			(_port EN (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3605
			(_port EN (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3612
			(_port EN (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3613
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3615
			(_port SET (negedge))
			(_port EN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3616
			(_port EN (posedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1837 1268927701789 LDS
(_unit LDS
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3677
			(_code  1 EN*AN*NT*SET)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 3680
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3681
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 3683
			(_code  3 EN)
			(_port SET in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3687
			(_port D (posedge))
			(_port EN (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3688
			(_port EN (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3689
			(_port D (negedge))
			(_port EN (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3690
			(_port EN (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3697
			(_port EN (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3698
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3700
			(_port SET (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3701
			(_port EN (negedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1868 1268927701805 LDSI
(_unit LDSI
	(_specify
		(_specparam libname string \APA\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$EN real 0.0)
		(_specparam InputLoad$SET real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 3763
			(_code  1 EN*AN*NT*SET)
			(_port D in )
			(_port QBAR out )
		)
		(_modpath parallel positive 0 3766
			(_code  2 Enable1)
			(_port EN in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3767
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 3769
			(_code  3 EN)
			(_port SET in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3773
			(_port D (posedge))
			(_port EN (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3774
			(_port EN (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 3775
			(_port D (negedge))
			(_port EN (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3776
			(_port EN (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3783
			(_port EN (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3784
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3786
			(_port SET (negedge))
			(_port EN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3787
			(_port EN (negedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 575 1268927701810 MUX2H
(_unit MUX2H
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3831
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3832
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3833
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927701815 MUX2L
(_unit MUX2L
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3876
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3877
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3878
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 406 1268927701821 NAND2
(_unit NAND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3919
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3920
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 408 1268927701826 NAND2FT
(_unit NAND2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3960
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3961
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927701831 NAND3
(_unit NAND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4007
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4008
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4009
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927701836 NAND3FFT
(_unit NAND3FFT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4053
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4054
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4055
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927701866 NAND3FTT
(_unit NAND3FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4100
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4101
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4102
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 405 1268927701871 NOR2
(_unit NOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4143
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4144
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 407 1268927701882 NOR2FT
(_unit NOR2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4184
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4185
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927701887 NOR3
(_unit NOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4231
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4232
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4233
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927701892 NOR3FFT
(_unit NOR3FFT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4277
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4278
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4279
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927701897 NOR3FTT
(_unit NOR3FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4324
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4325
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4326
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 238 1268927701902 NUBBLE
(_unit NUBBLE
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4363
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268927701907 OA21
(_unit OA21
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4407
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4408
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4409
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927701914 OA21FTF
(_unit OA21FTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4455
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4456
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4457
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927701930 OA21FTT
(_unit OA21FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4502
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4503
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4504
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 577 1268927701946 OA21TTF
(_unit OA21TTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4549
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4550
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4551
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268927701961 OAI21
(_unit OAI21
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4597
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4598
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4599
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927701966 OAI21FTF
(_unit OAI21FTF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4643
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4644
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4645
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927701971 OAI21FTT
(_unit OAI21FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4690
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4691
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4692
			(_port C in )
			(_port Y out )
		)
	)
)
V 000039 56 578 1268927701977 OAI21TTF
(_unit OAI21TTF
	(_specify
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4737
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4738
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4739
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 244 1268927702008 OB25HH
(_unit OB25HH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4776
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702013 OB25HL
(_unit OB25HL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4813
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702023 OB25HN
(_unit OB25HN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4850
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702028 OB25LH
(_unit OB25LH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4887
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702033 OB25LL
(_unit OB25LL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4924
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702038 OB25LN
(_unit OB25LN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4961
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927702043 OB25LPHH
(_unit OB25LPHH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4998
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927702048 OB25LPHL
(_unit OB25LPHL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5035
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927702053 OB25LPHN
(_unit OB25LPHN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5072
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927702058 OB25LPLH
(_unit OB25LPLH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5109
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927702063 OB25LPLL
(_unit OB25LPLL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5146
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 246 1268927702070 OB25LPLN
(_unit OB25LPLN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5183
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702075 OB33LH
(_unit OB33LH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5220
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702080 OB33LL
(_unit OB33LL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5257
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702086 OB33LN
(_unit OB33LN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5294
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702102 OB33PH
(_unit OB33PH
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5331
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702107 OB33PL
(_unit OB33PL
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5368
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000037 56 244 1268927702118 OB33PN
(_unit OB33PN
	(_specify
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5405
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000034 56 404 1268927702123 OR2
(_unit OR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5444
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5445
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 406 1268927702128 OR2FT
(_unit OR2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5485
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5486
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268927702133 OR3
(_unit OR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5529
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5530
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5531
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 576 1268927702138 OR3FFT
(_unit OR3FFT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5576
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5577
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5578
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 576 1268927702143 OR3FTT
(_unit OR3FTT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5622
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5623
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5624
			(_port C in )
			(_port Y out )
		)
	)
)
V 000033 56 66 1268927702149 PWR
(_unit PWR
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000036 56 406 1268927702154 XNOR2
(_unit XNOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5698
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5699
			(_port B in )
			(_port Y out )
		)
	)
)
V 000038 56 408 1268927702159 XNOR2FT
(_unit XNOR2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5740
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5741
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 405 1268927702164 XOR2
(_unit XOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5782
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5783
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 407 1268927702169 XOR2FT
(_unit XOR2FT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5824
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5825
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 807 1268927702174 DFF
(_unit DFF
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5873
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 5877
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5878
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5879
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5880
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5887
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5888
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1974 1268927702179 DFFB
(_unit DFFB
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 5951
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 5952
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 5953
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5957
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5958
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5959
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5960
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5965
			(_port CLK (posedge) (_code  5 Enable2))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5966
			(_port CLK (posedge) (_code  6 Enable4))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5970
			(_port CLK (posedge) (_code  7 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5971
			(_port CLK (negedge) (_code  8 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5972
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5973
			(_port SET (posedge) (_code  9 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5977
			(_port SET (negedge))
			(_port CLK (posedge) (_code  10 Enable2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5978
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable4))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2002 1268927702184 DFFBI
(_unit DFFBI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6039
			(_port CLK in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6040
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 6041
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 6045
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6046
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6047
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6048
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6053
			(_port CLK (posedge) (_code  5 Enable2))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6054
			(_port CLK (posedge) (_code  6 Enable4))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6058
			(_port CLK (posedge) (_code  7 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6059
			(_port CLK (negedge) (_code  8 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6060
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6061
			(_port SET (posedge) (_code  9 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6065
			(_port SET (negedge))
			(_port CLK (posedge) (_code  10 Enable2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6066
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable4))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1401 1268927702189 DFFC
(_unit DFFC
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6122
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6123
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6127
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6128
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6129
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6130
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6134
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6138
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6139
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6140
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6144
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1420 1268927702194 DFFCI
(_unit DFFCI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6201
			(_port CLK in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6202
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 6206
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6207
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6208
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6209
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6213
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6217
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6218
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6219
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6223
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 817 1268927702199 DFFI
(_unit DFFI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6273
			(_port CLK in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 6277
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6278
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6279
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6280
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6287
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6288
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 808 1268927702204 DFFL
(_unit DFFL
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6341
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6345
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6346
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6347
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6348
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6355
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6356
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1975 1268927702209 DFFLB
(_unit DFFLB
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6420
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6421
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 6422
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6426
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6427
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6428
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6429
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6434
			(_port CLK (negedge) (_code  5 Enable2))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6435
			(_port CLK (negedge) (_code  6 Enable4))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6439
			(_port CLK (posedge) (_code  7 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6440
			(_port CLK (negedge) (_code  8 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6441
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6442
			(_port SET (posedge) (_code  9 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6446
			(_port SET (negedge))
			(_port CLK (negedge) (_code  10 Enable2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6447
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable4))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2003 1268927702214 DFFLBI
(_unit DFFLBI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6509
			(_port CLK in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6510
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_modpath parallel positive 0 6511
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 6515
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6516
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6517
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6518
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6523
			(_port CLK (negedge) (_code  5 Enable2))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6524
			(_port CLK (negedge) (_code  6 Enable4))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6528
			(_port CLK (posedge) (_code  7 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6529
			(_port CLK (negedge) (_code  8 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6530
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6531
			(_port SET (posedge) (_code  9 _CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6535
			(_port SET (negedge))
			(_port CLK (negedge) (_code  10 Enable2))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6536
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable4))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1402 1268927702219 DFFLC
(_unit DFFLC
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6593
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6594
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6598
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6599
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6600
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6601
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6605
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6609
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6610
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6611
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6615
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1421 1268927702224 DFFLCI
(_unit DFFLCI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6673
			(_port CLK in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6674
			(_port CLR in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 6678
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6679
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6680
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6681
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6685
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6689
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6690
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6691
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6695
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 818 1268927702229 DFFLI
(_unit DFFLI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6746
			(_port CLK in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6750
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6751
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6752
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6753
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6760
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6761
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1402 1268927702234 DFFLS
(_unit DFFLS
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6821
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6822
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6826
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6827
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6828
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6829
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6834
			(_port CLK (negedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6838
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6839
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6840
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6844
			(_port SET (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1421 1268927702239 DFFLSI
(_unit DFFLSI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6902
			(_port CLK in negedge)
			(_port QBAR out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6903
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 6907
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6908
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6909
			(_port CLK (negedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6910
			(_port CLK (negedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6915
			(_port CLK (negedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6919
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6920
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6921
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6925
			(_port SET (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1401 1268927702244 DFFS
(_unit DFFS
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6981
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6982
			(_port SET in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6986
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6987
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6988
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6989
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6994
			(_port CLK (posedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6998
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6999
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7000
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7004
			(_port SET (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1420 1268927702249 DFFSI
(_unit DFFSI
	(_specify
		(_specparam tpdLH_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdLH_SET_to_QBAR real (0.1 0.1 0.1))
		(_specparam tpdHL_SET_to_QBAR real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7061
			(_port CLK in posedge)
			(_port QBAR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7062
			(_port SET in posedge)
			(_port QBAR out posedge)
		)
		(_tchk setup 0 7066
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7067
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7068
			(_port CLK (posedge) (_code  3 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7069
			(_port CLK (posedge) (_code  4 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7074
			(_port CLK (posedge))
			(_port SET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7078
			(_port CLK (posedge) (_code  5 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7079
			(_port CLK (negedge) (_code  6 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7080
			(_port SET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7084
			(_port SET (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 416 1268927702254 GLIB25
(_unit GLIB25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7125
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7126
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 418 1268927702259 GLIB25LP
(_unit GLIB25LP
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7166
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7167
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 419 1268927702264 GLIB25LPS
(_unit GLIB25LPS
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7207
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7208
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 419 1268927702269 GLIB25LPU
(_unit GLIB25LPU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7249
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7250
			(_port A in )
			(_port GL out )
		)
	)
)
V 000041 56 420 1268927702274 GLIB25LPUS
(_unit GLIB25LPUS
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7291
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7292
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 417 1268927702279 GLIB25S
(_unit GLIB25S
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7332
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7333
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 417 1268927702284 GLIB25U
(_unit GLIB25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7374
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7375
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 418 1268927702289 GLIB25US
(_unit GLIB25US
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7416
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7417
			(_port A in )
			(_port GL out )
		)
	)
)
V 000037 56 416 1268927702294 GLIB33
(_unit GLIB33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7457
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7458
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 417 1268927702299 GLIB33S
(_unit GLIB33S
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7498
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7499
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 417 1268927702304 GLIB33U
(_unit GLIB33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7540
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7541
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 418 1268927702309 GLIB33US
(_unit GLIB33US
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7582
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7583
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 770 1268927702314 GLMIB25
(_unit GLMIB25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7629
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7630
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7631
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7632
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 770 1268927702319 GLMIB33
(_unit GLMIB33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7678
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7679
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7680
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7681
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927702324 GLMIB25LP
(_unit GLMIB25LP
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7727
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7728
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7729
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7730
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927702329 GLMIB25S
(_unit GLMIB25S
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7776
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7777
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7778
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7779
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927702334 GLMIB33S
(_unit GLMIB33S
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7825
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7826
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7827
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7828
			(_port A in )
			(_port GL out )
		)
	)
)
V 000041 56 773 1268927702339 GLMIB25LPS
(_unit GLMIB25LPS
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7874
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7875
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7876
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7877
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927702344 GLMIB25U
(_unit GLMIB25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7924
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7925
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7926
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7927
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927702349 GLMIB33U
(_unit GLMIB33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 7974
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 7975
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7976
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 7977
			(_port A in )
			(_port GL out )
		)
	)
)
V 000041 56 773 1268927702354 GLMIB25LPU
(_unit GLMIB25LPU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8024
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8025
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8026
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8027
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927702359 GLMIB25US
(_unit GLMIB25US
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8074
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8075
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8076
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8077
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927702364 GLMIB33US
(_unit GLMIB33US
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8124
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8125
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8126
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8127
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 774 1268927702369 GLMIB25LPUS
(_unit GLMIB25LPUS
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8174
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8175
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8176
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8177
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927702374 GLMIBL25
(_unit GLMIBL25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8223
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8224
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8225
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8226
			(_port A in )
			(_port GL out )
		)
	)
)
V 000039 56 771 1268927702379 GLMIBL33
(_unit GLMIBL33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8272
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8273
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8274
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8275
			(_port A in )
			(_port GL out )
		)
	)
)
V 000041 56 773 1268927702384 GLMIBL25LP
(_unit GLMIBL25LP
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8321
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8322
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8323
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8324
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927702389 GLMIBL25S
(_unit GLMIBL25S
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8370
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8371
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8372
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8373
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927702394 GLMIBL33S
(_unit GLMIBL33S
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8419
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8420
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8421
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8422
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 774 1268927702399 GLMIBL25LPS
(_unit GLMIBL25LPS
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8468
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8469
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8470
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8471
			(_port A in )
			(_port GL out )
		)
	)
)
V 000041 56 773 1268927702404 GLMIBL33US
(_unit GLMIBL33US
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8518
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8519
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8520
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8521
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 775 1268927702409 GLMIBL25LPUS
(_unit GLMIBL25LPUS
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8568
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8569
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8570
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8571
			(_port A in )
			(_port GL out )
		)
	)
)
V 000041 56 773 1268927702414 GLMIBL25US
(_unit GLMIBL25US
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8618
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8619
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8620
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8621
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 774 1268927702419 GLMIBL25LPU
(_unit GLMIBL25LPU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8668
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8669
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8670
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8671
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927702424 GLMIBL33U
(_unit GLMIBL33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8718
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8719
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8720
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8721
			(_port A in )
			(_port GL out )
		)
	)
)
V 000040 56 772 1268927702429 GLMIBL25U
(_unit GLMIBL25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8768
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8769
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8770
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 8771
			(_port A in )
			(_port GL out )
		)
	)
)
V 000038 56 949 1268927702434 IOB25HH
(_unit IOB25HH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8819
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8821
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8822
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8823
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8824
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927702439 IOB25HL
(_unit IOB25HL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8872
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8874
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8875
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8876
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8877
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927702444 IOB25HN
(_unit IOB25HN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8925
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8927
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8928
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8929
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8930
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927702449 IOB25LH
(_unit IOB25LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 8978
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8980
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 8981
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8982
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 8983
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927702454 IOB25LL
(_unit IOB25LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9031
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9033
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9034
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9035
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9036
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 949 1268927702459 IOB25LN
(_unit IOB25LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9084
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9086
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9087
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9088
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9089
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927702464 IOB25HHU
(_unit IOB25HHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9138
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9140
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9141
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9142
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9143
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927702469 IOB25HLU
(_unit IOB25HLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9192
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9194
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9195
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9196
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9197
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927702474 IOB25HNU
(_unit IOB25HNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9246
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9248
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9249
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9250
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9251
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927702490 IOB25LHU
(_unit IOB25LHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9300
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9302
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9303
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9304
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9305
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927702507 IOB25LLU
(_unit IOB25LLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9354
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9356
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9357
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9358
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9359
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 950 1268927702512 IOB25LNU
(_unit IOB25LNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9408
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9410
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9411
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9412
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9413
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927702517 IOB25LPHH
(_unit IOB25LPHH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9461
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9463
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9464
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9465
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9466
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927702524 IOB25LPHL
(_unit IOB25LPHL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9514
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9516
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9517
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9518
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9519
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927702529 IOB25LPHN
(_unit IOB25LPHN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9567
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9569
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9570
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9571
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9572
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927702534 IOB25LPLH
(_unit IOB25LPLH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9620
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9622
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9623
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9624
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9625
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927702539 IOB25LPLL
(_unit IOB25LPLL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9673
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9675
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9676
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9677
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9678
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 951 1268927702544 IOB25LPLN
(_unit IOB25LPLN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9726
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9728
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9729
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9730
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9731
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927702549 IOB25LPHHU
(_unit IOB25LPHHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9780
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9782
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9783
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9784
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9785
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927702555 IOB25LPHLU
(_unit IOB25LPHLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9834
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9836
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9837
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9838
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9839
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927702560 IOB25LPHNU
(_unit IOB25LPHNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9888
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9890
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9891
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9892
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9893
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 952 1268927702565 IOB25LPLHU
(_unit IOB25LPLHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9942
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9944
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9945
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9946
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 9947
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 954 1268927702570 IOB25LPLLU
(_unit IOB25LPLLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 9996
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9998
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 9999
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10000
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10001
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927702575 IOB25LPLNU
(_unit IOB25LPLNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10050
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10052
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10053
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10054
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10055
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 954 1268927702580 IOB33LH
(_unit IOB33LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10103
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10105
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10106
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10107
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10108
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 954 1268927702585 IOB33LL
(_unit IOB33LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10156
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10158
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10159
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10160
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10161
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 954 1268927702590 IOB33LN
(_unit IOB33LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10209
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10211
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10212
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10213
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10214
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 954 1268927702595 IOB33PH
(_unit IOB33PH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10262
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10264
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10265
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10266
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10267
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 954 1268927702600 IOB33PL
(_unit IOB33PL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10315
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10317
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10318
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10319
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10320
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 954 1268927702605 IOB33PN
(_unit IOB33PN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10368
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10370
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10371
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10372
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10373
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702610 IOB33LHU
(_unit IOB33LHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10422
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10424
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10425
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10426
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10427
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702615 IOB33LLU
(_unit IOB33LLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10476
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10478
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10479
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10480
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10481
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702620 IOB33LNU
(_unit IOB33LNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10530
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10532
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10533
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10534
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10535
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702625 IOB33PHU
(_unit IOB33PHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10584
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10586
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10587
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10588
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10589
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702630 IOB33PLU
(_unit IOB33PLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10638
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10640
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10641
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10642
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10643
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702635 IOB33PNU
(_unit IOB33PNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10692
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10694
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10695
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10696
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10697
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702640 IOBL25HH
(_unit IOBL25HH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10746
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10748
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10749
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10750
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10751
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702645 IOBL25HL
(_unit IOBL25HL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10800
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10802
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10803
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10804
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10805
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702650 IOBL25HN
(_unit IOBL25HN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10854
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10856
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10857
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10858
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10859
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702655 IOBL25LH
(_unit IOBL25LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10908
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10910
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10911
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10912
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10913
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702660 IOBL25LL
(_unit IOBL25LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 10962
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10964
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 10965
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10966
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10967
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702665 IOBL25LN
(_unit IOBL25LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11016
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11018
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11019
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11020
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11021
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702670 IOBL25HHU
(_unit IOBL25HHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11071
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11073
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11074
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11075
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11076
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702675 IOBL25HLU
(_unit IOBL25HLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11126
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11128
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11129
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11130
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11131
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702680 IOBL25HNU
(_unit IOBL25HNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11181
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11183
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11184
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11185
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11186
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702685 IOBL25LHU
(_unit IOBL25LHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11236
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11238
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11239
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11240
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11241
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702690 IOBL25LLU
(_unit IOBL25LLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11291
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11293
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11294
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11295
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11296
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702695 IOBL25LNU
(_unit IOBL25LNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11346
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11348
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11349
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11350
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11351
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927702700 IOBL25LPHH
(_unit IOBL25LPHH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11400
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11402
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11403
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11404
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11405
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927702705 IOBL25LPHL
(_unit IOBL25LPHL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11454
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11456
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11457
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11458
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11459
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927702710 IOBL25LPHN
(_unit IOBL25LPHN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11508
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11510
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11511
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11512
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11513
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927702715 IOBL25LPLH
(_unit IOBL25LPLH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11562
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11564
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11565
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11566
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11567
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927702720 IOBL25LPLL
(_unit IOBL25LPLL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11616
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11618
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11619
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11620
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11621
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 957 1268927702725 IOBL25LPLN
(_unit IOBL25LPLN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11670
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11672
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11673
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11674
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11675
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927702730 IOBL25LPHHU
(_unit IOBL25LPHHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11725
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11727
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11728
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11729
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11730
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927702735 IOBL25LPHLU
(_unit IOBL25LPHLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11780
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11782
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11783
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11784
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11785
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927702740 IOBL25LPHNU
(_unit IOBL25LPHNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11835
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11837
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11838
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11839
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11840
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927702745 IOBL25LPLHU
(_unit IOBL25LPLHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11890
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11892
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11893
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11894
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11895
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927702750 IOBL25LPLLU
(_unit IOBL25LPLLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 11945
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11947
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 11948
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11949
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11950
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 958 1268927702755 IOBL25LPLNU
(_unit IOBL25LPLNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12000
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12002
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12003
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12004
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12005
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702760 IOBL33LH
(_unit IOBL33LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12054
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12056
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12057
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12058
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12059
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702765 IOBL33LL
(_unit IOBL33LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12108
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12110
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12111
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12112
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12113
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702770 IOBL33LN
(_unit IOBL33LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12162
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12164
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12165
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12166
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12167
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702775 IOBL33PH
(_unit IOBL33PH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12216
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12218
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12219
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12220
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12221
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702780 IOBL33PL
(_unit IOBL33PL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12270
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12272
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12273
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12274
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12275
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000039 56 955 1268927702785 IOBL33PN
(_unit IOBL33PN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12324
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12326
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12327
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12328
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12329
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702790 IOBL33LHU
(_unit IOBL33LHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12379
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12381
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12382
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12383
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12384
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702795 IOBL33LLU
(_unit IOBL33LLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12434
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12436
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12437
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12438
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12439
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702800 IOBL33LNU
(_unit IOBL33LNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12489
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12491
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12492
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12493
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12494
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702805 IOBL33PHU
(_unit IOBL33PHU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12544
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12546
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12547
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12548
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12549
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702810 IOBL33PLU
(_unit IOBL33PLU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12599
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12601
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12602
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12603
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12604
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000040 56 956 1268927702815 IOBL33PNU
(_unit IOBL33PNU
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12654
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12656
			(_port A in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12657
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12658
			(_port EN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12659
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 625 1268927702820 OTB25HH
(_unit OTB25HH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12703
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12705
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702825 OTB25HL
(_unit OTB25HL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12749
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12751
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702830 OTB25HN
(_unit OTB25HN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12795
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12797
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702835 OTB25LH
(_unit OTB25LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12841
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12843
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702840 OTB25LL
(_unit OTB25LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12887
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12889
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702845 OTB25LN
(_unit OTB25LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12933
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12935
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927702850 OTB25LPLH
(_unit OTB25LPLH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 12979
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 12981
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927702855 OTB25LPLL
(_unit OTB25LPLL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13025
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13027
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927702860 OTB25LPLN
(_unit OTB25LPLN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13071
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13073
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927702865 OTB25LPHH
(_unit OTB25LPHH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13117
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13119
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927702870 OTB25LPHL
(_unit OTB25LPHL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13163
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13165
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000040 56 627 1268927702875 OTB25LPHN
(_unit OTB25LPHN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13209
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13211
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702880 OTB33LH
(_unit OTB33LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13255
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13257
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702885 OTB33LL
(_unit OTB33LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13301
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13303
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702890 OTB33LN
(_unit OTB33LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13347
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13349
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702895 OTB33PH
(_unit OTB33PH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13393
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13395
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702900 OTB33PL
(_unit OTB33PL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13439
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13441
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000038 56 625 1268927702905 OTB33PN
(_unit OTB33PN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13485
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13487
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702910 OTBL25HH
(_unit OTBL25HH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13532
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13534
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702915 OTBL25HL
(_unit OTBL25HL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13579
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13581
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702920 OTBL25HN
(_unit OTBL25HN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13626
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13628
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702925 OTBL25LH
(_unit OTBL25LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13673
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13675
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702930 OTBL25LL
(_unit OTBL25LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13720
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13722
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702935 OTBL25LN
(_unit OTBL25LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13767
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13769
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927702940 OTBL25LPLH
(_unit OTBL25LPLH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13814
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13816
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927702945 OTBL25LPLL
(_unit OTBL25LPLL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13861
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13863
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927702950 OTBL25LPLN
(_unit OTBL25LPLN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13908
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13910
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927702955 OTBL25LPHH
(_unit OTBL25LPHH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13955
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 13957
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927702960 OTBL25LPHL
(_unit OTBL25LPHL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14002
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14004
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000041 56 628 1268927702965 OTBL25LPHN
(_unit OTBL25LPHN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14049
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14051
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702970 OTBL33LH
(_unit OTBL33LH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14096
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14098
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702975 OTBL33LL
(_unit OTBL33LL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14143
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14145
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702980 OTBL33LN
(_unit OTBL33LN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14190
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14192
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702985 OTBL33PH
(_unit OTBL33PH
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14237
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14239
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702990 OTBL33PL
(_unit OTBL33PL
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14284
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14286
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000039 56 626 1268927702995 OTBL33PN
(_unit OTBL33PN
	(_specify
		(_specparam tpdLH_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_EN_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_EN_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14331
			(_port EN in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14333
			(_port A in )
			(_port PAD out )
		)
	)
)
V 000043 56 1641 1268927703000 GLMIOB25LLU
(_unit GLMIOB25LLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14391
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14393
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14395
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14396
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14397
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14398
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14399
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14400
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14401
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14402
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703005 GLMIOB25LL
(_unit GLMIOB25LL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14459
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14461
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14463
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14464
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14465
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14466
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14467
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14468
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14469
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14470
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703010 GLMIOB25LNU
(_unit GLMIOB25LNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14528
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14530
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14532
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14533
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14534
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14535
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14536
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14537
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14538
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14539
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703015 GLMIOB25LN
(_unit GLMIOB25LN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14596
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14598
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14600
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14601
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14602
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14603
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14604
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14605
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14606
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14607
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703020 GLMIOB25LHU
(_unit GLMIOB25LHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14665
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14667
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14669
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14670
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14671
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14672
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14673
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14674
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14675
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14676
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703025 GLMIOB25LH
(_unit GLMIOB25LH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14733
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14735
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14737
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14738
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14739
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14740
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14741
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14742
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14743
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14744
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703030 GLMIOB25HLU
(_unit GLMIOB25HLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14802
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14804
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14806
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14807
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14808
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14809
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14810
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14811
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14812
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14813
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703035 GLMIOB25HL
(_unit GLMIOB25HL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14870
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14872
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14874
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14875
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14876
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14877
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14878
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14879
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14880
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14881
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703040 GLMIOB25HNU
(_unit GLMIOB25HNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14939
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14941
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14943
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 14944
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14945
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14946
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14947
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14948
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14949
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 14950
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703045 GLMIOB25HN
(_unit GLMIOB25HN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15007
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15009
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15011
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15012
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15013
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15014
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15015
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15016
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15017
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15018
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703050 GLMIOB25HHU
(_unit GLMIOB25HHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15076
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15078
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15080
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15081
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15082
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15083
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15084
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15085
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15086
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15087
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703055 GLMIOB25HH
(_unit GLMIOB25HH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15144
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15146
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15148
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15149
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15150
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15151
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15152
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15153
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15154
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15155
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703060 GLMIOB25LPLLU
(_unit GLMIOB25LPLLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15213
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15215
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15217
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15218
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15219
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15220
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15221
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15222
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15223
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15224
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703065 GLMIOB25LPLL
(_unit GLMIOB25LPLL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15281
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15283
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15285
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15286
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15287
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15288
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15289
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15290
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15291
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15292
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703070 GLMIOB25LPLNU
(_unit GLMIOB25LPLNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15350
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15352
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15354
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15355
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15356
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15357
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15358
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15359
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15360
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15361
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703075 GLMIOB25LPLN
(_unit GLMIOB25LPLN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15418
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15420
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15422
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15423
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15424
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15425
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15426
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15427
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15428
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15429
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703087 GLMIOB25LPLHU
(_unit GLMIOB25LPLHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15487
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15489
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15491
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15492
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15493
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15494
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15495
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15496
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15497
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15498
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703092 GLMIOB25LPLH
(_unit GLMIOB25LPLH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15555
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15557
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15559
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15560
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15561
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15562
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15563
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15564
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15565
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15566
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703097 GLMIOB25LPHLU
(_unit GLMIOB25LPHLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15624
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15626
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15628
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15629
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15630
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15631
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15632
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15633
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15634
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15635
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703117 GLMIOB25LPHL
(_unit GLMIOB25LPHL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15692
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15694
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15696
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15697
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15698
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15699
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15700
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15701
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15702
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15703
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703133 GLMIOB25LPHN
(_unit GLMIOB25LPHN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15760
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15762
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15764
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15765
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15766
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15767
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15768
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15769
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15770
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15771
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703138 GLMIOB25LPHNU
(_unit GLMIOB25LPHNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15829
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15831
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15833
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15834
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15835
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15836
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15837
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15838
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15839
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15840
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703163 GLMIOB25LPHHU
(_unit GLMIOB25LPHHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15898
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15900
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15902
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15903
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15904
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15905
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15906
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15907
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15908
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15909
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703179 GLMIOB25LPHH
(_unit GLMIOB25LPHH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15966
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15968
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15970
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 15971
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15972
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15973
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15974
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15975
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15976
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 15977
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703184 GLMIOB33LLU
(_unit GLMIOB33LLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16035
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16037
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16039
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16040
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16041
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16042
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16043
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16044
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16045
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16046
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703189 GLMIOB33LL
(_unit GLMIOB33LL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16103
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16105
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16107
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16108
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16109
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16110
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16111
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16112
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16113
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16114
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703194 GLMIOB33LNU
(_unit GLMIOB33LNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16172
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16174
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16176
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16177
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16178
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16179
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16180
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16181
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16182
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16183
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703199 GLMIOB33LN
(_unit GLMIOB33LN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16240
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16242
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16244
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16245
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16246
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16247
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16248
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16249
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16250
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16251
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703204 GLMIOB33LHU
(_unit GLMIOB33LHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16309
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16311
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16313
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16314
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16315
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16316
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16317
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16318
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16319
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16320
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703209 GLMIOB33LH
(_unit GLMIOB33LH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16377
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16379
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16381
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16382
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16383
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16384
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16385
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16386
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16387
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16388
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703214 GLMIOB33PLU
(_unit GLMIOB33PLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16446
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16448
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16450
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16451
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16452
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16453
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16454
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16455
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16456
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16457
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703219 GLMIOB33PL
(_unit GLMIOB33PL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16514
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16516
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16518
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16519
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16520
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16521
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16522
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16523
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16524
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16525
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703224 GLMIOB33PNU
(_unit GLMIOB33PNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16583
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16585
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16587
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16588
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16589
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16590
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16591
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16592
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16593
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16594
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703229 GLMIOB33PN
(_unit GLMIOB33PN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16651
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16653
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16655
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16656
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16657
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16658
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16659
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16660
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16661
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16662
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703234 GLMIOB33PHU
(_unit GLMIOB33PHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16720
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16722
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16724
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16725
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16726
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16727
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16728
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16729
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16730
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16731
			(_port A in )
			(_port GL out )
		)
	)
)
V 000042 56 1640 1268927703239 GLMIOB33PH
(_unit GLMIOB33PH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16788
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16790
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16792
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16793
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16794
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16795
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16796
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16797
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16798
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16799
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703244 GLMIOBL25LLU
(_unit GLMIOBL25LLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16857
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16859
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16861
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16862
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16863
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16864
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16865
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16866
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16867
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16868
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703249 GLMIOBL25LL
(_unit GLMIOBL25LL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16925
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16927
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16929
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16930
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16931
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16932
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16933
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16934
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16935
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 16936
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703254 GLMIOBL25LNU
(_unit GLMIOBL25LNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16994
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16996
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16998
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 16999
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17000
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17001
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17002
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17003
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17004
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17005
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703259 GLMIOBL25LN
(_unit GLMIOBL25LN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17062
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17064
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17066
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17067
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17068
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17069
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17070
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17071
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17072
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17073
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703264 GLMIOBL25LHU
(_unit GLMIOBL25LHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17131
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17133
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17135
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17136
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17137
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17138
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17139
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17140
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17141
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17142
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703269 GLMIOBL25LH
(_unit GLMIOBL25LH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17199
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17201
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17203
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17204
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17205
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17206
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17207
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17208
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17209
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17210
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703274 GLMIOBL25HLU
(_unit GLMIOBL25HLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17268
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17270
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17272
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17273
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17274
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17275
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17276
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17277
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17278
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17279
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703279 GLMIOBL25HL
(_unit GLMIOBL25HL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17336
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17338
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17340
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17341
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17342
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17343
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17344
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17345
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17346
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17347
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703284 GLMIOBL25HNU
(_unit GLMIOBL25HNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17405
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17407
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17409
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17410
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17411
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17412
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17413
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17414
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17415
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17416
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703289 GLMIOBL25HN
(_unit GLMIOBL25HN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17473
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17475
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17477
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17478
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17479
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17480
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17481
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17482
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17483
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17484
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703294 GLMIOBL25HHU
(_unit GLMIOBL25HHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17542
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17544
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17546
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17547
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17548
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17549
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17550
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17551
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17552
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17553
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703299 GLMIOBL25HH
(_unit GLMIOBL25HH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17610
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17612
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17614
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17615
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17616
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17617
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17618
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17619
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17620
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17621
			(_port A in )
			(_port GL out )
		)
	)
)
V 000046 56 1644 1268927703304 GLMIOBL25LPLLU
(_unit GLMIOBL25LPLLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17679
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17681
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17683
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17684
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17685
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17686
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17687
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17688
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17689
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17690
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703309 GLMIOBL25LPLL
(_unit GLMIOBL25LPLL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17747
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17749
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17751
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17752
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17753
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17754
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17755
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17756
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17757
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17758
			(_port A in )
			(_port GL out )
		)
	)
)
V 000046 56 1644 1268927703314 GLMIOBL25LPLNU
(_unit GLMIOBL25LPLNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17816
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17818
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17820
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17821
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17822
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17823
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17824
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17825
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17826
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17827
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703319 GLMIOBL25LPLN
(_unit GLMIOBL25LPLN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17884
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17886
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17888
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17889
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17890
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17891
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17892
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17893
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17894
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17895
			(_port A in )
			(_port GL out )
		)
	)
)
V 000046 56 1644 1268927703324 GLMIOBL25LPLHU
(_unit GLMIOBL25LPLHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17953
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17955
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17957
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17958
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17959
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 17960
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17961
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17962
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17963
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 17964
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703329 GLMIOBL25LPLH
(_unit GLMIOBL25LPLH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18021
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18023
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18025
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18026
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18027
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18028
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18029
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18030
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18031
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18032
			(_port A in )
			(_port GL out )
		)
	)
)
V 000046 56 1644 1268927703334 GLMIOBL25LPHLU
(_unit GLMIOBL25LPHLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18090
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18092
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18094
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18095
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18096
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18097
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18098
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18099
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18100
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18101
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703339 GLMIOBL25LPHL
(_unit GLMIOBL25LPHL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18158
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18160
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18162
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18163
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18164
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18165
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18166
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18167
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18168
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18169
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703344 GLMIOBL25LPHN
(_unit GLMIOBL25LPHN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18226
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18228
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18230
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18231
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18232
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18233
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18234
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18235
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18236
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18237
			(_port A in )
			(_port GL out )
		)
	)
)
V 000046 56 1644 1268927703349 GLMIOBL25LPHNU
(_unit GLMIOBL25LPHNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18295
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18297
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18299
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18300
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18301
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18302
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18303
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18304
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18305
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18306
			(_port A in )
			(_port GL out )
		)
	)
)
V 000046 56 1644 1268927703354 GLMIOBL25LPHHU
(_unit GLMIOBL25LPHHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18364
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18366
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18368
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18369
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18370
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18371
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18372
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18373
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18374
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18375
			(_port A in )
			(_port GL out )
		)
	)
)
V 000045 56 1643 1268927703359 GLMIOBL25LPHH
(_unit GLMIOBL25LPHH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18432
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18434
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18436
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18437
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18438
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18439
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18440
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18441
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18442
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18443
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703364 GLMIOBL33LLU
(_unit GLMIOBL33LLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18501
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18503
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18505
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18506
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18507
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18508
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18509
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18510
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18511
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18512
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703369 GLMIOBL33LL
(_unit GLMIOBL33LL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18569
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18571
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18573
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18574
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18575
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18576
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18577
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18578
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18579
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18580
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703374 GLMIOBL33LNU
(_unit GLMIOBL33LNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18638
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18640
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18642
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18643
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18644
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18645
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18646
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18647
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18648
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18649
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703379 GLMIOBL33LN
(_unit GLMIOBL33LN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18706
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18708
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18710
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18711
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18712
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18713
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18714
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18715
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18716
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18717
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703384 GLMIOBL33LHU
(_unit GLMIOBL33LHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18775
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18777
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18779
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18780
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18781
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18782
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18783
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18784
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18785
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18786
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703389 GLMIOBL33LH
(_unit GLMIOBL33LH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18843
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18845
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18847
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18848
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18849
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18850
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18851
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18852
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18853
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18854
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703394 GLMIOBL33PLU
(_unit GLMIOBL33PLU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18912
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18914
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18916
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18917
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18918
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18919
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18920
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18921
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18922
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18923
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703399 GLMIOBL33PL
(_unit GLMIOBL33PL
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18980
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18982
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18984
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18985
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18986
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 18987
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18988
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18989
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18990
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 18991
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703404 GLMIOBL33PNU
(_unit GLMIOBL33PNU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19049
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19051
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19053
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19054
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19055
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19056
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19057
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19058
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19059
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19060
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703409 GLMIOBL33PN
(_unit GLMIOBL33PN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19117
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19119
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19121
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19122
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19123
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19124
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19125
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19126
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19127
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19128
			(_port A in )
			(_port GL out )
		)
	)
)
V 000044 56 1642 1268927703414 GLMIOBL33PHU
(_unit GLMIOBL33PHU
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19186
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19188
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19190
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19191
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19192
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19193
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19194
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19195
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19196
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19197
			(_port A in )
			(_port GL out )
		)
	)
)
V 000043 56 1641 1268927703419 GLMIOBL33PH
(_unit GLMIOBL33PH
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_DE_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_DE_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_GL real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19254
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19256
			(_port DE in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19258
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19259
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19260
			(_port DE in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19261
			(_port D in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19262
			(_port DE in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19263
			(_port PAD in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19264
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19265
			(_port A in )
			(_port GL out )
		)
	)
)
V 000041 56 2754 1268927703424 GLMX25LLU
(_unit GLMX25LLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19338
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19340
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19341
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19342
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19343
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19344
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19346
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19348
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19349
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19350
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19351
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19352
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19353
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19354
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19355
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19356
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19357
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703429 GLMX25LL
(_unit GLMX25LL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19428
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19430
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19431
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19432
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19433
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19434
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19436
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19438
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19439
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19440
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19441
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19442
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19443
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19444
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19445
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19446
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19447
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703434 GLMX25LNU
(_unit GLMX25LNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19520
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19522
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19523
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19524
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19525
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19526
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19528
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19530
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19531
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19532
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19533
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19534
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19535
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19536
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19537
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19538
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19539
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703439 GLMX25LN
(_unit GLMX25LN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19610
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19612
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19613
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19614
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19615
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19616
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19618
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19620
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19621
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19622
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19623
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19624
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19625
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19626
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19627
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19628
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19629
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703444 GLMX25LHU
(_unit GLMX25LHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19702
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19704
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19705
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19706
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19707
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19708
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19710
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19712
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19713
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19714
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19715
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19716
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19717
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19718
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19719
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19720
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19721
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703449 GLMX25LH
(_unit GLMX25LH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19792
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19794
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19795
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19796
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19797
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19798
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19800
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19802
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19803
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19804
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19805
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19806
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19807
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19808
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19809
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19810
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19811
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703454 GLMX25HLU
(_unit GLMX25HLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19884
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19886
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19887
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19888
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19889
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19890
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19892
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19894
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19895
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19896
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19897
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19898
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19899
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19900
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19901
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19902
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19903
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703459 GLMX25HL
(_unit GLMX25HL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19974
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19976
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 19977
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19978
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19979
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19980
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19982
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19984
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 19985
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19986
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19987
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19988
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 19989
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19990
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19991
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 19992
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 19993
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703464 GLMX25HNU
(_unit GLMX25HNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20066
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20068
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20069
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20070
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20071
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20072
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20074
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20076
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20077
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20078
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20079
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20080
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20081
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20082
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20083
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20084
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20085
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703469 GLMX25HN
(_unit GLMX25HN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20156
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20158
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20159
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20160
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20161
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20162
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20164
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20166
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20167
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20168
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20169
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20170
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20171
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20172
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20173
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20174
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20175
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703474 GLMX25HHU
(_unit GLMX25HHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20248
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20250
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20251
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20252
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20253
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20254
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20256
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20258
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20259
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20260
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20261
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20262
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20263
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20264
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20265
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20266
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20267
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703479 GLMX25HH
(_unit GLMX25HH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20338
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20340
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20341
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20342
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20343
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20344
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20346
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20348
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20349
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20350
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20351
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20352
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20353
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20354
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20355
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20356
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20357
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927703484 GLMX25LPLLU
(_unit GLMX25LPLLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20430
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20432
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20433
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20434
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20435
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20436
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20438
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20440
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20441
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20442
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20443
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20444
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20445
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20446
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20447
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20448
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20449
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927703489 GLMX25LPLL
(_unit GLMX25LPLL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20520
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20522
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20523
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20524
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20525
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20526
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20528
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20530
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20531
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20532
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20533
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20534
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20535
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20536
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20537
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20538
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20539
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927703494 GLMX25LPLNU
(_unit GLMX25LPLNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20612
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20614
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20615
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20616
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20617
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20618
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20620
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20622
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20623
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20624
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20625
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20626
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20627
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20628
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20629
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20630
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20631
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927703499 GLMX25LPLN
(_unit GLMX25LPLN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20702
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20704
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20705
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20706
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20707
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20708
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20710
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20712
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20713
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20714
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20715
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20716
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20717
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20718
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20719
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20720
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20721
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927703504 GLMX25LPLHU
(_unit GLMX25LPLHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20794
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20796
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20797
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20798
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20799
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20800
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20802
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20804
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20805
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20806
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20807
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20808
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20809
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20810
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20811
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20812
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20813
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927703509 GLMX25LPLH
(_unit GLMX25LPLH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20884
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20886
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20887
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20888
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20889
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20890
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20892
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20894
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20895
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20896
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20897
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20898
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20899
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20900
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20901
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20902
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20903
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927703514 GLMX25LPHLU
(_unit GLMX25LPHLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20976
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20978
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 20979
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20980
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20981
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20982
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20984
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20986
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 20987
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20988
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20989
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20990
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 20991
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20992
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20993
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 20994
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 20995
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927703519 GLMX25LPHL
(_unit GLMX25LPHL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21066
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21068
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21069
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21070
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21071
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21072
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21074
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21076
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21077
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21078
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21079
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21080
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21081
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21082
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21083
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21084
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21085
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927703524 GLMX25LPHNU
(_unit GLMX25LPHNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21158
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21160
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21161
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21162
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21163
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21164
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21166
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21168
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21169
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21170
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21171
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21172
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21173
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21174
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21175
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21176
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21177
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927703529 GLMX25LPHN
(_unit GLMX25LPHN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21248
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21250
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21251
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21252
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21253
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21254
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21256
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21258
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21259
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21260
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21261
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21262
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21263
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21264
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21265
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21266
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21267
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927703534 GLMX25LPHHU
(_unit GLMX25LPHHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21340
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21342
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21343
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21344
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21345
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21346
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21348
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21350
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21351
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21352
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21353
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21354
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21355
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21356
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21357
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21358
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21359
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927703539 GLMX25LPHH
(_unit GLMX25LPHH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21430
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21432
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21433
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21434
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21435
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21436
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21438
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21440
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21441
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21442
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21443
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21444
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21445
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21446
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21447
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21448
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21449
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703544 GLMX33LLU
(_unit GLMX33LLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21522
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21524
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21525
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21526
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21527
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21528
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21530
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21532
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21533
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21534
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21535
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21536
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21537
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21538
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21539
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21540
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21541
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703549 GLMX33LL
(_unit GLMX33LL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21612
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21614
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21615
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21616
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21617
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21618
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21620
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21622
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21623
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21624
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21625
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21626
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21627
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21628
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21629
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21630
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21631
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703554 GLMX33LNU
(_unit GLMX33LNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21704
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21706
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21707
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21708
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21709
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21710
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21712
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21714
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21715
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21716
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21717
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21718
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21719
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21720
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21721
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21722
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21723
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703559 GLMX33LN
(_unit GLMX33LN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21794
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21796
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21797
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21798
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21799
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21800
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21802
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21804
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21805
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21806
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21807
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21808
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21809
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21810
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21811
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21812
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21813
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703564 GLMX33LHU
(_unit GLMX33LHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21886
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21888
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21889
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21890
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21891
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21892
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21894
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21896
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21897
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21898
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21899
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21900
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21901
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21902
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21903
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21904
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21905
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703569 GLMX33LH
(_unit GLMX33LH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 21976
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21978
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 21979
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21980
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21981
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21982
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21984
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21986
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 21987
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21988
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21989
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21990
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 21991
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21992
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21993
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 21994
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 21995
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703574 GLMX33PLU
(_unit GLMX33PLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22068
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22070
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22071
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22072
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22073
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22074
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22076
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22078
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22079
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22080
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22081
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22082
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22083
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22084
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22085
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22086
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22087
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703579 GLMX33PL
(_unit GLMX33PL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22158
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22160
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22161
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22162
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22163
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22164
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22166
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22168
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22169
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22170
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22171
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22172
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22173
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22174
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22175
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22176
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22177
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703584 GLMX33PNU
(_unit GLMX33PNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22250
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22252
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22253
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22254
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22255
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22256
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22258
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22260
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22261
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22262
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22263
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22264
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22265
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22266
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22267
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22268
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22269
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703589 GLMX33PN
(_unit GLMX33PN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22340
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22342
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22343
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22344
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22345
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22346
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22348
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22350
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22351
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22352
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22353
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22354
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22355
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22356
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22357
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22358
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22359
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703594 GLMX33PHU
(_unit GLMX33PHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22432
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22434
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22435
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22436
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22437
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22438
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22440
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22442
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22443
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22444
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22445
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22446
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22447
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22448
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22449
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22450
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22451
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000040 56 2753 1268927703599 GLMX33PH
(_unit GLMX33PH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22522
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22524
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22525
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22526
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22527
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22528
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22530
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22532
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22533
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22534
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22535
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22536
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22537
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22538
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22539
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22540
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22541
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927703604 GLMXL25LLU
(_unit GLMXL25LLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22614
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22616
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22617
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22618
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22619
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22620
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22622
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22624
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22625
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22626
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22627
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22628
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22629
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22630
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22631
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22632
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22633
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927703609 GLMXL25LL
(_unit GLMXL25LL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22704
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22706
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22707
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22708
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22709
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22710
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22712
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22714
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22715
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22716
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22717
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22718
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22719
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22720
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22721
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22722
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22723
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927703758 GLMXL25LNU
(_unit GLMXL25LNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22796
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22798
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22799
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22800
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22801
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22802
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22804
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22806
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22807
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22808
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22809
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22810
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22811
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22812
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22813
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22814
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22815
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704007 GLMXL25LN
(_unit GLMXL25LN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22886
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22888
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22889
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22890
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22891
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22892
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22894
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22896
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22897
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22898
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22899
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22900
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22901
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22902
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22903
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22904
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22905
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704039 GLMXL25LHU
(_unit GLMXL25LHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22978
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22980
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 22981
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22982
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22983
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22984
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22986
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22988
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 22989
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22990
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22991
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22992
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 22993
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22994
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22995
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 22996
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 22997
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704054 GLMXL25LH
(_unit GLMXL25LH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23068
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23070
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23071
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23072
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23073
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23074
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23076
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23078
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23079
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23080
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23081
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23082
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23083
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23084
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23085
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23086
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23087
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704086 GLMXL25HLU
(_unit GLMXL25HLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23160
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23162
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23163
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23164
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23165
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23166
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23168
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23170
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23171
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23172
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23173
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23174
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23175
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23176
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23177
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23178
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23179
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704091 GLMXL25HL
(_unit GLMXL25HL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23250
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23252
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23253
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23254
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23255
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23256
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23258
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23260
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23261
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23262
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23263
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23264
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23265
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23266
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23267
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23268
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23269
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704101 GLMXL25HNU
(_unit GLMXL25HNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23342
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23344
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23345
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23346
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23347
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23348
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23350
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23352
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23353
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23354
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23355
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23356
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23357
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23358
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23359
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23360
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23361
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704106 GLMXL25HN
(_unit GLMXL25HN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23432
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23434
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23435
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23436
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23437
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23438
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23440
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23442
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23443
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23444
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23445
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23446
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23447
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23448
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23449
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23450
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23451
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704111 GLMXL25HHU
(_unit GLMXL25HHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23524
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23526
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23527
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23528
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23529
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23530
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23532
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23534
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23535
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23536
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23537
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23538
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23539
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23540
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23541
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23542
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23543
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704116 GLMXL25HH
(_unit GLMXL25HH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23614
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23616
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23617
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23618
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23619
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23620
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23622
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23624
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23625
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23626
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23627
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23628
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23629
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23630
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23631
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23632
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23633
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000044 56 2757 1268927704121 GLMXL25LPLLU
(_unit GLMXL25LPLLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23706
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23708
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23709
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23710
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23711
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23712
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23714
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23716
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23717
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23718
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23719
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23720
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23721
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23722
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23723
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23724
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23725
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927704126 GLMXL25LPLL
(_unit GLMXL25LPLL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23796
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23798
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23799
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23800
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23801
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23802
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23804
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23806
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23807
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23808
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23809
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23810
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23811
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23812
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23813
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23814
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23815
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000044 56 2757 1268927704131 GLMXL25LPLNU
(_unit GLMXL25LPLNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23888
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23890
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23891
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23892
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23893
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23894
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23896
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23898
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23899
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23900
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23901
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23902
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23903
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23904
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23905
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23906
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23907
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927704136 GLMXL25LPLN
(_unit GLMXL25LPLN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 23978
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23980
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 23981
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23982
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23983
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23984
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23986
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23988
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 23989
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23990
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23991
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23992
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 23993
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23994
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23995
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 23996
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 23997
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000044 56 2757 1268927704141 GLMXL25LPLHU
(_unit GLMXL25LPLHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24070
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24072
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24073
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24074
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24075
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24076
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24078
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24080
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24081
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24082
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24083
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24084
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24085
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24086
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24087
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24088
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24089
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927704146 GLMXL25LPLH
(_unit GLMXL25LPLH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24160
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24162
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24163
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24164
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24165
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24166
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24168
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24170
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24171
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24172
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24173
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24174
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24175
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24176
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24177
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24178
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24179
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000044 56 2757 1268927704151 GLMXL25LPHLU
(_unit GLMXL25LPHLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24252
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24254
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24255
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24256
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24257
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24258
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24260
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24262
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24263
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24264
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24265
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24266
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24267
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24268
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24269
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24270
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24271
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927704156 GLMXL25LPHL
(_unit GLMXL25LPHL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24342
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24344
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24345
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24346
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24347
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24348
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24350
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24352
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24353
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24354
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24355
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24356
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24357
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24358
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24359
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24360
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24361
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000044 56 2757 1268927704161 GLMXL25LPHNU
(_unit GLMXL25LPHNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24434
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24436
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24437
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24438
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24439
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24440
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24442
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24444
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24445
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24446
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24447
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24448
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24449
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24450
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24451
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24452
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24453
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927704166 GLMXL25LPHN
(_unit GLMXL25LPHN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24524
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24526
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24527
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24528
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24529
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24530
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24532
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24534
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24535
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24536
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24537
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24538
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24539
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24540
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24541
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24542
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24543
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000044 56 2757 1268927704171 GLMXL25LPHHU
(_unit GLMXL25LPHHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24616
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24618
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24619
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24620
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24621
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24622
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24624
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24626
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24627
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24628
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24629
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24630
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24631
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24632
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24633
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24634
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24635
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 2756 1268927704176 GLMXL25LPHH
(_unit GLMXL25LPHH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24706
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24708
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24709
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24710
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24711
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24712
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24714
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24716
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24717
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24718
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24719
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24720
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24721
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24722
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24723
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24724
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24725
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704181 GLMXL33LLU
(_unit GLMXL33LLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24798
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24800
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24801
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24802
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24803
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24804
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24806
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24808
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24809
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24810
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24811
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24812
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24813
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24814
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24815
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24816
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24817
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704186 GLMXL33LL
(_unit GLMXL33LL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24888
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24890
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24891
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24892
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24893
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24894
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24896
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24898
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24899
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24900
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24901
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24902
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24903
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24904
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24905
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24906
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24907
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704191 GLMXL33LNU
(_unit GLMXL33LNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 24980
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24982
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 24983
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24984
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24985
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24986
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24988
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24990
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 24991
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24992
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24993
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24994
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 24995
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24996
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24997
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 24998
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 24999
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704196 GLMXL33LN
(_unit GLMXL33LN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 25070
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25072
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25073
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25074
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25075
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25076
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25078
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25080
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25081
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25082
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25083
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25084
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25085
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25086
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25087
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25088
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25089
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704201 GLMXL33LHU
(_unit GLMXL33LHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 25162
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25164
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25165
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25166
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25167
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25168
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25170
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25172
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25173
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25174
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25175
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25176
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25177
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25178
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25179
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25180
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25181
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704206 GLMXL33LH
(_unit GLMXL33LH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 25252
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25254
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25255
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25256
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25257
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25258
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25260
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25262
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25263
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25264
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25265
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25266
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25267
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25268
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25269
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25270
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25271
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704211 GLMXL33PLU
(_unit GLMXL33PLU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 25344
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25346
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25347
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25348
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25349
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25350
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25352
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25354
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25355
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25356
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25357
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25358
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25359
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25360
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25361
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25362
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25363
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704216 GLMXL33PL
(_unit GLMXL33PL
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 25434
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25436
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25437
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25438
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25439
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25440
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25442
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25444
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25445
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25446
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25447
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25448
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25449
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25450
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25451
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25452
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25453
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704221 GLMXL33PNU
(_unit GLMXL33PNU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 25526
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25528
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25529
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25530
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25531
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25532
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25534
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25536
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25537
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25538
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25539
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25540
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25541
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25542
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25543
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25544
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25545
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704226 GLMXL33PN
(_unit GLMXL33PN
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 25616
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25618
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25619
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25620
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25621
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25622
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25624
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25626
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25627
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25628
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25629
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25630
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25631
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25632
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25633
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25634
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25635
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000042 56 2755 1268927704231 GLMXL33PHU
(_unit GLMXL33PHU
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 25708
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25710
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25711
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25712
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25713
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25714
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25716
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25718
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25719
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25720
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25721
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25722
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25723
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25724
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25725
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25726
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25727
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000041 56 2754 1268927704236 GLMXL33PH
(_unit GLMXL33PH
	(_specify
		(_specparam tpdLH_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE1_to_PAD1 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdHL_D1_to_PAD1 real (0.1 0.1 0.1))
		(_specparam tpdLH_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdHL_DE2_to_PAD2 real (0.0 0.0 0.0))
		(_specparam tpdLZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZL_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHZ_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdZH_DE2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdHL_D2_to_PAD2 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_EN_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_GL real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD1_to_Y1 real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD2_to_Y2 real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 25798
			(_port DE1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25800
			(_port D1 in )
			(_port PAD1 out )
		)
		(_modpath parallel unknown 0 25801
			(_port D1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25802
			(_port DE1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25803
			(_port D1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25804
			(_port DE1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25806
			(_port DE2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25808
			(_port D2 in )
			(_port PAD2 out )
		)
		(_modpath parallel unknown 0 25809
			(_port D2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25810
			(_port DE2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25811
			(_port D2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25812
			(_port DE2 in )
			(_port Y2 out )
		)
		(_modpath parallel unknown 0 25813
			(_port PAD1 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25814
			(_port EN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25815
			(_port PAD2 in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 25816
			(_port PAD1 in )
			(_port Y1 out )
		)
		(_modpath parallel unknown 0 25817
			(_port PAD2 in )
			(_port Y2 out )
		)
	)
)
V 000043 56 37879 1268927704241 RAM256x9AA
(_unit RAM256x9AA
	(_specify
		(_modpath parallel unknown 0 26339
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 26342
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  25 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26343
			(_port WRB (negedge) (_code  26 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26344
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  27 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26345
			(_port WBLKB (negedge) (_code  28 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26346
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  29 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26347
			(_port WRB (negedge) (_code  30 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26348
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  31 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26349
			(_port WBLKB (negedge) (_code  32 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26350
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  33 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26351
			(_port WRB (negedge) (_code  34 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26352
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  35 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26353
			(_port WBLKB (negedge) (_code  36 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26354
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  37 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26355
			(_port WRB (negedge) (_code  38 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26356
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  39 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26357
			(_port WBLKB (negedge) (_code  40 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26358
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  41 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26359
			(_port WRB (negedge) (_code  42 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26360
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  43 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26361
			(_port WBLKB (negedge) (_code  44 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26362
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  45 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26363
			(_port WRB (negedge) (_code  46 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26364
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  47 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26365
			(_port WBLKB (negedge) (_code  48 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26366
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  49 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26367
			(_port WRB (negedge) (_code  50 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26368
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  51 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26369
			(_port WBLKB (negedge) (_code  52 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26370
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  53 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26371
			(_port WRB (negedge) (_code  54 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26372
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  55 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26373
			(_port WBLKB (negedge) (_code  56 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26374
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  57 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26375
			(_port WRB (negedge) (_code  58 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26376
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  59 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26377
			(_port WBLKB (negedge) (_code  60 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26378
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  61 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26379
			(_port WRB (negedge) (_code  62 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26380
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  63 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26381
			(_port WBLKB (negedge) (_code  64 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26382
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  65 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26383
			(_port WRB (negedge) (_code  66 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26384
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  67 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26385
			(_port WBLKB (negedge) (_code  68 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26386
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  69 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26387
			(_port WRB (negedge) (_code  70 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26388
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  71 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26389
			(_port WBLKB (negedge) (_code  72 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26390
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  73 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26391
			(_port WRB (negedge) (_code  74 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26392
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  75 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26393
			(_port WBLKB (negedge) (_code  76 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26394
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  77 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26395
			(_port WRB (negedge) (_code  78 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26396
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  79 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26397
			(_port WBLKB (negedge) (_code  80 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26398
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  81 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26399
			(_port WRB (negedge) (_code  82 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26400
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  83 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26401
			(_port WBLKB (negedge) (_code  84 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26402
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  85 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26403
			(_port WRB (negedge) (_code  86 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26404
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  87 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26405
			(_port WBLKB (negedge) (_code  88 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26408
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  89 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26409
			(_port WRB (posedge) (_code  90 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26410
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  91 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26411
			(_port WBLKB (posedge) (_code  92 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26412
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  93 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26413
			(_port WRB (posedge) (_code  94 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26414
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  95 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26415
			(_port WBLKB (posedge) (_code  96 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26416
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  97 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26417
			(_port WRB (posedge) (_code  98 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26418
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  99 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26419
			(_port WBLKB (posedge) (_code  100 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26420
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  101 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26421
			(_port WRB (posedge) (_code  102 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26422
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  103 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26423
			(_port WBLKB (posedge) (_code  104 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26424
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  105 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26425
			(_port WRB (posedge) (_code  106 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26426
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  107 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26427
			(_port WBLKB (posedge) (_code  108 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26428
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  109 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26429
			(_port WRB (posedge) (_code  110 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26430
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  111 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26431
			(_port WBLKB (posedge) (_code  112 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26432
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  113 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26433
			(_port WRB (posedge) (_code  114 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26434
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  115 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26435
			(_port WBLKB (posedge) (_code  116 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26436
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  117 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26437
			(_port WRB (posedge) (_code  118 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26438
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  119 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26439
			(_port WBLKB (posedge) (_code  120 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26440
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  121 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26441
			(_port WRB (posedge) (_code  122 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26442
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  123 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26443
			(_port WBLKB (posedge) (_code  124 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26444
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  125 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26445
			(_port WRB (posedge) (_code  126 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26446
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  127 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26447
			(_port WBLKB (posedge) (_code  128 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26448
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  129 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26449
			(_port WRB (posedge) (_code  130 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26450
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  131 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26451
			(_port WBLKB (posedge) (_code  132 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26452
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  133 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26453
			(_port WRB (posedge) (_code  134 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26454
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  135 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26455
			(_port WBLKB (posedge) (_code  136 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26456
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  137 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26457
			(_port WRB (posedge) (_code  138 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26458
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  139 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26459
			(_port WBLKB (posedge) (_code  140 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26460
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  141 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26461
			(_port WRB (posedge) (_code  142 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26462
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  143 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26463
			(_port WBLKB (posedge) (_code  144 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26464
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  145 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26465
			(_port WRB (posedge) (_code  146 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26466
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  147 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26467
			(_port WBLKB (posedge) (_code  148 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26468
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  149 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26469
			(_port WRB (posedge) (_code  150 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26470
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  151 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26471
			(_port WBLKB (posedge) (_code  152 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26474
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  153 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26475
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  154 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26476
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  155 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26477
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  156 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26478
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  157 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26479
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  158 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26480
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  159 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26481
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  160 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26482
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  161 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26483
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  162 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26484
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  163 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26485
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  164 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26486
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  165 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26487
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  166 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26488
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  167 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26489
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  168 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26490
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  169 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26491
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  170 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26492
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  171 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26493
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  172 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26494
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  173 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26495
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  174 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26496
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  175 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26497
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  176 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26498
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  177 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26499
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  178 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26500
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  179 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26501
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  180 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26502
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  181 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26503
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  182 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26504
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  183 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26505
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  184 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26506
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  185 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26507
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  186 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26508
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  187 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26509
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  188 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26512
			(_port WRB (posedge) (_code  189 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26513
			(_port WBLKB (posedge) (_code  190 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26514
			(_port WRB (posedge) (_code  191 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26515
			(_port WBLKB (posedge) (_code  192 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26516
			(_port WRB (posedge) (_code  193 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26517
			(_port WBLKB (posedge) (_code  194 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26518
			(_port WRB (posedge) (_code  195 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26519
			(_port WBLKB (posedge) (_code  196 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26520
			(_port WRB (posedge) (_code  197 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26521
			(_port WBLKB (posedge) (_code  198 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26522
			(_port WRB (posedge) (_code  199 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26523
			(_port WBLKB (posedge) (_code  200 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26524
			(_port WRB (posedge) (_code  201 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26525
			(_port WBLKB (posedge) (_code  202 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26526
			(_port WRB (posedge) (_code  203 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26527
			(_port WBLKB (posedge) (_code  204 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26528
			(_port WRB (posedge) (_code  205 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26529
			(_port WBLKB (posedge) (_code  206 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26530
			(_port WRB (posedge) (_code  207 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26531
			(_port WBLKB (posedge) (_code  208 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26532
			(_port WRB (posedge) (_code  209 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26533
			(_port WBLKB (posedge) (_code  210 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26534
			(_port WRB (posedge) (_code  211 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26535
			(_port WBLKB (posedge) (_code  212 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26536
			(_port WRB (posedge) (_code  213 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26537
			(_port WBLKB (posedge) (_code  214 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26538
			(_port WRB (posedge) (_code  215 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26539
			(_port WBLKB (posedge) (_code  216 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26540
			(_port WRB (posedge) (_code  217 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26541
			(_port WBLKB (posedge) (_code  218 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26542
			(_port WRB (posedge) (_code  219 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26543
			(_port WBLKB (posedge) (_code  220 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26544
			(_port WRB (posedge) (_code  221 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26545
			(_port WBLKB (posedge) (_code  222 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26546
			(_port WRB (posedge) (_code  223 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26547
			(_port WBLKB (posedge) (_code  224 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 26550
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 26551
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 26552
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 26553
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 26554
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 26555
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 26556
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 26557
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 26558
			(_port DI8 in )
			(_port WPE out )
		)
		(_tchk width 0 26561
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26562
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26563
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26564
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 26567
			(_port RADDR0 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26568
			(_port RADDR0 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26569
			(_port RADDR0 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26570
			(_port RADDR0 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26571
			(_port RADDR0 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26572
			(_port RADDR0 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26573
			(_port RADDR0 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26574
			(_port RADDR0 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26575
			(_port RADDR0 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26576
			(_port RADDR0 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 26577
			(_port RADDR1 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26578
			(_port RADDR1 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26579
			(_port RADDR1 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26580
			(_port RADDR1 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26581
			(_port RADDR1 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26582
			(_port RADDR1 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26583
			(_port RADDR1 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26584
			(_port RADDR1 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26585
			(_port RADDR1 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26586
			(_port RADDR1 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 26587
			(_port RADDR2 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26588
			(_port RADDR2 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26589
			(_port RADDR2 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26590
			(_port RADDR2 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26591
			(_port RADDR2 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26592
			(_port RADDR2 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26593
			(_port RADDR2 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26594
			(_port RADDR2 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26595
			(_port RADDR2 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26596
			(_port RADDR2 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 26597
			(_port RADDR3 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26598
			(_port RADDR3 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26599
			(_port RADDR3 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26600
			(_port RADDR3 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26601
			(_port RADDR3 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26602
			(_port RADDR3 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26603
			(_port RADDR3 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26604
			(_port RADDR3 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26605
			(_port RADDR3 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26606
			(_port RADDR3 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 26607
			(_port RADDR4 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26608
			(_port RADDR4 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26609
			(_port RADDR4 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26610
			(_port RADDR4 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26611
			(_port RADDR4 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26612
			(_port RADDR4 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26613
			(_port RADDR4 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26614
			(_port RADDR4 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26615
			(_port RADDR4 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26616
			(_port RADDR4 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 26617
			(_port RADDR5 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26618
			(_port RADDR5 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26619
			(_port RADDR5 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26620
			(_port RADDR5 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26621
			(_port RADDR5 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26622
			(_port RADDR5 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26623
			(_port RADDR5 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26624
			(_port RADDR5 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26625
			(_port RADDR5 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26626
			(_port RADDR5 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 26627
			(_port RADDR6 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26628
			(_port RADDR6 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26629
			(_port RADDR6 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26630
			(_port RADDR6 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26631
			(_port RADDR6 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26632
			(_port RADDR6 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26633
			(_port RADDR6 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26634
			(_port RADDR6 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26635
			(_port RADDR6 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26636
			(_port RADDR6 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 26637
			(_port RADDR7 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26638
			(_port RADDR7 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26639
			(_port RADDR7 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26640
			(_port RADDR7 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26641
			(_port RADDR7 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26642
			(_port RADDR7 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26643
			(_port RADDR7 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26644
			(_port RADDR7 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26645
			(_port RADDR7 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26646
			(_port RADDR7 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 26649
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26650
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 26651
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26652
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 26653
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26654
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 26655
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26656
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 26657
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26658
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 26659
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26660
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 26661
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26662
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 26663
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26664
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 26665
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26666
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 26667
			(_port RDB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 26668
			(_port RBLKB in )
			(_port RPE out )
		)
		(_tchk width 0 26671
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26672
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26673
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26674
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26676
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26677
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26678
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26679
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26680
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26681
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26682
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26683
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26684
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26685
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26686
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26687
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26688
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26689
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26690
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26691
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 36333 1268927704246 RAM256x9AAP
(_unit RAM256x9AAP
	(_specify
		(_modpath parallel unknown 0 27205
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 27208
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  24 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27209
			(_port WRB (negedge) (_code  25 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27210
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  26 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27211
			(_port WBLKB (negedge) (_code  27 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27212
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  28 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27213
			(_port WRB (negedge) (_code  29 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27214
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  30 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27215
			(_port WBLKB (negedge) (_code  31 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27216
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  32 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27217
			(_port WRB (negedge) (_code  33 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27218
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  34 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27219
			(_port WBLKB (negedge) (_code  35 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27220
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  36 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27221
			(_port WRB (negedge) (_code  37 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27222
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  38 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27223
			(_port WBLKB (negedge) (_code  39 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27224
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  40 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27225
			(_port WRB (negedge) (_code  41 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27226
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  42 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27227
			(_port WBLKB (negedge) (_code  43 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27228
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  44 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27229
			(_port WRB (negedge) (_code  45 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27230
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  46 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27231
			(_port WBLKB (negedge) (_code  47 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27232
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  48 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27233
			(_port WRB (negedge) (_code  49 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27234
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  50 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27235
			(_port WBLKB (negedge) (_code  51 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27236
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  52 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27237
			(_port WRB (negedge) (_code  53 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27238
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  54 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27239
			(_port WBLKB (negedge) (_code  55 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27240
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  56 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27241
			(_port WRB (negedge) (_code  57 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27242
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  58 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27243
			(_port WBLKB (negedge) (_code  59 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27244
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  60 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27245
			(_port WRB (negedge) (_code  61 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27246
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  62 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27247
			(_port WBLKB (negedge) (_code  63 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27248
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  64 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27249
			(_port WRB (negedge) (_code  65 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27250
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  66 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27251
			(_port WBLKB (negedge) (_code  67 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27252
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  68 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27253
			(_port WRB (negedge) (_code  69 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27254
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  70 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27255
			(_port WBLKB (negedge) (_code  71 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27256
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  72 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27257
			(_port WRB (negedge) (_code  73 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27258
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  74 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27259
			(_port WBLKB (negedge) (_code  75 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27260
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  76 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27261
			(_port WRB (negedge) (_code  77 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27262
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  78 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27263
			(_port WBLKB (negedge) (_code  79 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27264
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  80 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27265
			(_port WRB (negedge) (_code  81 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27266
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  82 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27267
			(_port WBLKB (negedge) (_code  83 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27268
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  84 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27269
			(_port WRB (negedge) (_code  85 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27270
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  86 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27271
			(_port WBLKB (negedge) (_code  87 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27274
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  88 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27275
			(_port WRB (posedge) (_code  89 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27276
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  90 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27277
			(_port WBLKB (posedge) (_code  91 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27278
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  92 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27279
			(_port WRB (posedge) (_code  93 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27280
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  94 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27281
			(_port WBLKB (posedge) (_code  95 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27282
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  96 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27283
			(_port WRB (posedge) (_code  97 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27284
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  98 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27285
			(_port WBLKB (posedge) (_code  99 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27286
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  100 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27287
			(_port WRB (posedge) (_code  101 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27288
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  102 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27289
			(_port WBLKB (posedge) (_code  103 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27290
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  104 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27291
			(_port WRB (posedge) (_code  105 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27292
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  106 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27293
			(_port WBLKB (posedge) (_code  107 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27294
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  108 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27295
			(_port WRB (posedge) (_code  109 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27296
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  110 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27297
			(_port WBLKB (posedge) (_code  111 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27298
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  112 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27299
			(_port WRB (posedge) (_code  113 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27300
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  114 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27301
			(_port WBLKB (posedge) (_code  115 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27302
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  116 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27303
			(_port WRB (posedge) (_code  117 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27304
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  118 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27305
			(_port WBLKB (posedge) (_code  119 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27306
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  120 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27307
			(_port WRB (posedge) (_code  121 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27308
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  122 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27309
			(_port WBLKB (posedge) (_code  123 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27310
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  124 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27311
			(_port WRB (posedge) (_code  125 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27312
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  126 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27313
			(_port WBLKB (posedge) (_code  127 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27314
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  128 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27315
			(_port WRB (posedge) (_code  129 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27316
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  130 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27317
			(_port WBLKB (posedge) (_code  131 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27318
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  132 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27319
			(_port WRB (posedge) (_code  133 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27320
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  134 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27321
			(_port WBLKB (posedge) (_code  135 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27322
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  136 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27323
			(_port WRB (posedge) (_code  137 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27324
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  138 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27325
			(_port WBLKB (posedge) (_code  139 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27326
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  140 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27327
			(_port WRB (posedge) (_code  141 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27328
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  142 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27329
			(_port WBLKB (posedge) (_code  143 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27330
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  144 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27331
			(_port WRB (posedge) (_code  145 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27332
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  146 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27333
			(_port WBLKB (posedge) (_code  147 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27334
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  148 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27335
			(_port WRB (posedge) (_code  149 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27336
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  150 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27337
			(_port WBLKB (posedge) (_code  151 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27340
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  152 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27341
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  153 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27342
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  154 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27343
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  155 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27344
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  156 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27345
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  157 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27346
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  158 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27347
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  159 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27348
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  160 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27349
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  161 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27350
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  162 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27351
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  163 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27352
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  164 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27353
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  165 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27354
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  166 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27355
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  167 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27356
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  168 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27357
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  169 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27358
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  170 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27359
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  171 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27360
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  172 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27361
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  173 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27362
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  174 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27363
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  175 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27364
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  176 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27365
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  177 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27366
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  178 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27367
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  179 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27368
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  180 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27369
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  181 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27370
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  182 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27371
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  183 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27372
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  184 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27373
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  185 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27374
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  186 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27375
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  187 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27378
			(_port WRB (posedge) (_code  188 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27379
			(_port WBLKB (posedge) (_code  189 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27380
			(_port WRB (posedge) (_code  190 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27381
			(_port WBLKB (posedge) (_code  191 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27382
			(_port WRB (posedge) (_code  192 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27383
			(_port WBLKB (posedge) (_code  193 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27384
			(_port WRB (posedge) (_code  194 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27385
			(_port WBLKB (posedge) (_code  195 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27386
			(_port WRB (posedge) (_code  196 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27387
			(_port WBLKB (posedge) (_code  197 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27388
			(_port WRB (posedge) (_code  198 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27389
			(_port WBLKB (posedge) (_code  199 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27390
			(_port WRB (posedge) (_code  200 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27391
			(_port WBLKB (posedge) (_code  201 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27392
			(_port WRB (posedge) (_code  202 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27393
			(_port WBLKB (posedge) (_code  203 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27394
			(_port WRB (posedge) (_code  204 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27395
			(_port WBLKB (posedge) (_code  205 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27396
			(_port WRB (posedge) (_code  206 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27397
			(_port WBLKB (posedge) (_code  207 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27398
			(_port WRB (posedge) (_code  208 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27399
			(_port WBLKB (posedge) (_code  209 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27400
			(_port WRB (posedge) (_code  210 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27401
			(_port WBLKB (posedge) (_code  211 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27402
			(_port WRB (posedge) (_code  212 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27403
			(_port WBLKB (posedge) (_code  213 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27404
			(_port WRB (posedge) (_code  214 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27405
			(_port WBLKB (posedge) (_code  215 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27406
			(_port WRB (posedge) (_code  216 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27407
			(_port WBLKB (posedge) (_code  217 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27408
			(_port WRB (posedge) (_code  218 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27409
			(_port WBLKB (posedge) (_code  219 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27410
			(_port WRB (posedge) (_code  220 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27411
			(_port WBLKB (posedge) (_code  221 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27412
			(_port WRB (posedge) (_code  222 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27413
			(_port WBLKB (posedge) (_code  223 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27418
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27419
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27420
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27421
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 27424
			(_port RADDR0 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27425
			(_port RADDR0 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27426
			(_port RADDR0 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27427
			(_port RADDR0 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27428
			(_port RADDR0 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27429
			(_port RADDR0 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27430
			(_port RADDR0 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27431
			(_port RADDR0 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27432
			(_port RADDR0 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27433
			(_port RADDR1 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27434
			(_port RADDR1 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27435
			(_port RADDR1 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27436
			(_port RADDR1 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27437
			(_port RADDR1 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27438
			(_port RADDR1 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27439
			(_port RADDR1 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27440
			(_port RADDR1 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27441
			(_port RADDR1 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27442
			(_port RADDR2 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27443
			(_port RADDR2 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27444
			(_port RADDR2 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27445
			(_port RADDR2 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27446
			(_port RADDR2 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27447
			(_port RADDR2 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27448
			(_port RADDR2 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27449
			(_port RADDR2 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27450
			(_port RADDR2 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27451
			(_port RADDR3 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27452
			(_port RADDR3 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27453
			(_port RADDR3 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27454
			(_port RADDR3 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27455
			(_port RADDR3 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27456
			(_port RADDR3 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27457
			(_port RADDR3 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27458
			(_port RADDR3 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27459
			(_port RADDR3 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27460
			(_port RADDR4 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27461
			(_port RADDR4 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27462
			(_port RADDR4 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27463
			(_port RADDR4 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27464
			(_port RADDR4 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27465
			(_port RADDR4 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27466
			(_port RADDR4 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27467
			(_port RADDR4 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27468
			(_port RADDR4 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27469
			(_port RADDR5 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27470
			(_port RADDR5 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27471
			(_port RADDR5 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27472
			(_port RADDR5 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27473
			(_port RADDR5 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27474
			(_port RADDR5 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27475
			(_port RADDR5 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27476
			(_port RADDR5 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27477
			(_port RADDR5 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27478
			(_port RADDR6 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27479
			(_port RADDR6 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27480
			(_port RADDR6 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27481
			(_port RADDR6 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27482
			(_port RADDR6 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27483
			(_port RADDR6 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27484
			(_port RADDR6 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27485
			(_port RADDR6 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27486
			(_port RADDR6 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27487
			(_port RADDR7 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27488
			(_port RADDR7 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27489
			(_port RADDR7 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27490
			(_port RADDR7 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27491
			(_port RADDR7 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27492
			(_port RADDR7 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27493
			(_port RADDR7 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27494
			(_port RADDR7 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27495
			(_port RADDR7 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27498
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27499
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 27500
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27501
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 27502
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27503
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 27504
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27505
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 27506
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27507
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 27508
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27509
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 27510
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27511
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 27512
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27513
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 27514
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 27515
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 27518
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27519
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27520
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27521
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27523
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27524
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27525
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27526
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27527
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27528
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27529
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27530
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27531
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27532
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27533
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27534
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27535
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27536
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27537
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27538
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 34222 1268927704251 RAM256x9AST
(_unit RAM256x9AST
	(_specify
		(_modpath parallel unknown 0 27980
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 27983
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  19 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27984
			(_port WRB (negedge) (_code  20 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27985
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  21 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27986
			(_port WBLKB (negedge) (_code  22 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27987
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  23 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27988
			(_port WRB (negedge) (_code  24 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27989
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  25 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27990
			(_port WBLKB (negedge) (_code  26 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27991
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  27 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27992
			(_port WRB (negedge) (_code  28 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27993
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  29 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27994
			(_port WBLKB (negedge) (_code  30 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27995
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  31 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27996
			(_port WRB (negedge) (_code  32 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27997
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  33 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27998
			(_port WBLKB (negedge) (_code  34 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27999
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  35 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28000
			(_port WRB (negedge) (_code  36 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28001
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  37 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28002
			(_port WBLKB (negedge) (_code  38 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28003
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  39 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28004
			(_port WRB (negedge) (_code  40 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28005
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  41 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28006
			(_port WBLKB (negedge) (_code  42 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28007
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  43 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28008
			(_port WRB (negedge) (_code  44 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28009
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  45 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28010
			(_port WBLKB (negedge) (_code  46 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28011
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  47 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28012
			(_port WRB (negedge) (_code  48 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28013
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  49 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28014
			(_port WBLKB (negedge) (_code  50 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28015
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  51 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28016
			(_port WRB (negedge) (_code  52 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28017
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  53 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28018
			(_port WBLKB (negedge) (_code  54 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28019
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  55 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28020
			(_port WRB (negedge) (_code  56 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28021
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  57 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28022
			(_port WBLKB (negedge) (_code  58 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28023
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  59 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28024
			(_port WRB (negedge) (_code  60 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28025
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  61 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28026
			(_port WBLKB (negedge) (_code  62 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28027
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  63 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28028
			(_port WRB (negedge) (_code  64 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28029
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  65 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28030
			(_port WBLKB (negedge) (_code  66 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28031
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  67 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28032
			(_port WRB (negedge) (_code  68 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28033
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  69 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28034
			(_port WBLKB (negedge) (_code  70 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28035
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  71 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28036
			(_port WRB (negedge) (_code  72 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28037
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  73 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28038
			(_port WBLKB (negedge) (_code  74 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28039
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  75 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28040
			(_port WRB (negedge) (_code  76 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28041
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  77 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28042
			(_port WBLKB (negedge) (_code  78 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28043
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  79 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28044
			(_port WRB (negedge) (_code  80 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28045
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  81 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28046
			(_port WBLKB (negedge) (_code  82 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28049
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  83 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28050
			(_port WRB (posedge) (_code  84 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28051
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  85 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28052
			(_port WBLKB (posedge) (_code  86 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28053
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  87 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28054
			(_port WRB (posedge) (_code  88 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28055
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  89 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28056
			(_port WBLKB (posedge) (_code  90 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28057
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  91 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28058
			(_port WRB (posedge) (_code  92 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28059
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  93 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28060
			(_port WBLKB (posedge) (_code  94 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28061
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  95 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28062
			(_port WRB (posedge) (_code  96 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28063
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  97 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28064
			(_port WBLKB (posedge) (_code  98 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28065
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  99 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28066
			(_port WRB (posedge) (_code  100 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28067
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  101 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28068
			(_port WBLKB (posedge) (_code  102 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28069
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  103 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28070
			(_port WRB (posedge) (_code  104 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28071
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  105 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28072
			(_port WBLKB (posedge) (_code  106 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28073
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  107 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28074
			(_port WRB (posedge) (_code  108 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28075
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  109 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28076
			(_port WBLKB (posedge) (_code  110 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28077
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  111 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28078
			(_port WRB (posedge) (_code  112 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28079
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  113 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28080
			(_port WBLKB (posedge) (_code  114 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28081
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  115 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28082
			(_port WRB (posedge) (_code  116 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28083
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  117 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28084
			(_port WBLKB (posedge) (_code  118 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28085
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  119 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28086
			(_port WRB (posedge) (_code  120 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28087
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  121 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28088
			(_port WBLKB (posedge) (_code  122 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28089
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  123 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28090
			(_port WRB (posedge) (_code  124 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28091
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  125 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28092
			(_port WBLKB (posedge) (_code  126 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28093
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  127 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28094
			(_port WRB (posedge) (_code  128 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28095
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  129 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28096
			(_port WBLKB (posedge) (_code  130 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28097
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  131 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28098
			(_port WRB (posedge) (_code  132 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28099
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  133 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28100
			(_port WBLKB (posedge) (_code  134 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28101
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  135 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28102
			(_port WRB (posedge) (_code  136 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28103
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  137 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28104
			(_port WBLKB (posedge) (_code  138 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28105
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  139 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28106
			(_port WRB (posedge) (_code  140 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28107
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  141 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28108
			(_port WBLKB (posedge) (_code  142 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28109
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  143 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28110
			(_port WRB (posedge) (_code  144 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28111
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  145 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28112
			(_port WBLKB (posedge) (_code  146 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28115
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  147 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28116
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  148 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28117
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  149 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28118
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  150 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28119
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  151 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28120
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  152 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28121
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  153 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28122
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  154 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28123
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  155 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28124
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  156 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28125
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  157 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28126
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  158 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28127
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  159 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28128
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  160 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28129
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  161 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28130
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  162 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28131
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  163 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28132
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  164 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28133
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  165 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28134
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  166 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28135
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  167 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28136
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  168 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28137
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  169 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28138
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  170 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28139
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  171 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28140
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  172 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28141
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  173 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28142
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  174 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28143
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  175 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28144
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  176 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28145
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  177 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28146
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  178 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28147
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  179 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28148
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  180 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28149
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  181 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28150
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  182 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28153
			(_port WRB (posedge) (_code  183 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28154
			(_port WBLKB (posedge) (_code  184 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28155
			(_port WRB (posedge) (_code  185 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28156
			(_port WBLKB (posedge) (_code  186 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28157
			(_port WRB (posedge) (_code  187 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28158
			(_port WBLKB (posedge) (_code  188 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28159
			(_port WRB (posedge) (_code  189 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28160
			(_port WBLKB (posedge) (_code  190 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28161
			(_port WRB (posedge) (_code  191 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28162
			(_port WBLKB (posedge) (_code  192 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28163
			(_port WRB (posedge) (_code  193 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28164
			(_port WBLKB (posedge) (_code  194 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28165
			(_port WRB (posedge) (_code  195 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28166
			(_port WBLKB (posedge) (_code  196 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28167
			(_port WRB (posedge) (_code  197 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28168
			(_port WBLKB (posedge) (_code  198 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28169
			(_port WRB (posedge) (_code  199 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28170
			(_port WBLKB (posedge) (_code  200 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28171
			(_port WRB (posedge) (_code  201 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28172
			(_port WBLKB (posedge) (_code  202 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28173
			(_port WRB (posedge) (_code  203 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28174
			(_port WBLKB (posedge) (_code  204 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28175
			(_port WRB (posedge) (_code  205 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28176
			(_port WBLKB (posedge) (_code  206 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28177
			(_port WRB (posedge) (_code  207 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28178
			(_port WBLKB (posedge) (_code  208 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28179
			(_port WRB (posedge) (_code  209 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28180
			(_port WBLKB (posedge) (_code  210 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28181
			(_port WRB (posedge) (_code  211 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28182
			(_port WBLKB (posedge) (_code  212 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28183
			(_port WRB (posedge) (_code  213 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28184
			(_port WBLKB (posedge) (_code  214 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28185
			(_port WRB (posedge) (_code  215 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28186
			(_port WBLKB (posedge) (_code  216 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28187
			(_port WRB (posedge) (_code  217 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28188
			(_port WBLKB (posedge) (_code  218 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 28191
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 28192
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 28193
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 28194
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 28195
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 28196
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 28197
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 28198
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 28199
			(_port DI8 in )
			(_port WPE out )
		)
		(_tchk width 0 28202
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28203
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28204
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28205
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28207
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  219 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28208
			(_port RCLKS (posedge) (_code  220 RBLKB_int*EQ*0))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28209
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28210
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28211
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  221 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28212
			(_port RCLKS (posedge) (_code  222 RBLKB_int*EQ*0))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28213
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28214
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28217
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge) (_code  223 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28218
			(_port RCLKS (posedge) (_code  224 RB_int*EQ*0))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28219
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge) (_code  225 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28220
			(_port RCLKS (posedge) (_code  226 RB_int*EQ*0))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28221
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge) (_code  227 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28222
			(_port RCLKS (posedge) (_code  228 RB_int*EQ*0))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28223
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge) (_code  229 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28224
			(_port RCLKS (posedge) (_code  230 RB_int*EQ*0))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28225
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge) (_code  231 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28226
			(_port RCLKS (posedge) (_code  232 RB_int*EQ*0))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28227
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge) (_code  233 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28228
			(_port RCLKS (posedge) (_code  234 RB_int*EQ*0))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28229
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge) (_code  235 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28230
			(_port RCLKS (posedge) (_code  236 RB_int*EQ*0))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28231
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge) (_code  237 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28232
			(_port RCLKS (posedge) (_code  238 RB_int*EQ*0))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28233
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge) (_code  239 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28234
			(_port RCLKS (posedge) (_code  240 RB_int*EQ*0))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28235
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge) (_code  241 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28236
			(_port RCLKS (posedge) (_code  242 RB_int*EQ*0))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28237
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge) (_code  243 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28238
			(_port RCLKS (posedge) (_code  244 RB_int*EQ*0))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28239
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge) (_code  245 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28240
			(_port RCLKS (posedge) (_code  246 RB_int*EQ*0))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28241
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge) (_code  247 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28242
			(_port RCLKS (posedge) (_code  248 RB_int*EQ*0))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28243
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge) (_code  249 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28244
			(_port RCLKS (posedge) (_code  250 RB_int*EQ*0))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28245
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge) (_code  251 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28246
			(_port RCLKS (posedge) (_code  252 RB_int*EQ*0))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28247
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge) (_code  253 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28248
			(_port RCLKS (posedge) (_code  254 RB_int*EQ*0))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 28251
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 28252
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 28253
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 28254
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 28255
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 28256
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 28257
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 28258
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 28259
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 28260
			(_port RCLKS in )
			(_port RPE out )
		)
		(_tchk width 0 28263
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28264
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 33420 1268927704257 RAM256x9ASTP
(_unit RAM256x9ASTP
	(_specify
		(_modpath parallel unknown 0 28689
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 28692
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  18 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28693
			(_port WRB (negedge) (_code  19 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28694
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  20 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28695
			(_port WBLKB (negedge) (_code  21 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28696
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  22 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28697
			(_port WRB (negedge) (_code  23 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28698
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  24 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28699
			(_port WBLKB (negedge) (_code  25 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28700
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  26 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28701
			(_port WRB (negedge) (_code  27 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28702
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  28 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28703
			(_port WBLKB (negedge) (_code  29 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28704
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  30 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28705
			(_port WRB (negedge) (_code  31 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28706
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  32 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28707
			(_port WBLKB (negedge) (_code  33 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28708
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  34 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28709
			(_port WRB (negedge) (_code  35 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28710
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  36 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28711
			(_port WBLKB (negedge) (_code  37 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28712
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  38 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28713
			(_port WRB (negedge) (_code  39 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28714
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  40 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28715
			(_port WBLKB (negedge) (_code  41 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28716
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  42 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28717
			(_port WRB (negedge) (_code  43 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28718
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  44 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28719
			(_port WBLKB (negedge) (_code  45 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28720
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  46 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28721
			(_port WRB (negedge) (_code  47 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28722
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  48 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28723
			(_port WBLKB (negedge) (_code  49 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28724
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  50 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28725
			(_port WRB (negedge) (_code  51 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28726
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  52 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28727
			(_port WBLKB (negedge) (_code  53 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28728
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  54 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28729
			(_port WRB (negedge) (_code  55 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28730
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  56 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28731
			(_port WBLKB (negedge) (_code  57 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28732
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  58 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28733
			(_port WRB (negedge) (_code  59 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28734
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  60 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28735
			(_port WBLKB (negedge) (_code  61 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28736
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  62 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28737
			(_port WRB (negedge) (_code  63 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28738
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  64 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28739
			(_port WBLKB (negedge) (_code  65 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28740
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  66 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28741
			(_port WRB (negedge) (_code  67 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28742
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  68 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28743
			(_port WBLKB (negedge) (_code  69 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28744
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  70 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28745
			(_port WRB (negedge) (_code  71 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28746
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  72 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28747
			(_port WBLKB (negedge) (_code  73 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28748
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  74 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28749
			(_port WRB (negedge) (_code  75 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28750
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  76 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28751
			(_port WBLKB (negedge) (_code  77 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28752
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  78 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28753
			(_port WRB (negedge) (_code  79 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28754
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  80 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28755
			(_port WBLKB (negedge) (_code  81 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28758
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  82 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28759
			(_port WRB (posedge) (_code  83 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28760
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  84 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28761
			(_port WBLKB (posedge) (_code  85 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28762
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  86 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28763
			(_port WRB (posedge) (_code  87 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28764
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  88 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28765
			(_port WBLKB (posedge) (_code  89 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28766
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  90 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28767
			(_port WRB (posedge) (_code  91 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28768
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  92 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28769
			(_port WBLKB (posedge) (_code  93 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28770
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  94 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28771
			(_port WRB (posedge) (_code  95 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28772
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  96 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28773
			(_port WBLKB (posedge) (_code  97 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28774
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  98 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28775
			(_port WRB (posedge) (_code  99 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28776
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  100 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28777
			(_port WBLKB (posedge) (_code  101 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28778
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  102 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28779
			(_port WRB (posedge) (_code  103 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28780
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  104 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28781
			(_port WBLKB (posedge) (_code  105 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28782
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  106 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28783
			(_port WRB (posedge) (_code  107 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28784
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  108 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28785
			(_port WBLKB (posedge) (_code  109 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28786
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  110 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28787
			(_port WRB (posedge) (_code  111 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28788
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  112 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28789
			(_port WBLKB (posedge) (_code  113 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28790
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  114 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28791
			(_port WRB (posedge) (_code  115 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28792
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  116 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28793
			(_port WBLKB (posedge) (_code  117 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28794
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  118 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28795
			(_port WRB (posedge) (_code  119 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28796
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  120 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28797
			(_port WBLKB (posedge) (_code  121 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28798
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  122 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28799
			(_port WRB (posedge) (_code  123 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28800
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  124 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28801
			(_port WBLKB (posedge) (_code  125 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28802
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  126 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28803
			(_port WRB (posedge) (_code  127 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28804
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  128 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28805
			(_port WBLKB (posedge) (_code  129 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28806
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  130 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28807
			(_port WRB (posedge) (_code  131 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28808
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  132 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28809
			(_port WBLKB (posedge) (_code  133 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28810
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  134 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28811
			(_port WRB (posedge) (_code  135 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28812
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  136 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28813
			(_port WBLKB (posedge) (_code  137 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28814
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  138 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28815
			(_port WRB (posedge) (_code  139 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28816
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  140 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28817
			(_port WBLKB (posedge) (_code  141 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28818
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  142 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28819
			(_port WRB (posedge) (_code  143 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28820
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  144 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28821
			(_port WBLKB (posedge) (_code  145 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28824
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  146 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28825
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  147 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28826
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  148 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28827
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  149 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28828
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  150 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28829
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  151 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28830
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  152 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28831
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  153 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28832
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  154 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28833
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  155 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28834
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  156 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28835
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  157 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28836
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  158 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28837
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  159 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28838
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  160 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28839
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  161 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28840
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  162 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28841
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  163 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28842
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  164 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28843
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  165 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28844
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  166 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28845
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  167 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28846
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  168 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28847
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  169 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28848
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  170 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28849
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  171 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28850
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  172 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28851
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  173 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28852
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  174 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28853
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  175 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28854
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  176 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28855
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  177 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28856
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  178 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28857
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  179 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28858
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  180 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28859
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  181 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28862
			(_port WRB (posedge) (_code  182 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28863
			(_port WBLKB (posedge) (_code  183 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28864
			(_port WRB (posedge) (_code  184 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28865
			(_port WBLKB (posedge) (_code  185 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28866
			(_port WRB (posedge) (_code  186 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28867
			(_port WBLKB (posedge) (_code  187 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28868
			(_port WRB (posedge) (_code  188 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28869
			(_port WBLKB (posedge) (_code  189 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28870
			(_port WRB (posedge) (_code  190 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28871
			(_port WBLKB (posedge) (_code  191 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28872
			(_port WRB (posedge) (_code  192 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28873
			(_port WBLKB (posedge) (_code  193 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28874
			(_port WRB (posedge) (_code  194 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28875
			(_port WBLKB (posedge) (_code  195 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28876
			(_port WRB (posedge) (_code  196 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28877
			(_port WBLKB (posedge) (_code  197 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28878
			(_port WRB (posedge) (_code  198 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28879
			(_port WBLKB (posedge) (_code  199 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28880
			(_port WRB (posedge) (_code  200 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28881
			(_port WBLKB (posedge) (_code  201 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28882
			(_port WRB (posedge) (_code  202 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28883
			(_port WBLKB (posedge) (_code  203 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28884
			(_port WRB (posedge) (_code  204 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28885
			(_port WBLKB (posedge) (_code  205 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28886
			(_port WRB (posedge) (_code  206 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28887
			(_port WBLKB (posedge) (_code  207 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28888
			(_port WRB (posedge) (_code  208 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28889
			(_port WBLKB (posedge) (_code  209 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28890
			(_port WRB (posedge) (_code  210 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28891
			(_port WBLKB (posedge) (_code  211 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28892
			(_port WRB (posedge) (_code  212 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28893
			(_port WBLKB (posedge) (_code  213 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28894
			(_port WRB (posedge) (_code  214 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28895
			(_port WBLKB (posedge) (_code  215 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28896
			(_port WRB (posedge) (_code  216 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28897
			(_port WBLKB (posedge) (_code  217 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28902
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28903
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28904
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28905
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28907
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  218 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28908
			(_port RCLKS (posedge) (_code  219 RBLKB_int*EQ*0))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28909
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28910
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28911
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  220 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28912
			(_port RCLKS (posedge) (_code  221 RBLKB_int*EQ*0))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28913
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28914
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28917
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge) (_code  222 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28918
			(_port RCLKS (posedge) (_code  223 RB_int*EQ*0))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28919
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge) (_code  224 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28920
			(_port RCLKS (posedge) (_code  225 RB_int*EQ*0))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28921
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge) (_code  226 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28922
			(_port RCLKS (posedge) (_code  227 RB_int*EQ*0))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28923
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge) (_code  228 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28924
			(_port RCLKS (posedge) (_code  229 RB_int*EQ*0))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28925
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge) (_code  230 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28926
			(_port RCLKS (posedge) (_code  231 RB_int*EQ*0))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28927
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge) (_code  232 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28928
			(_port RCLKS (posedge) (_code  233 RB_int*EQ*0))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28929
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge) (_code  234 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28930
			(_port RCLKS (posedge) (_code  235 RB_int*EQ*0))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28931
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge) (_code  236 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28932
			(_port RCLKS (posedge) (_code  237 RB_int*EQ*0))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28933
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge) (_code  238 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28934
			(_port RCLKS (posedge) (_code  239 RB_int*EQ*0))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28935
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge) (_code  240 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28936
			(_port RCLKS (posedge) (_code  241 RB_int*EQ*0))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28937
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge) (_code  242 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28938
			(_port RCLKS (posedge) (_code  243 RB_int*EQ*0))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28939
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge) (_code  244 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28940
			(_port RCLKS (posedge) (_code  245 RB_int*EQ*0))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28941
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge) (_code  246 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28942
			(_port RCLKS (posedge) (_code  247 RB_int*EQ*0))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28943
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge) (_code  248 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28944
			(_port RCLKS (posedge) (_code  249 RB_int*EQ*0))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28945
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge) (_code  250 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28946
			(_port RCLKS (posedge) (_code  251 RB_int*EQ*0))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 28947
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge) (_code  252 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 28948
			(_port RCLKS (posedge) (_code  253 RB_int*EQ*0))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 28951
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 28952
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 28953
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 28954
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 28955
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 28956
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 28957
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 28958
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 28959
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_tchk width 0 28962
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28963
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 34222 1268927704273 RAM256x9ASR
(_unit RAM256x9ASR
	(_specify
		(_modpath parallel unknown 0 29422
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 29425
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  19 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29426
			(_port WRB (negedge) (_code  20 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29427
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  21 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29428
			(_port WBLKB (negedge) (_code  22 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29429
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  23 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29430
			(_port WRB (negedge) (_code  24 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29431
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  25 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29432
			(_port WBLKB (negedge) (_code  26 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29433
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  27 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29434
			(_port WRB (negedge) (_code  28 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29435
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  29 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29436
			(_port WBLKB (negedge) (_code  30 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29437
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  31 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29438
			(_port WRB (negedge) (_code  32 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29439
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  33 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29440
			(_port WBLKB (negedge) (_code  34 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29441
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  35 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29442
			(_port WRB (negedge) (_code  36 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29443
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  37 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29444
			(_port WBLKB (negedge) (_code  38 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29445
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  39 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29446
			(_port WRB (negedge) (_code  40 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29447
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  41 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29448
			(_port WBLKB (negedge) (_code  42 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29449
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  43 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29450
			(_port WRB (negedge) (_code  44 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29451
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  45 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29452
			(_port WBLKB (negedge) (_code  46 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29453
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  47 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29454
			(_port WRB (negedge) (_code  48 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29455
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  49 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29456
			(_port WBLKB (negedge) (_code  50 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29457
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  51 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29458
			(_port WRB (negedge) (_code  52 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29459
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  53 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29460
			(_port WBLKB (negedge) (_code  54 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29461
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  55 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29462
			(_port WRB (negedge) (_code  56 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29463
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  57 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29464
			(_port WBLKB (negedge) (_code  58 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29465
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  59 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29466
			(_port WRB (negedge) (_code  60 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29467
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  61 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29468
			(_port WBLKB (negedge) (_code  62 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29469
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  63 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29470
			(_port WRB (negedge) (_code  64 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29471
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  65 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29472
			(_port WBLKB (negedge) (_code  66 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29473
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  67 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29474
			(_port WRB (negedge) (_code  68 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29475
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  69 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29476
			(_port WBLKB (negedge) (_code  70 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29477
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  71 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29478
			(_port WRB (negedge) (_code  72 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29479
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  73 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29480
			(_port WBLKB (negedge) (_code  74 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29481
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  75 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29482
			(_port WRB (negedge) (_code  76 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29483
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  77 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29484
			(_port WBLKB (negedge) (_code  78 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29485
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  79 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29486
			(_port WRB (negedge) (_code  80 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29487
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  81 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29488
			(_port WBLKB (negedge) (_code  82 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29491
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  83 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29492
			(_port WRB (posedge) (_code  84 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29493
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  85 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29494
			(_port WBLKB (posedge) (_code  86 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29495
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  87 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29496
			(_port WRB (posedge) (_code  88 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29497
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  89 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29498
			(_port WBLKB (posedge) (_code  90 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29499
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  91 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29500
			(_port WRB (posedge) (_code  92 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29501
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  93 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29502
			(_port WBLKB (posedge) (_code  94 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29503
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  95 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29504
			(_port WRB (posedge) (_code  96 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29505
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  97 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29506
			(_port WBLKB (posedge) (_code  98 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29507
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  99 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29508
			(_port WRB (posedge) (_code  100 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29509
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  101 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29510
			(_port WBLKB (posedge) (_code  102 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29511
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  103 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29512
			(_port WRB (posedge) (_code  104 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29513
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  105 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29514
			(_port WBLKB (posedge) (_code  106 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29515
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  107 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29516
			(_port WRB (posedge) (_code  108 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29517
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  109 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29518
			(_port WBLKB (posedge) (_code  110 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29519
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  111 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29520
			(_port WRB (posedge) (_code  112 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29521
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  113 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29522
			(_port WBLKB (posedge) (_code  114 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29523
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  115 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29524
			(_port WRB (posedge) (_code  116 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29525
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  117 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29526
			(_port WBLKB (posedge) (_code  118 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29527
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  119 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29528
			(_port WRB (posedge) (_code  120 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29529
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  121 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29530
			(_port WBLKB (posedge) (_code  122 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29531
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  123 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29532
			(_port WRB (posedge) (_code  124 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29533
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  125 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29534
			(_port WBLKB (posedge) (_code  126 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29535
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  127 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29536
			(_port WRB (posedge) (_code  128 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29537
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  129 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29538
			(_port WBLKB (posedge) (_code  130 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29539
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  131 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29540
			(_port WRB (posedge) (_code  132 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29541
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  133 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29542
			(_port WBLKB (posedge) (_code  134 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29543
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  135 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29544
			(_port WRB (posedge) (_code  136 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29545
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  137 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29546
			(_port WBLKB (posedge) (_code  138 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29547
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  139 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29548
			(_port WRB (posedge) (_code  140 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29549
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  141 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29550
			(_port WBLKB (posedge) (_code  142 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29551
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  143 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29552
			(_port WRB (posedge) (_code  144 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29553
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  145 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29554
			(_port WBLKB (posedge) (_code  146 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29557
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  147 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29558
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  148 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29559
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  149 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29560
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  150 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29561
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  151 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29562
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  152 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29563
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  153 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29564
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  154 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29565
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  155 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29566
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  156 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29567
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  157 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29568
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  158 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29569
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  159 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29570
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  160 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29571
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  161 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29572
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  162 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29573
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  163 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29574
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  164 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29575
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  165 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29576
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  166 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29577
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  167 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29578
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  168 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29579
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  169 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29580
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  170 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29581
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  171 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29582
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  172 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29583
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  173 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29584
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  174 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29585
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  175 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29586
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  176 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29587
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  177 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29588
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  178 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29589
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  179 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29590
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  180 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29591
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  181 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29592
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  182 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29595
			(_port WRB (posedge) (_code  183 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29596
			(_port WBLKB (posedge) (_code  184 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29597
			(_port WRB (posedge) (_code  185 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29598
			(_port WBLKB (posedge) (_code  186 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29599
			(_port WRB (posedge) (_code  187 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29600
			(_port WBLKB (posedge) (_code  188 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29601
			(_port WRB (posedge) (_code  189 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29602
			(_port WBLKB (posedge) (_code  190 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29603
			(_port WRB (posedge) (_code  191 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29604
			(_port WBLKB (posedge) (_code  192 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29605
			(_port WRB (posedge) (_code  193 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29606
			(_port WBLKB (posedge) (_code  194 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29607
			(_port WRB (posedge) (_code  195 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29608
			(_port WBLKB (posedge) (_code  196 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29609
			(_port WRB (posedge) (_code  197 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29610
			(_port WBLKB (posedge) (_code  198 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29611
			(_port WRB (posedge) (_code  199 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29612
			(_port WBLKB (posedge) (_code  200 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29613
			(_port WRB (posedge) (_code  201 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29614
			(_port WBLKB (posedge) (_code  202 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29615
			(_port WRB (posedge) (_code  203 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29616
			(_port WBLKB (posedge) (_code  204 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29617
			(_port WRB (posedge) (_code  205 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29618
			(_port WBLKB (posedge) (_code  206 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29619
			(_port WRB (posedge) (_code  207 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29620
			(_port WBLKB (posedge) (_code  208 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29621
			(_port WRB (posedge) (_code  209 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29622
			(_port WBLKB (posedge) (_code  210 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29623
			(_port WRB (posedge) (_code  211 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29624
			(_port WBLKB (posedge) (_code  212 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29625
			(_port WRB (posedge) (_code  213 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29626
			(_port WBLKB (posedge) (_code  214 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29627
			(_port WRB (posedge) (_code  215 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29628
			(_port WBLKB (posedge) (_code  216 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29629
			(_port WRB (posedge) (_code  217 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29630
			(_port WBLKB (posedge) (_code  218 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 29633
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 29634
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 29635
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 29636
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 29637
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 29638
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 29639
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 29640
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 29641
			(_port DI8 in )
			(_port WPE out )
		)
		(_tchk width 0 29644
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29645
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29646
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29647
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29649
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  219 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29650
			(_port RCLKS (posedge) (_code  220 RBLKB_int*EQ*0))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29651
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29652
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29653
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  221 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29654
			(_port RCLKS (posedge) (_code  222 RBLKB_int*EQ*0))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29655
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29656
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29659
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge) (_code  223 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29660
			(_port RCLKS (posedge) (_code  224 RB_int*EQ*0))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29661
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge) (_code  225 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29662
			(_port RCLKS (posedge) (_code  226 RB_int*EQ*0))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29663
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge) (_code  227 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29664
			(_port RCLKS (posedge) (_code  228 RB_int*EQ*0))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29665
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge) (_code  229 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29666
			(_port RCLKS (posedge) (_code  230 RB_int*EQ*0))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29667
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge) (_code  231 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29668
			(_port RCLKS (posedge) (_code  232 RB_int*EQ*0))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29669
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge) (_code  233 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29670
			(_port RCLKS (posedge) (_code  234 RB_int*EQ*0))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29671
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge) (_code  235 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29672
			(_port RCLKS (posedge) (_code  236 RB_int*EQ*0))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29673
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge) (_code  237 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29674
			(_port RCLKS (posedge) (_code  238 RB_int*EQ*0))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29675
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge) (_code  239 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29676
			(_port RCLKS (posedge) (_code  240 RB_int*EQ*0))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29677
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge) (_code  241 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29678
			(_port RCLKS (posedge) (_code  242 RB_int*EQ*0))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29679
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge) (_code  243 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29680
			(_port RCLKS (posedge) (_code  244 RB_int*EQ*0))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29681
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge) (_code  245 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29682
			(_port RCLKS (posedge) (_code  246 RB_int*EQ*0))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29683
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge) (_code  247 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29684
			(_port RCLKS (posedge) (_code  248 RB_int*EQ*0))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29685
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge) (_code  249 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29686
			(_port RCLKS (posedge) (_code  250 RB_int*EQ*0))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29687
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge) (_code  251 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29688
			(_port RCLKS (posedge) (_code  252 RB_int*EQ*0))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 29689
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge) (_code  253 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 29690
			(_port RCLKS (posedge) (_code  254 RB_int*EQ*0))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 29693
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 29694
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 29695
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 29696
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 29697
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 29698
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 29699
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 29700
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 29701
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 29702
			(_port RCLKS in )
			(_port RPE out )
		)
		(_tchk width 0 29705
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29706
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 33420 1268927704289 RAM256x9ASRP
(_unit RAM256x9ASRP
	(_specify
		(_modpath parallel unknown 0 30133
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 30136
			(_port WADDR0 (posedge))
			(_port WRB (negedge) (_code  18 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30137
			(_port WRB (negedge) (_code  19 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30138
			(_port WADDR0 (posedge))
			(_port WBLKB (negedge) (_code  20 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30139
			(_port WBLKB (negedge) (_code  21 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30140
			(_port WADDR0 (negedge))
			(_port WRB (negedge) (_code  22 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30141
			(_port WRB (negedge) (_code  23 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30142
			(_port WADDR0 (negedge))
			(_port WBLKB (negedge) (_code  24 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30143
			(_port WBLKB (negedge) (_code  25 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30144
			(_port WADDR1 (posedge))
			(_port WRB (negedge) (_code  26 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30145
			(_port WRB (negedge) (_code  27 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30146
			(_port WADDR1 (posedge))
			(_port WBLKB (negedge) (_code  28 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30147
			(_port WBLKB (negedge) (_code  29 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30148
			(_port WADDR1 (negedge))
			(_port WRB (negedge) (_code  30 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30149
			(_port WRB (negedge) (_code  31 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30150
			(_port WADDR1 (negedge))
			(_port WBLKB (negedge) (_code  32 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30151
			(_port WBLKB (negedge) (_code  33 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30152
			(_port WADDR2 (posedge))
			(_port WRB (negedge) (_code  34 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30153
			(_port WRB (negedge) (_code  35 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30154
			(_port WADDR2 (posedge))
			(_port WBLKB (negedge) (_code  36 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30155
			(_port WBLKB (negedge) (_code  37 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30156
			(_port WADDR2 (negedge))
			(_port WRB (negedge) (_code  38 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30157
			(_port WRB (negedge) (_code  39 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30158
			(_port WADDR2 (negedge))
			(_port WBLKB (negedge) (_code  40 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30159
			(_port WBLKB (negedge) (_code  41 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30160
			(_port WADDR3 (posedge))
			(_port WRB (negedge) (_code  42 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30161
			(_port WRB (negedge) (_code  43 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30162
			(_port WADDR3 (posedge))
			(_port WBLKB (negedge) (_code  44 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30163
			(_port WBLKB (negedge) (_code  45 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30164
			(_port WADDR3 (negedge))
			(_port WRB (negedge) (_code  46 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30165
			(_port WRB (negedge) (_code  47 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30166
			(_port WADDR3 (negedge))
			(_port WBLKB (negedge) (_code  48 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30167
			(_port WBLKB (negedge) (_code  49 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30168
			(_port WADDR4 (posedge))
			(_port WRB (negedge) (_code  50 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30169
			(_port WRB (negedge) (_code  51 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30170
			(_port WADDR4 (posedge))
			(_port WBLKB (negedge) (_code  52 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30171
			(_port WBLKB (negedge) (_code  53 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30172
			(_port WADDR4 (negedge))
			(_port WRB (negedge) (_code  54 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30173
			(_port WRB (negedge) (_code  55 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30174
			(_port WADDR4 (negedge))
			(_port WBLKB (negedge) (_code  56 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30175
			(_port WBLKB (negedge) (_code  57 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30176
			(_port WADDR5 (posedge))
			(_port WRB (negedge) (_code  58 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30177
			(_port WRB (negedge) (_code  59 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30178
			(_port WADDR5 (posedge))
			(_port WBLKB (negedge) (_code  60 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30179
			(_port WBLKB (negedge) (_code  61 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30180
			(_port WADDR5 (negedge))
			(_port WRB (negedge) (_code  62 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30181
			(_port WRB (negedge) (_code  63 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30182
			(_port WADDR5 (negedge))
			(_port WBLKB (negedge) (_code  64 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30183
			(_port WBLKB (negedge) (_code  65 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30184
			(_port WADDR6 (posedge))
			(_port WRB (negedge) (_code  66 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30185
			(_port WRB (negedge) (_code  67 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30186
			(_port WADDR6 (posedge))
			(_port WBLKB (negedge) (_code  68 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30187
			(_port WBLKB (negedge) (_code  69 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30188
			(_port WADDR6 (negedge))
			(_port WRB (negedge) (_code  70 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30189
			(_port WRB (negedge) (_code  71 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30190
			(_port WADDR6 (negedge))
			(_port WBLKB (negedge) (_code  72 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30191
			(_port WBLKB (negedge) (_code  73 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30192
			(_port WADDR7 (posedge))
			(_port WRB (negedge) (_code  74 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30193
			(_port WRB (negedge) (_code  75 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30194
			(_port WADDR7 (posedge))
			(_port WBLKB (negedge) (_code  76 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30195
			(_port WBLKB (negedge) (_code  77 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30196
			(_port WADDR7 (negedge))
			(_port WRB (negedge) (_code  78 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30197
			(_port WRB (negedge) (_code  79 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30198
			(_port WADDR7 (negedge))
			(_port WBLKB (negedge) (_code  80 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30199
			(_port WBLKB (negedge) (_code  81 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30202
			(_port WADDR0 (posedge))
			(_port WRB (posedge) (_code  82 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30203
			(_port WRB (posedge) (_code  83 WBLKB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30204
			(_port WADDR0 (posedge))
			(_port WBLKB (posedge) (_code  84 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30205
			(_port WBLKB (posedge) (_code  85 WRB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30206
			(_port WADDR0 (negedge))
			(_port WRB (posedge) (_code  86 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30207
			(_port WRB (posedge) (_code  87 WBLKB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30208
			(_port WADDR0 (negedge))
			(_port WBLKB (posedge) (_code  88 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30209
			(_port WBLKB (posedge) (_code  89 WRB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30210
			(_port WADDR1 (posedge))
			(_port WRB (posedge) (_code  90 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30211
			(_port WRB (posedge) (_code  91 WBLKB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30212
			(_port WADDR1 (posedge))
			(_port WBLKB (posedge) (_code  92 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30213
			(_port WBLKB (posedge) (_code  93 WRB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30214
			(_port WADDR1 (negedge))
			(_port WRB (posedge) (_code  94 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30215
			(_port WRB (posedge) (_code  95 WBLKB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30216
			(_port WADDR1 (negedge))
			(_port WBLKB (posedge) (_code  96 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30217
			(_port WBLKB (posedge) (_code  97 WRB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30218
			(_port WADDR2 (posedge))
			(_port WRB (posedge) (_code  98 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30219
			(_port WRB (posedge) (_code  99 WBLKB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30220
			(_port WADDR2 (posedge))
			(_port WBLKB (posedge) (_code  100 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30221
			(_port WBLKB (posedge) (_code  101 WRB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30222
			(_port WADDR2 (negedge))
			(_port WRB (posedge) (_code  102 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30223
			(_port WRB (posedge) (_code  103 WBLKB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30224
			(_port WADDR2 (negedge))
			(_port WBLKB (posedge) (_code  104 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30225
			(_port WBLKB (posedge) (_code  105 WRB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30226
			(_port WADDR3 (posedge))
			(_port WRB (posedge) (_code  106 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30227
			(_port WRB (posedge) (_code  107 WBLKB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30228
			(_port WADDR3 (posedge))
			(_port WBLKB (posedge) (_code  108 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30229
			(_port WBLKB (posedge) (_code  109 WRB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30230
			(_port WADDR3 (negedge))
			(_port WRB (posedge) (_code  110 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30231
			(_port WRB (posedge) (_code  111 WBLKB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30232
			(_port WADDR3 (negedge))
			(_port WBLKB (posedge) (_code  112 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30233
			(_port WBLKB (posedge) (_code  113 WRB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30234
			(_port WADDR4 (posedge))
			(_port WRB (posedge) (_code  114 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30235
			(_port WRB (posedge) (_code  115 WBLKB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30236
			(_port WADDR4 (posedge))
			(_port WBLKB (posedge) (_code  116 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30237
			(_port WBLKB (posedge) (_code  117 WRB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30238
			(_port WADDR4 (negedge))
			(_port WRB (posedge) (_code  118 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30239
			(_port WRB (posedge) (_code  119 WBLKB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30240
			(_port WADDR4 (negedge))
			(_port WBLKB (posedge) (_code  120 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30241
			(_port WBLKB (posedge) (_code  121 WRB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30242
			(_port WADDR5 (posedge))
			(_port WRB (posedge) (_code  122 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30243
			(_port WRB (posedge) (_code  123 WBLKB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30244
			(_port WADDR5 (posedge))
			(_port WBLKB (posedge) (_code  124 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30245
			(_port WBLKB (posedge) (_code  125 WRB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30246
			(_port WADDR5 (negedge))
			(_port WRB (posedge) (_code  126 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30247
			(_port WRB (posedge) (_code  127 WBLKB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30248
			(_port WADDR5 (negedge))
			(_port WBLKB (posedge) (_code  128 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30249
			(_port WBLKB (posedge) (_code  129 WRB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30250
			(_port WADDR6 (posedge))
			(_port WRB (posedge) (_code  130 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30251
			(_port WRB (posedge) (_code  131 WBLKB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30252
			(_port WADDR6 (posedge))
			(_port WBLKB (posedge) (_code  132 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30253
			(_port WBLKB (posedge) (_code  133 WRB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30254
			(_port WADDR6 (negedge))
			(_port WRB (posedge) (_code  134 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30255
			(_port WRB (posedge) (_code  135 WBLKB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30256
			(_port WADDR6 (negedge))
			(_port WBLKB (posedge) (_code  136 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30257
			(_port WBLKB (posedge) (_code  137 WRB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30258
			(_port WADDR7 (posedge))
			(_port WRB (posedge) (_code  138 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30259
			(_port WRB (posedge) (_code  139 WBLKB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30260
			(_port WADDR7 (posedge))
			(_port WBLKB (posedge) (_code  140 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30261
			(_port WBLKB (posedge) (_code  141 WRB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30262
			(_port WADDR7 (negedge))
			(_port WRB (posedge) (_code  142 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30263
			(_port WRB (posedge) (_code  143 WBLKB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30264
			(_port WADDR7 (negedge))
			(_port WBLKB (posedge) (_code  144 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30265
			(_port WBLKB (posedge) (_code  145 WRB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30268
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  146 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30269
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  147 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30270
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  148 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30271
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  149 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30272
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  150 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30273
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  151 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30274
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  152 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30275
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  153 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30276
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  154 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30277
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  155 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30278
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  156 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30279
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  157 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30280
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  158 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30281
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  159 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30282
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  160 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30283
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  161 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30284
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  162 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30285
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  163 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30286
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  164 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30287
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  165 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30288
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  166 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30289
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  167 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30290
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  168 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30291
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  169 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30292
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  170 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30293
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  171 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30294
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  172 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30295
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  173 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30296
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  174 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30297
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  175 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30298
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  176 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30299
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  177 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30300
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  178 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30301
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  179 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30302
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  180 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30303
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  181 WRB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30306
			(_port WRB (posedge) (_code  182 WBLKB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30307
			(_port WBLKB (posedge) (_code  183 WRB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30308
			(_port WRB (posedge) (_code  184 WBLKB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30309
			(_port WBLKB (posedge) (_code  185 WRB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30310
			(_port WRB (posedge) (_code  186 WBLKB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30311
			(_port WBLKB (posedge) (_code  187 WRB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30312
			(_port WRB (posedge) (_code  188 WBLKB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30313
			(_port WBLKB (posedge) (_code  189 WRB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30314
			(_port WRB (posedge) (_code  190 WBLKB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30315
			(_port WBLKB (posedge) (_code  191 WRB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30316
			(_port WRB (posedge) (_code  192 WBLKB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30317
			(_port WBLKB (posedge) (_code  193 WRB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30318
			(_port WRB (posedge) (_code  194 WBLKB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30319
			(_port WBLKB (posedge) (_code  195 WRB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30320
			(_port WRB (posedge) (_code  196 WBLKB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30321
			(_port WBLKB (posedge) (_code  197 WRB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30322
			(_port WRB (posedge) (_code  198 WBLKB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30323
			(_port WBLKB (posedge) (_code  199 WRB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30324
			(_port WRB (posedge) (_code  200 WBLKB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30325
			(_port WBLKB (posedge) (_code  201 WRB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30326
			(_port WRB (posedge) (_code  202 WBLKB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30327
			(_port WBLKB (posedge) (_code  203 WRB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30328
			(_port WRB (posedge) (_code  204 WBLKB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30329
			(_port WBLKB (posedge) (_code  205 WRB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30330
			(_port WRB (posedge) (_code  206 WBLKB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30331
			(_port WBLKB (posedge) (_code  207 WRB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30332
			(_port WRB (posedge) (_code  208 WBLKB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30333
			(_port WBLKB (posedge) (_code  209 WRB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30334
			(_port WRB (posedge) (_code  210 WBLKB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30335
			(_port WBLKB (posedge) (_code  211 WRB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30336
			(_port WRB (posedge) (_code  212 WBLKB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30337
			(_port WBLKB (posedge) (_code  213 WRB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30338
			(_port WRB (posedge) (_code  214 WBLKB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30339
			(_port WBLKB (posedge) (_code  215 WRB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30340
			(_port WRB (posedge) (_code  216 WBLKB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30341
			(_port WBLKB (posedge) (_code  217 WRB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30346
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30347
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30348
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30349
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30351
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  218 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30352
			(_port RCLKS (posedge) (_code  219 RBLKB_int*EQ*0))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30353
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30354
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30355
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  220 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30356
			(_port RCLKS (posedge) (_code  221 RBLKB_int*EQ*0))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30357
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30358
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30361
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge) (_code  222 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30362
			(_port RCLKS (posedge) (_code  223 RB_int*EQ*0))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30363
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge) (_code  224 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30364
			(_port RCLKS (posedge) (_code  225 RB_int*EQ*0))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30365
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge) (_code  226 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30366
			(_port RCLKS (posedge) (_code  227 RB_int*EQ*0))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30367
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge) (_code  228 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30368
			(_port RCLKS (posedge) (_code  229 RB_int*EQ*0))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30369
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge) (_code  230 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30370
			(_port RCLKS (posedge) (_code  231 RB_int*EQ*0))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30371
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge) (_code  232 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30372
			(_port RCLKS (posedge) (_code  233 RB_int*EQ*0))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30373
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge) (_code  234 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30374
			(_port RCLKS (posedge) (_code  235 RB_int*EQ*0))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30375
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge) (_code  236 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30376
			(_port RCLKS (posedge) (_code  237 RB_int*EQ*0))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30377
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge) (_code  238 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30378
			(_port RCLKS (posedge) (_code  239 RB_int*EQ*0))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30379
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge) (_code  240 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30380
			(_port RCLKS (posedge) (_code  241 RB_int*EQ*0))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30381
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge) (_code  242 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30382
			(_port RCLKS (posedge) (_code  243 RB_int*EQ*0))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30383
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge) (_code  244 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30384
			(_port RCLKS (posedge) (_code  245 RB_int*EQ*0))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30385
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge) (_code  246 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30386
			(_port RCLKS (posedge) (_code  247 RB_int*EQ*0))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30387
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge) (_code  248 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30388
			(_port RCLKS (posedge) (_code  249 RB_int*EQ*0))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30389
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge) (_code  250 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30390
			(_port RCLKS (posedge) (_code  251 RB_int*EQ*0))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30391
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge) (_code  252 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30392
			(_port RCLKS (posedge) (_code  253 RB_int*EQ*0))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 30395
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 30396
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 30397
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 30398
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 30399
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 30400
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 30401
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 30402
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 30403
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_tchk width 0 30406
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30407
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 20210 1268927704320 RAM256x9SA
(_unit RAM256x9SA
	(_specify
		(_modpath parallel unknown 0 30945
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 30948
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  24 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30949
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  25 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30950
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  26 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30951
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  27 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30952
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  28 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30953
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  29 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30954
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  30 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30955
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  31 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30956
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  32 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30957
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  33 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30958
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  34 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30959
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  35 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30960
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  36 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30961
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  37 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30962
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  38 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30963
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  39 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30964
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  40 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30965
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  41 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30967
			(_port WCLKS (posedge) (_code  42 WB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30968
			(_port WCLKS (posedge) (_code  43 WB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30969
			(_port WCLKS (posedge) (_code  44 WB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30970
			(_port WCLKS (posedge) (_code  45 WB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30971
			(_port WCLKS (posedge) (_code  46 WB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30972
			(_port WCLKS (posedge) (_code  47 WB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30973
			(_port WCLKS (posedge) (_code  48 WB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30974
			(_port WCLKS (posedge) (_code  49 WB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30975
			(_port WCLKS (posedge) (_code  50 WB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30976
			(_port WCLKS (posedge) (_code  51 WB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30977
			(_port WCLKS (posedge) (_code  52 WB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30978
			(_port WCLKS (posedge) (_code  53 WB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30979
			(_port WCLKS (posedge) (_code  54 WB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30980
			(_port WCLKS (posedge) (_code  55 WB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30981
			(_port WCLKS (posedge) (_code  56 WB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30982
			(_port WCLKS (posedge) (_code  57 WB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30983
			(_port WCLKS (posedge) (_code  58 WB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30984
			(_port WCLKS (posedge) (_code  59 WB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30987
			(_port WRB (posedge))
			(_port WCLKS (posedge) (_code  60 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30988
			(_port WCLKS (posedge) (_code  61 WBLKB_int*EQ*0))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30989
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30990
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30991
			(_port WRB (negedge))
			(_port WCLKS (posedge) (_code  62 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30992
			(_port WCLKS (posedge) (_code  63 WBLKB_int*EQ*0))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30993
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30994
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30997
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge) (_code  64 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30998
			(_port WCLKS (posedge) (_code  65 WB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30999
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge) (_code  66 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31000
			(_port WCLKS (posedge) (_code  67 WB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31001
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge) (_code  68 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31002
			(_port WCLKS (posedge) (_code  69 WB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31003
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge) (_code  70 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31004
			(_port WCLKS (posedge) (_code  71 WB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31005
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge) (_code  72 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31006
			(_port WCLKS (posedge) (_code  73 WB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31007
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge) (_code  74 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31008
			(_port WCLKS (posedge) (_code  75 WB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31009
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge) (_code  76 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31010
			(_port WCLKS (posedge) (_code  77 WB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31011
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge) (_code  78 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31012
			(_port WCLKS (posedge) (_code  79 WB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31013
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge) (_code  80 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31014
			(_port WCLKS (posedge) (_code  81 WB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31015
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge) (_code  82 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31016
			(_port WCLKS (posedge) (_code  83 WB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31017
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge) (_code  84 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31018
			(_port WCLKS (posedge) (_code  85 WB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31019
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge) (_code  86 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31020
			(_port WCLKS (posedge) (_code  87 WB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31021
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge) (_code  88 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31022
			(_port WCLKS (posedge) (_code  89 WB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31023
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge) (_code  90 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31024
			(_port WCLKS (posedge) (_code  91 WB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31025
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge) (_code  92 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31026
			(_port WCLKS (posedge) (_code  93 WB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31027
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge) (_code  94 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31028
			(_port WCLKS (posedge) (_code  95 WB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 31031
			(_port WCLKS in )
			(_port WPE out )
		)
		(_tchk width 0 31034
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31035
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 31038
			(_port RADDR0 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31039
			(_port RADDR0 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31040
			(_port RADDR0 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31041
			(_port RADDR0 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31042
			(_port RADDR0 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31043
			(_port RADDR0 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31044
			(_port RADDR0 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31045
			(_port RADDR0 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31046
			(_port RADDR0 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31047
			(_port RADDR0 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31048
			(_port RADDR1 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31049
			(_port RADDR1 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31050
			(_port RADDR1 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31051
			(_port RADDR1 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31052
			(_port RADDR1 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31053
			(_port RADDR1 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31054
			(_port RADDR1 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31055
			(_port RADDR1 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31056
			(_port RADDR1 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31057
			(_port RADDR1 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31058
			(_port RADDR2 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31059
			(_port RADDR2 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31060
			(_port RADDR2 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31061
			(_port RADDR2 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31062
			(_port RADDR2 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31063
			(_port RADDR2 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31064
			(_port RADDR2 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31065
			(_port RADDR2 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31066
			(_port RADDR2 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31067
			(_port RADDR2 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31068
			(_port RADDR3 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31069
			(_port RADDR3 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31070
			(_port RADDR3 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31071
			(_port RADDR3 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31072
			(_port RADDR3 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31073
			(_port RADDR3 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31074
			(_port RADDR3 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31075
			(_port RADDR3 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31076
			(_port RADDR3 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31077
			(_port RADDR3 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31078
			(_port RADDR4 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31079
			(_port RADDR4 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31080
			(_port RADDR4 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31081
			(_port RADDR4 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31082
			(_port RADDR4 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31083
			(_port RADDR4 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31084
			(_port RADDR4 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31085
			(_port RADDR4 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31086
			(_port RADDR4 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31087
			(_port RADDR4 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31088
			(_port RADDR5 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31089
			(_port RADDR5 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31090
			(_port RADDR5 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31091
			(_port RADDR5 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31092
			(_port RADDR5 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31093
			(_port RADDR5 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31094
			(_port RADDR5 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31095
			(_port RADDR5 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31096
			(_port RADDR5 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31097
			(_port RADDR5 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31098
			(_port RADDR6 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31099
			(_port RADDR6 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31100
			(_port RADDR6 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31101
			(_port RADDR6 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31102
			(_port RADDR6 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31103
			(_port RADDR6 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31104
			(_port RADDR6 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31105
			(_port RADDR6 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31106
			(_port RADDR6 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31107
			(_port RADDR6 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31108
			(_port RADDR7 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31109
			(_port RADDR7 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31110
			(_port RADDR7 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31111
			(_port RADDR7 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31112
			(_port RADDR7 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31113
			(_port RADDR7 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31114
			(_port RADDR7 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31115
			(_port RADDR7 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31116
			(_port RADDR7 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31117
			(_port RADDR7 in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31120
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31121
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31122
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31123
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31124
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31125
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31126
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31127
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31128
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31129
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31130
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31131
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31132
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31133
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31134
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31135
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31136
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31137
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31138
			(_port RDB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 31139
			(_port RBLKB in )
			(_port RPE out )
		)
		(_tchk width 0 31142
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31143
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31144
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31145
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31147
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31148
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31149
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31150
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31151
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31152
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31153
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31154
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31155
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31156
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31157
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31158
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31159
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31160
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31161
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31162
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 19303 1268927704335 RAM256x9SAP
(_unit RAM256x9SAP
	(_specify
		(_modpath parallel unknown 0 31662
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 31665
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  22 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31666
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  23 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31667
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  24 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31668
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  25 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31669
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  26 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31670
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  27 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31671
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  28 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31672
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  29 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31673
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  30 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31674
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  31 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31675
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  32 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31676
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  33 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31677
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  34 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31678
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  35 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31679
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  36 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31680
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  37 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31681
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  38 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31682
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  39 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31684
			(_port WCLKS (posedge) (_code  40 WB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31685
			(_port WCLKS (posedge) (_code  41 WB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31686
			(_port WCLKS (posedge) (_code  42 WB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31687
			(_port WCLKS (posedge) (_code  43 WB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31688
			(_port WCLKS (posedge) (_code  44 WB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31689
			(_port WCLKS (posedge) (_code  45 WB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31690
			(_port WCLKS (posedge) (_code  46 WB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31691
			(_port WCLKS (posedge) (_code  47 WB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31692
			(_port WCLKS (posedge) (_code  48 WB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31693
			(_port WCLKS (posedge) (_code  49 WB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31694
			(_port WCLKS (posedge) (_code  50 WB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31695
			(_port WCLKS (posedge) (_code  51 WB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31696
			(_port WCLKS (posedge) (_code  52 WB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31697
			(_port WCLKS (posedge) (_code  53 WB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31698
			(_port WCLKS (posedge) (_code  54 WB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31699
			(_port WCLKS (posedge) (_code  55 WB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31700
			(_port WCLKS (posedge) (_code  56 WB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31701
			(_port WCLKS (posedge) (_code  57 WB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31704
			(_port WRB (posedge))
			(_port WCLKS (posedge) (_code  58 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31705
			(_port WCLKS (posedge) (_code  59 WBLKB_int*EQ*0))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31706
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31707
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31708
			(_port WRB (negedge))
			(_port WCLKS (posedge) (_code  60 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31709
			(_port WCLKS (posedge) (_code  61 WBLKB_int*EQ*0))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31710
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31711
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31714
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge) (_code  62 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31715
			(_port WCLKS (posedge) (_code  63 WB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31716
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge) (_code  64 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31717
			(_port WCLKS (posedge) (_code  65 WB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31718
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge) (_code  66 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31719
			(_port WCLKS (posedge) (_code  67 WB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31720
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge) (_code  68 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31721
			(_port WCLKS (posedge) (_code  69 WB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31722
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge) (_code  70 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31723
			(_port WCLKS (posedge) (_code  71 WB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31724
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge) (_code  72 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31725
			(_port WCLKS (posedge) (_code  73 WB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31726
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge) (_code  74 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31727
			(_port WCLKS (posedge) (_code  75 WB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31728
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge) (_code  76 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31729
			(_port WCLKS (posedge) (_code  77 WB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31730
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge) (_code  78 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31731
			(_port WCLKS (posedge) (_code  79 WB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31732
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge) (_code  80 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31733
			(_port WCLKS (posedge) (_code  81 WB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31734
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge) (_code  82 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31735
			(_port WCLKS (posedge) (_code  83 WB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31736
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge) (_code  84 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31737
			(_port WCLKS (posedge) (_code  85 WB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31738
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge) (_code  86 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31739
			(_port WCLKS (posedge) (_code  87 WB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31740
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge) (_code  88 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31741
			(_port WCLKS (posedge) (_code  89 WB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31742
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge) (_code  90 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31743
			(_port WCLKS (posedge) (_code  91 WB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31744
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge) (_code  92 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31745
			(_port WCLKS (posedge) (_code  93 WB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31748
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31749
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 31752
			(_port RADDR0 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31753
			(_port RADDR0 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31754
			(_port RADDR0 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31755
			(_port RADDR0 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31756
			(_port RADDR0 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31757
			(_port RADDR0 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31758
			(_port RADDR0 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31759
			(_port RADDR0 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31760
			(_port RADDR0 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31761
			(_port RADDR1 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31762
			(_port RADDR1 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31763
			(_port RADDR1 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31764
			(_port RADDR1 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31765
			(_port RADDR1 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31766
			(_port RADDR1 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31767
			(_port RADDR1 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31768
			(_port RADDR1 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31769
			(_port RADDR1 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31770
			(_port RADDR2 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31771
			(_port RADDR2 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31772
			(_port RADDR2 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31773
			(_port RADDR2 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31774
			(_port RADDR2 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31775
			(_port RADDR2 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31776
			(_port RADDR2 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31777
			(_port RADDR2 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31778
			(_port RADDR2 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31779
			(_port RADDR3 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31780
			(_port RADDR3 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31781
			(_port RADDR3 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31782
			(_port RADDR3 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31783
			(_port RADDR3 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31784
			(_port RADDR3 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31785
			(_port RADDR3 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31786
			(_port RADDR3 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31787
			(_port RADDR3 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31788
			(_port RADDR4 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31789
			(_port RADDR4 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31790
			(_port RADDR4 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31791
			(_port RADDR4 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31792
			(_port RADDR4 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31793
			(_port RADDR4 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31794
			(_port RADDR4 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31795
			(_port RADDR4 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31796
			(_port RADDR4 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31797
			(_port RADDR5 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31798
			(_port RADDR5 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31799
			(_port RADDR5 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31800
			(_port RADDR5 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31801
			(_port RADDR5 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31802
			(_port RADDR5 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31803
			(_port RADDR5 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31804
			(_port RADDR5 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31805
			(_port RADDR5 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31806
			(_port RADDR6 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31807
			(_port RADDR6 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31808
			(_port RADDR6 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31809
			(_port RADDR6 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31810
			(_port RADDR6 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31811
			(_port RADDR6 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31812
			(_port RADDR6 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31813
			(_port RADDR6 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31814
			(_port RADDR6 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31815
			(_port RADDR7 in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31816
			(_port RADDR7 in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31817
			(_port RADDR7 in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31818
			(_port RADDR7 in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31819
			(_port RADDR7 in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31820
			(_port RADDR7 in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31821
			(_port RADDR7 in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31822
			(_port RADDR7 in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31823
			(_port RADDR7 in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31826
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31827
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 31828
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31829
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 31830
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31831
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 31832
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31833
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 31834
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31835
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 31836
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31837
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 31838
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31839
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 31840
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31841
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 31842
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 31843
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 31846
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31847
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31848
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31849
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31851
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31852
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31853
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31854
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31855
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31856
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31857
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31858
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31859
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31860
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31861
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31862
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31863
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31864
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31865
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31866
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 16547 1268927704349 RAM256x9SST
(_unit RAM256x9SST
	(_specify
		(_modpath parallel unknown 0 32305
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 32308
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  16 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32309
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  17 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32310
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  18 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32311
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  19 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32312
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  20 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32313
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  21 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32314
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  22 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32315
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  23 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32316
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  24 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32317
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  25 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32318
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  26 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32319
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  27 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32320
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  28 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32321
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  29 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32322
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  30 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32323
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  31 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32324
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  32 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32325
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  33 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32327
			(_port WCLKS (posedge) (_code  34 WB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32328
			(_port WCLKS (posedge) (_code  35 WB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32329
			(_port WCLKS (posedge) (_code  36 WB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32330
			(_port WCLKS (posedge) (_code  37 WB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32331
			(_port WCLKS (posedge) (_code  38 WB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32332
			(_port WCLKS (posedge) (_code  39 WB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32333
			(_port WCLKS (posedge) (_code  40 WB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32334
			(_port WCLKS (posedge) (_code  41 WB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32335
			(_port WCLKS (posedge) (_code  42 WB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32336
			(_port WCLKS (posedge) (_code  43 WB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32337
			(_port WCLKS (posedge) (_code  44 WB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32338
			(_port WCLKS (posedge) (_code  45 WB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32339
			(_port WCLKS (posedge) (_code  46 WB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32340
			(_port WCLKS (posedge) (_code  47 WB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32341
			(_port WCLKS (posedge) (_code  48 WB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32342
			(_port WCLKS (posedge) (_code  49 WB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32343
			(_port WCLKS (posedge) (_code  50 WB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32344
			(_port WCLKS (posedge) (_code  51 WB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32347
			(_port WRB (posedge))
			(_port WCLKS (posedge) (_code  52 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32348
			(_port WCLKS (posedge) (_code  53 WBLKB_int*EQ*0))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32349
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32350
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32351
			(_port WRB (negedge))
			(_port WCLKS (posedge) (_code  54 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32352
			(_port WCLKS (posedge) (_code  55 WBLKB_int*EQ*0))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32353
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32354
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32357
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge) (_code  56 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32358
			(_port WCLKS (posedge) (_code  57 WB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32359
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge) (_code  58 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32360
			(_port WCLKS (posedge) (_code  59 WB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32361
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge) (_code  60 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32362
			(_port WCLKS (posedge) (_code  61 WB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32363
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge) (_code  62 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32364
			(_port WCLKS (posedge) (_code  63 WB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32365
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge) (_code  64 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32366
			(_port WCLKS (posedge) (_code  65 WB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32367
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge) (_code  66 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32368
			(_port WCLKS (posedge) (_code  67 WB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32369
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge) (_code  68 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32370
			(_port WCLKS (posedge) (_code  69 WB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32371
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge) (_code  70 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32372
			(_port WCLKS (posedge) (_code  71 WB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32373
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge) (_code  72 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32374
			(_port WCLKS (posedge) (_code  73 WB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32375
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge) (_code  74 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32376
			(_port WCLKS (posedge) (_code  75 WB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32377
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge) (_code  76 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32378
			(_port WCLKS (posedge) (_code  77 WB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32379
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge) (_code  78 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32380
			(_port WCLKS (posedge) (_code  79 WB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32381
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge) (_code  80 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32382
			(_port WCLKS (posedge) (_code  81 WB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32383
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge) (_code  82 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32384
			(_port WCLKS (posedge) (_code  83 WB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32385
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge) (_code  84 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32386
			(_port WCLKS (posedge) (_code  85 WB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32387
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge) (_code  86 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32388
			(_port WCLKS (posedge) (_code  87 WB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 32391
			(_port WCLKS in )
			(_port WPE out )
		)
		(_tchk width 0 32394
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32395
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32397
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  88 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32398
			(_port RCLKS (posedge) (_code  89 RBLKB_int*EQ*0))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32399
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32400
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32401
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  90 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32402
			(_port RCLKS (posedge) (_code  91 RBLKB_int*EQ*0))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32403
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32404
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32407
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge) (_code  92 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32408
			(_port RCLKS (posedge) (_code  93 RB_int*EQ*0))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32409
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge) (_code  94 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32410
			(_port RCLKS (posedge) (_code  95 RB_int*EQ*0))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32411
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge) (_code  96 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32412
			(_port RCLKS (posedge) (_code  97 RB_int*EQ*0))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32413
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge) (_code  98 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32414
			(_port RCLKS (posedge) (_code  99 RB_int*EQ*0))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32415
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge) (_code  100 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32416
			(_port RCLKS (posedge) (_code  101 RB_int*EQ*0))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32417
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge) (_code  102 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32418
			(_port RCLKS (posedge) (_code  103 RB_int*EQ*0))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32419
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge) (_code  104 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32420
			(_port RCLKS (posedge) (_code  105 RB_int*EQ*0))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32421
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge) (_code  106 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32422
			(_port RCLKS (posedge) (_code  107 RB_int*EQ*0))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32423
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge) (_code  108 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32424
			(_port RCLKS (posedge) (_code  109 RB_int*EQ*0))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32425
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge) (_code  110 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32426
			(_port RCLKS (posedge) (_code  111 RB_int*EQ*0))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32427
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge) (_code  112 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32428
			(_port RCLKS (posedge) (_code  113 RB_int*EQ*0))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32429
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge) (_code  114 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32430
			(_port RCLKS (posedge) (_code  115 RB_int*EQ*0))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32431
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge) (_code  116 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32432
			(_port RCLKS (posedge) (_code  117 RB_int*EQ*0))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32433
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge) (_code  118 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32434
			(_port RCLKS (posedge) (_code  119 RB_int*EQ*0))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32435
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge) (_code  120 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32436
			(_port RCLKS (posedge) (_code  121 RB_int*EQ*0))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32437
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge) (_code  122 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32438
			(_port RCLKS (posedge) (_code  123 RB_int*EQ*0))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 32441
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 32442
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 32443
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 32444
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 32445
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 32446
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 32447
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 32448
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 32449
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 32450
			(_port RCLKS in )
			(_port RPE out )
		)
		(_tchk width 0 32453
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32454
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 16383 1268927704354 RAM256x9SSTP
(_unit RAM256x9SSTP
	(_specify
		(_modpath parallel unknown 0 32853
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 32856
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  15 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32857
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  16 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32858
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  17 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32859
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  18 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32860
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  19 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32861
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  20 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32862
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  21 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32863
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  22 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32864
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  23 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32865
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  24 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32866
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  25 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32867
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  26 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32868
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  27 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32869
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  28 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32870
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  29 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32871
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  30 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32872
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  31 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32873
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  32 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32875
			(_port WCLKS (posedge) (_code  33 WB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32876
			(_port WCLKS (posedge) (_code  34 WB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32877
			(_port WCLKS (posedge) (_code  35 WB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32878
			(_port WCLKS (posedge) (_code  36 WB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32879
			(_port WCLKS (posedge) (_code  37 WB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32880
			(_port WCLKS (posedge) (_code  38 WB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32881
			(_port WCLKS (posedge) (_code  39 WB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32882
			(_port WCLKS (posedge) (_code  40 WB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32883
			(_port WCLKS (posedge) (_code  41 WB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32884
			(_port WCLKS (posedge) (_code  42 WB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32885
			(_port WCLKS (posedge) (_code  43 WB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32886
			(_port WCLKS (posedge) (_code  44 WB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32887
			(_port WCLKS (posedge) (_code  45 WB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32888
			(_port WCLKS (posedge) (_code  46 WB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32889
			(_port WCLKS (posedge) (_code  47 WB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32890
			(_port WCLKS (posedge) (_code  48 WB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32891
			(_port WCLKS (posedge) (_code  49 WB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32892
			(_port WCLKS (posedge) (_code  50 WB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32895
			(_port WRB (posedge))
			(_port WCLKS (posedge) (_code  51 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32896
			(_port WCLKS (posedge) (_code  52 WBLKB_int*EQ*0))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32897
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32898
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32899
			(_port WRB (negedge))
			(_port WCLKS (posedge) (_code  53 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32900
			(_port WCLKS (posedge) (_code  54 WBLKB_int*EQ*0))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32901
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32902
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32905
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge) (_code  55 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32906
			(_port WCLKS (posedge) (_code  56 WB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32907
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge) (_code  57 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32908
			(_port WCLKS (posedge) (_code  58 WB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32909
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge) (_code  59 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32910
			(_port WCLKS (posedge) (_code  60 WB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32911
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge) (_code  61 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32912
			(_port WCLKS (posedge) (_code  62 WB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32913
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge) (_code  63 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32914
			(_port WCLKS (posedge) (_code  64 WB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32915
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge) (_code  65 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32916
			(_port WCLKS (posedge) (_code  66 WB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32917
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge) (_code  67 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32918
			(_port WCLKS (posedge) (_code  68 WB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32919
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge) (_code  69 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32920
			(_port WCLKS (posedge) (_code  70 WB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32921
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge) (_code  71 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32922
			(_port WCLKS (posedge) (_code  72 WB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32923
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge) (_code  73 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32924
			(_port WCLKS (posedge) (_code  74 WB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32925
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge) (_code  75 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32926
			(_port WCLKS (posedge) (_code  76 WB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32927
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge) (_code  77 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32928
			(_port WCLKS (posedge) (_code  78 WB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32929
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge) (_code  79 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32930
			(_port WCLKS (posedge) (_code  80 WB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32931
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge) (_code  81 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32932
			(_port WCLKS (posedge) (_code  82 WB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32933
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge) (_code  83 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32934
			(_port WCLKS (posedge) (_code  84 WB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32935
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge) (_code  85 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32936
			(_port WCLKS (posedge) (_code  86 WB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32939
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32940
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32942
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  87 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32943
			(_port RCLKS (posedge) (_code  88 RBLKB_int*EQ*0))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32944
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32945
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32946
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  89 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32947
			(_port RCLKS (posedge) (_code  90 RBLKB_int*EQ*0))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32948
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32949
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32952
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge) (_code  91 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32953
			(_port RCLKS (posedge) (_code  92 RB_int*EQ*0))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32954
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge) (_code  93 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32955
			(_port RCLKS (posedge) (_code  94 RB_int*EQ*0))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32956
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge) (_code  95 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32957
			(_port RCLKS (posedge) (_code  96 RB_int*EQ*0))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32958
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge) (_code  97 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32959
			(_port RCLKS (posedge) (_code  98 RB_int*EQ*0))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32960
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge) (_code  99 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32961
			(_port RCLKS (posedge) (_code  100 RB_int*EQ*0))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32962
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge) (_code  101 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32963
			(_port RCLKS (posedge) (_code  102 RB_int*EQ*0))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32964
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge) (_code  103 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32965
			(_port RCLKS (posedge) (_code  104 RB_int*EQ*0))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32966
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge) (_code  105 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32967
			(_port RCLKS (posedge) (_code  106 RB_int*EQ*0))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32968
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge) (_code  107 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32969
			(_port RCLKS (posedge) (_code  108 RB_int*EQ*0))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32970
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge) (_code  109 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32971
			(_port RCLKS (posedge) (_code  110 RB_int*EQ*0))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32972
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge) (_code  111 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32973
			(_port RCLKS (posedge) (_code  112 RB_int*EQ*0))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32974
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge) (_code  113 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32975
			(_port RCLKS (posedge) (_code  114 RB_int*EQ*0))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32976
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge) (_code  115 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32977
			(_port RCLKS (posedge) (_code  116 RB_int*EQ*0))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32978
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge) (_code  117 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32979
			(_port RCLKS (posedge) (_code  118 RB_int*EQ*0))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32980
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge) (_code  119 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32981
			(_port RCLKS (posedge) (_code  120 RB_int*EQ*0))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32982
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge) (_code  121 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32983
			(_port RCLKS (posedge) (_code  122 RB_int*EQ*0))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 32986
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 32987
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 32988
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 32989
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 32990
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 32991
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 32992
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 32993
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 32994
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_tchk width 0 32997
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32998
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 16547 1268927704367 RAM256x9SSR
(_unit RAM256x9SSR
	(_specify
		(_modpath parallel unknown 0 33446
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 33449
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  16 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33450
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  17 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33451
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  18 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33452
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  19 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33453
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  20 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33454
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  21 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33455
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  22 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33456
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  23 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33457
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  24 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33458
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  25 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33459
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  26 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33460
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  27 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33461
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  28 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33462
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  29 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33463
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  30 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33464
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  31 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33465
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  32 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33466
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  33 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33468
			(_port WCLKS (posedge) (_code  34 WB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33469
			(_port WCLKS (posedge) (_code  35 WB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33470
			(_port WCLKS (posedge) (_code  36 WB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33471
			(_port WCLKS (posedge) (_code  37 WB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33472
			(_port WCLKS (posedge) (_code  38 WB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33473
			(_port WCLKS (posedge) (_code  39 WB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33474
			(_port WCLKS (posedge) (_code  40 WB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33475
			(_port WCLKS (posedge) (_code  41 WB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33476
			(_port WCLKS (posedge) (_code  42 WB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33477
			(_port WCLKS (posedge) (_code  43 WB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33478
			(_port WCLKS (posedge) (_code  44 WB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33479
			(_port WCLKS (posedge) (_code  45 WB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33480
			(_port WCLKS (posedge) (_code  46 WB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33481
			(_port WCLKS (posedge) (_code  47 WB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33482
			(_port WCLKS (posedge) (_code  48 WB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33483
			(_port WCLKS (posedge) (_code  49 WB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33484
			(_port WCLKS (posedge) (_code  50 WB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33485
			(_port WCLKS (posedge) (_code  51 WB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33488
			(_port WRB (posedge))
			(_port WCLKS (posedge) (_code  52 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33489
			(_port WCLKS (posedge) (_code  53 WBLKB_int*EQ*0))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33490
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33491
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33492
			(_port WRB (negedge))
			(_port WCLKS (posedge) (_code  54 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33493
			(_port WCLKS (posedge) (_code  55 WBLKB_int*EQ*0))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33494
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33495
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33498
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge) (_code  56 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33499
			(_port WCLKS (posedge) (_code  57 WB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33500
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge) (_code  58 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33501
			(_port WCLKS (posedge) (_code  59 WB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33502
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge) (_code  60 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33503
			(_port WCLKS (posedge) (_code  61 WB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33504
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge) (_code  62 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33505
			(_port WCLKS (posedge) (_code  63 WB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33506
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge) (_code  64 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33507
			(_port WCLKS (posedge) (_code  65 WB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33508
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge) (_code  66 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33509
			(_port WCLKS (posedge) (_code  67 WB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33510
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge) (_code  68 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33511
			(_port WCLKS (posedge) (_code  69 WB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33512
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge) (_code  70 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33513
			(_port WCLKS (posedge) (_code  71 WB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33514
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge) (_code  72 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33515
			(_port WCLKS (posedge) (_code  73 WB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33516
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge) (_code  74 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33517
			(_port WCLKS (posedge) (_code  75 WB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33518
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge) (_code  76 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33519
			(_port WCLKS (posedge) (_code  77 WB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33520
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge) (_code  78 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33521
			(_port WCLKS (posedge) (_code  79 WB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33522
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge) (_code  80 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33523
			(_port WCLKS (posedge) (_code  81 WB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33524
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge) (_code  82 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33525
			(_port WCLKS (posedge) (_code  83 WB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33526
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge) (_code  84 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33527
			(_port WCLKS (posedge) (_code  85 WB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33528
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge) (_code  86 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33529
			(_port WCLKS (posedge) (_code  87 WB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 33532
			(_port WCLKS in )
			(_port WPE out )
		)
		(_tchk width 0 33535
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33536
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33538
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  88 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33539
			(_port RCLKS (posedge) (_code  89 RBLKB_int*EQ*0))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33540
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33541
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33542
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  90 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33543
			(_port RCLKS (posedge) (_code  91 RBLKB_int*EQ*0))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33544
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33545
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33548
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge) (_code  92 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33549
			(_port RCLKS (posedge) (_code  93 RB_int*EQ*0))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33550
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge) (_code  94 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33551
			(_port RCLKS (posedge) (_code  95 RB_int*EQ*0))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33552
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge) (_code  96 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33553
			(_port RCLKS (posedge) (_code  97 RB_int*EQ*0))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33554
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge) (_code  98 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33555
			(_port RCLKS (posedge) (_code  99 RB_int*EQ*0))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33556
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge) (_code  100 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33557
			(_port RCLKS (posedge) (_code  101 RB_int*EQ*0))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33558
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge) (_code  102 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33559
			(_port RCLKS (posedge) (_code  103 RB_int*EQ*0))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33560
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge) (_code  104 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33561
			(_port RCLKS (posedge) (_code  105 RB_int*EQ*0))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33562
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge) (_code  106 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33563
			(_port RCLKS (posedge) (_code  107 RB_int*EQ*0))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33564
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge) (_code  108 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33565
			(_port RCLKS (posedge) (_code  109 RB_int*EQ*0))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33566
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge) (_code  110 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33567
			(_port RCLKS (posedge) (_code  111 RB_int*EQ*0))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33568
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge) (_code  112 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33569
			(_port RCLKS (posedge) (_code  113 RB_int*EQ*0))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33570
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge) (_code  114 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33571
			(_port RCLKS (posedge) (_code  115 RB_int*EQ*0))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33572
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge) (_code  116 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33573
			(_port RCLKS (posedge) (_code  117 RB_int*EQ*0))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33574
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge) (_code  118 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33575
			(_port RCLKS (posedge) (_code  119 RB_int*EQ*0))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33576
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge) (_code  120 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33577
			(_port RCLKS (posedge) (_code  121 RB_int*EQ*0))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33578
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge) (_code  122 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33579
			(_port RCLKS (posedge) (_code  123 RB_int*EQ*0))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 33582
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 33583
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 33584
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 33585
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 33586
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 33587
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 33588
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 33589
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 33590
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 33591
			(_port RCLKS in )
			(_port RPE out )
		)
		(_tchk width 0 33594
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33595
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 16383 1268927704398 RAM256x9SSRP
(_unit RAM256x9SSRP
	(_specify
		(_modpath parallel unknown 0 33999
			(_port DIS in )
			(_port DOS out )
		)
		(_tchk setup 0 34002
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  15 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34003
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  16 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34004
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  17 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34005
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  18 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34006
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  19 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34007
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  20 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34008
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  21 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34009
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  22 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34010
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  23 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34011
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  24 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34012
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  25 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34013
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  26 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34014
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  27 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34015
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  28 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34016
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  29 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34017
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  30 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34018
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  31 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34019
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  32 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34021
			(_port WCLKS (posedge) (_code  33 WB_int*EQ*0))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34022
			(_port WCLKS (posedge) (_code  34 WB_int*EQ*0))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34023
			(_port WCLKS (posedge) (_code  35 WB_int*EQ*0))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34024
			(_port WCLKS (posedge) (_code  36 WB_int*EQ*0))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34025
			(_port WCLKS (posedge) (_code  37 WB_int*EQ*0))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34026
			(_port WCLKS (posedge) (_code  38 WB_int*EQ*0))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34027
			(_port WCLKS (posedge) (_code  39 WB_int*EQ*0))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34028
			(_port WCLKS (posedge) (_code  40 WB_int*EQ*0))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34029
			(_port WCLKS (posedge) (_code  41 WB_int*EQ*0))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34030
			(_port WCLKS (posedge) (_code  42 WB_int*EQ*0))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34031
			(_port WCLKS (posedge) (_code  43 WB_int*EQ*0))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34032
			(_port WCLKS (posedge) (_code  44 WB_int*EQ*0))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34033
			(_port WCLKS (posedge) (_code  45 WB_int*EQ*0))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34034
			(_port WCLKS (posedge) (_code  46 WB_int*EQ*0))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34035
			(_port WCLKS (posedge) (_code  47 WB_int*EQ*0))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34036
			(_port WCLKS (posedge) (_code  48 WB_int*EQ*0))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34037
			(_port WCLKS (posedge) (_code  49 WB_int*EQ*0))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34038
			(_port WCLKS (posedge) (_code  50 WB_int*EQ*0))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34041
			(_port WRB (posedge))
			(_port WCLKS (posedge) (_code  51 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34042
			(_port WCLKS (posedge) (_code  52 WBLKB_int*EQ*0))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34043
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34044
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34045
			(_port WRB (negedge))
			(_port WCLKS (posedge) (_code  53 WBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34046
			(_port WCLKS (posedge) (_code  54 WBLKB_int*EQ*0))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34047
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34048
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34051
			(_port WADDR0 (posedge))
			(_port WCLKS (posedge) (_code  55 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34052
			(_port WCLKS (posedge) (_code  56 WB_int*EQ*0))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34053
			(_port WADDR0 (negedge))
			(_port WCLKS (posedge) (_code  57 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34054
			(_port WCLKS (posedge) (_code  58 WB_int*EQ*0))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34055
			(_port WADDR1 (posedge))
			(_port WCLKS (posedge) (_code  59 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34056
			(_port WCLKS (posedge) (_code  60 WB_int*EQ*0))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34057
			(_port WADDR1 (negedge))
			(_port WCLKS (posedge) (_code  61 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34058
			(_port WCLKS (posedge) (_code  62 WB_int*EQ*0))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34059
			(_port WADDR2 (posedge))
			(_port WCLKS (posedge) (_code  63 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34060
			(_port WCLKS (posedge) (_code  64 WB_int*EQ*0))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34061
			(_port WADDR2 (negedge))
			(_port WCLKS (posedge) (_code  65 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34062
			(_port WCLKS (posedge) (_code  66 WB_int*EQ*0))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34063
			(_port WADDR3 (posedge))
			(_port WCLKS (posedge) (_code  67 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34064
			(_port WCLKS (posedge) (_code  68 WB_int*EQ*0))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34065
			(_port WADDR3 (negedge))
			(_port WCLKS (posedge) (_code  69 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34066
			(_port WCLKS (posedge) (_code  70 WB_int*EQ*0))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34067
			(_port WADDR4 (posedge))
			(_port WCLKS (posedge) (_code  71 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34068
			(_port WCLKS (posedge) (_code  72 WB_int*EQ*0))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34069
			(_port WADDR4 (negedge))
			(_port WCLKS (posedge) (_code  73 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34070
			(_port WCLKS (posedge) (_code  74 WB_int*EQ*0))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34071
			(_port WADDR5 (posedge))
			(_port WCLKS (posedge) (_code  75 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34072
			(_port WCLKS (posedge) (_code  76 WB_int*EQ*0))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34073
			(_port WADDR5 (negedge))
			(_port WCLKS (posedge) (_code  77 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34074
			(_port WCLKS (posedge) (_code  78 WB_int*EQ*0))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34075
			(_port WADDR6 (posedge))
			(_port WCLKS (posedge) (_code  79 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34076
			(_port WCLKS (posedge) (_code  80 WB_int*EQ*0))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34077
			(_port WADDR6 (negedge))
			(_port WCLKS (posedge) (_code  81 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34078
			(_port WCLKS (posedge) (_code  82 WB_int*EQ*0))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34079
			(_port WADDR7 (posedge))
			(_port WCLKS (posedge) (_code  83 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34080
			(_port WCLKS (posedge) (_code  84 WB_int*EQ*0))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34081
			(_port WADDR7 (negedge))
			(_port WCLKS (posedge) (_code  85 WB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34082
			(_port WCLKS (posedge) (_code  86 WB_int*EQ*0))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34085
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34086
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34088
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  87 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34089
			(_port RCLKS (posedge) (_code  88 RBLKB_int*EQ*0))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34090
			(_port RBLKB (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34091
			(_port RCLKS (posedge))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34092
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  89 RBLKB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34093
			(_port RCLKS (posedge) (_code  90 RBLKB_int*EQ*0))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34094
			(_port RBLKB (negedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34095
			(_port RCLKS (posedge))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34098
			(_port RADDR0 (posedge))
			(_port RCLKS (posedge) (_code  91 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34099
			(_port RCLKS (posedge) (_code  92 RB_int*EQ*0))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34100
			(_port RADDR0 (negedge))
			(_port RCLKS (posedge) (_code  93 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34101
			(_port RCLKS (posedge) (_code  94 RB_int*EQ*0))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34102
			(_port RADDR1 (posedge))
			(_port RCLKS (posedge) (_code  95 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34103
			(_port RCLKS (posedge) (_code  96 RB_int*EQ*0))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34104
			(_port RADDR1 (negedge))
			(_port RCLKS (posedge) (_code  97 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34105
			(_port RCLKS (posedge) (_code  98 RB_int*EQ*0))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34106
			(_port RADDR2 (posedge))
			(_port RCLKS (posedge) (_code  99 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34107
			(_port RCLKS (posedge) (_code  100 RB_int*EQ*0))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34108
			(_port RADDR2 (negedge))
			(_port RCLKS (posedge) (_code  101 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34109
			(_port RCLKS (posedge) (_code  102 RB_int*EQ*0))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34110
			(_port RADDR3 (posedge))
			(_port RCLKS (posedge) (_code  103 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34111
			(_port RCLKS (posedge) (_code  104 RB_int*EQ*0))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34112
			(_port RADDR3 (negedge))
			(_port RCLKS (posedge) (_code  105 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34113
			(_port RCLKS (posedge) (_code  106 RB_int*EQ*0))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34114
			(_port RADDR4 (posedge))
			(_port RCLKS (posedge) (_code  107 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34115
			(_port RCLKS (posedge) (_code  108 RB_int*EQ*0))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34116
			(_port RADDR4 (negedge))
			(_port RCLKS (posedge) (_code  109 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34117
			(_port RCLKS (posedge) (_code  110 RB_int*EQ*0))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34118
			(_port RADDR5 (posedge))
			(_port RCLKS (posedge) (_code  111 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34119
			(_port RCLKS (posedge) (_code  112 RB_int*EQ*0))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34120
			(_port RADDR5 (negedge))
			(_port RCLKS (posedge) (_code  113 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34121
			(_port RCLKS (posedge) (_code  114 RB_int*EQ*0))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34122
			(_port RADDR6 (posedge))
			(_port RCLKS (posedge) (_code  115 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34123
			(_port RCLKS (posedge) (_code  116 RB_int*EQ*0))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34124
			(_port RADDR6 (negedge))
			(_port RCLKS (posedge) (_code  117 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34125
			(_port RCLKS (posedge) (_code  118 RB_int*EQ*0))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34126
			(_port RADDR7 (posedge))
			(_port RCLKS (posedge) (_code  119 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34127
			(_port RCLKS (posedge) (_code  120 RB_int*EQ*0))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34128
			(_port RADDR7 (negedge))
			(_port RCLKS (posedge) (_code  121 RB_int*EQ*0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34129
			(_port RCLKS (posedge) (_code  122 RB_int*EQ*0))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 34132
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 34133
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 34134
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 34135
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 34136
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 34137
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 34138
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 34139
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 34140
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_tchk width 0 34143
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34144
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 17136 1268927704403 FIFO256x9AA
(_unit FIFO256x9AA
	(_specify
		(_tchk setup 0 34832
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  47 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34833
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  48 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34834
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  49 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34835
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  50 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34836
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  51 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34837
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  52 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34838
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  53 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34839
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  54 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34840
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  55 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34841
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  56 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34842
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  57 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34843
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  58 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34844
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  59 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34845
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  60 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34846
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  61 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34847
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  62 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34848
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  63 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34849
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  64 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34850
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  65 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34851
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  66 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34852
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  67 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34853
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  68 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34854
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  69 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34855
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  70 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34856
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  71 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34857
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  72 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34858
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  73 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34859
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  74 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34860
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  75 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34861
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  76 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34862
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  77 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34863
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  78 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34864
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34865
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  80 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34866
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34867
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  82 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34870
			(_port WRB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34871
			(_port WBLKB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34872
			(_port WRB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34873
			(_port WBLKB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34874
			(_port WRB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34875
			(_port WBLKB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34876
			(_port WRB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34877
			(_port WBLKB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34878
			(_port WRB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34879
			(_port WBLKB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34880
			(_port WRB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34881
			(_port WBLKB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34882
			(_port WRB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34883
			(_port WBLKB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34884
			(_port WRB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34885
			(_port WBLKB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34886
			(_port WRB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34887
			(_port WBLKB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34888
			(_port WRB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34889
			(_port WBLKB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34890
			(_port WRB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34891
			(_port WBLKB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34892
			(_port WRB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34893
			(_port WBLKB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34894
			(_port WRB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34895
			(_port WBLKB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34896
			(_port WRB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34897
			(_port WBLKB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34898
			(_port WRB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34899
			(_port WBLKB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34900
			(_port WRB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34901
			(_port WBLKB (posedge) (_code  114 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34902
			(_port WRB (posedge) (_code  115 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34903
			(_port WBLKB (posedge) (_code  116 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34904
			(_port WRB (posedge) (_code  117 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34905
			(_port WBLKB (posedge) (_code  118 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 34908
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 34909
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 34910
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 34911
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 34912
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 34913
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 34914
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 34915
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 34916
			(_port DI8 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 34918
			(_code  119 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 34920
			(_code  120 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 34922
			(_code  121 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 34924
			(_code  122 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 34926
			(_code  123 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 34928
			(_code  124 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 34930
			(_code  125 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 34932
			(_code  126 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 34935
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34936
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34937
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34938
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34940
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34941
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34944
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34945
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34946
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34947
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34948
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34949
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34950
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34951
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 34953
			(_port RDB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 34954
			(_port RDB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 34955
			(_port RDB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 34956
			(_port RDB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 34957
			(_port RDB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 34958
			(_port RBLKB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 34959
			(_port RBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 34960
			(_port RBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 34961
			(_port RBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 34962
			(_port RBLKB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 34965
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 34966
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 34967
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 34968
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 34969
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 34970
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 34971
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 34972
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 34973
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 34974
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 34975
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 34976
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 34977
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 34978
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 34979
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 34980
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 34981
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 34982
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 34983
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34984
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34985
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34986
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 34989
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 34992
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 34993
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 34994
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 34995
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 34996
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 34997
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 34998
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 34999
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 35000
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 35001
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 35002
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 35003
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 35004
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 16256 1268927704429 FIFO256x9AAP
(_unit FIFO256x9AAP
	(_specify
		(_tchk setup 0 35697
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  48 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35698
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  49 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35699
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  50 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35700
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  51 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35701
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  52 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35702
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  53 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35703
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  54 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35704
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  55 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35705
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  56 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35706
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  57 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35707
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  58 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35708
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  59 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35709
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  60 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35710
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  61 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35711
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  62 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35712
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  63 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35713
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  64 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35714
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  65 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35715
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  66 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35716
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  67 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35717
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  68 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35718
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  69 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35719
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  70 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35720
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  71 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35721
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  72 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35722
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  73 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35723
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  74 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35724
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  75 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35725
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  76 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35726
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  77 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35727
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  78 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35728
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  79 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35729
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35730
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  81 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35731
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35732
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  83 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35735
			(_port WRB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35736
			(_port WBLKB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35737
			(_port WRB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35738
			(_port WBLKB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35739
			(_port WRB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35740
			(_port WBLKB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35741
			(_port WRB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35742
			(_port WBLKB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35743
			(_port WRB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35744
			(_port WBLKB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35745
			(_port WRB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35746
			(_port WBLKB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35747
			(_port WRB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35748
			(_port WBLKB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35749
			(_port WRB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35750
			(_port WBLKB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35751
			(_port WRB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35752
			(_port WBLKB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35753
			(_port WRB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35754
			(_port WBLKB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35755
			(_port WRB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35756
			(_port WBLKB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35757
			(_port WRB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35758
			(_port WBLKB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35759
			(_port WRB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35760
			(_port WBLKB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35761
			(_port WRB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35762
			(_port WBLKB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35763
			(_port WRB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35764
			(_port WBLKB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35765
			(_port WRB (posedge) (_code  114 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35766
			(_port WBLKB (posedge) (_code  115 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35767
			(_port WRB (posedge) (_code  116 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35768
			(_port WBLKB (posedge) (_code  117 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35769
			(_port WRB (posedge) (_code  118 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35770
			(_port WBLKB (posedge) (_code  119 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 35774
			(_code  120 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 35776
			(_code  121 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 35778
			(_code  122 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 35780
			(_code  123 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 35782
			(_code  124 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 35784
			(_code  125 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 35786
			(_code  126 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 35788
			(_code  127 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 35791
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35792
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35793
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35794
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35796
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35797
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35801
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35802
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35803
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35804
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35805
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35806
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35807
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35808
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 35810
			(_port RDB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 35811
			(_port RDB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 35812
			(_port RDB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 35813
			(_port RDB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 35814
			(_port RBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 35815
			(_port RBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 35816
			(_port RBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 35817
			(_port RBLKB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 35820
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 35821
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 35822
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 35823
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 35824
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 35825
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 35826
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 35827
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 35828
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 35829
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 35830
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 35831
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 35832
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 35833
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 35834
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 35835
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 35836
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 35837
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 35838
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35839
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35840
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35841
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 35844
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 35847
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 35848
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 35849
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 35850
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 35851
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 35852
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 35853
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 35854
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 35855
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 35856
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 35857
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 35858
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 35859
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 17518 1268927704460 FIFO256x9AST
(_unit FIFO256x9AST
	(_specify
		(_tchk setup 0 36549
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  42 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36550
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  43 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36551
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  44 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36552
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  45 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36553
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  46 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36554
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  47 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36555
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  48 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36556
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  49 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36557
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  50 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36558
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  51 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36559
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  52 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36560
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  53 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36561
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  54 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36562
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  55 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36563
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  56 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36564
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  57 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36565
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  58 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36566
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  59 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36567
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  60 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36568
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  61 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36569
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  62 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36570
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  63 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36571
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  64 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36572
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  65 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36573
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  66 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36574
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  67 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36575
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  68 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36576
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  69 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36577
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  70 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36578
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  71 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36579
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  72 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36580
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  73 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36581
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  74 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36582
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  75 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36583
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  76 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36584
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  77 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36587
			(_port WRB (posedge) (_code  78 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36588
			(_port WBLKB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36589
			(_port WRB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36590
			(_port WBLKB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36591
			(_port WRB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36592
			(_port WBLKB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36593
			(_port WRB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36594
			(_port WBLKB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36595
			(_port WRB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36596
			(_port WBLKB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36597
			(_port WRB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36598
			(_port WBLKB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36599
			(_port WRB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36600
			(_port WBLKB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36601
			(_port WRB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36602
			(_port WBLKB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36603
			(_port WRB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36604
			(_port WBLKB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36605
			(_port WRB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36606
			(_port WBLKB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36607
			(_port WRB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36608
			(_port WBLKB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36609
			(_port WRB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36610
			(_port WBLKB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36611
			(_port WRB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36612
			(_port WBLKB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36613
			(_port WRB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36614
			(_port WBLKB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36615
			(_port WRB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36616
			(_port WBLKB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36617
			(_port WRB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36618
			(_port WBLKB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36619
			(_port WRB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36620
			(_port WBLKB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36621
			(_port WRB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36622
			(_port WBLKB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 36625
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 36626
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 36627
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 36628
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 36629
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 36630
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 36631
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 36632
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 36633
			(_port DI8 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 36635
			(_code  114 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 36637
			(_code  115 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 36639
			(_code  116 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 36641
			(_code  117 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 36643
			(_code  118 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 36645
			(_code  119 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 36647
			(_code  120 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 36649
			(_code  121 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 36652
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36653
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36654
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36655
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36657
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36658
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36662
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36663
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36664
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36665
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36666
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36667
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36668
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36669
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36674
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  122 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36675
			(_port RCLKS (posedge) (_code  123 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36676
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  124 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36677
			(_port RCLKS (posedge) (_code  125 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36678
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  126 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36679
			(_port RCLKS (posedge) (_code  127 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 36680
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  128 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36681
			(_port RCLKS (posedge) (_code  129 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 36684
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 36685
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 36686
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 36687
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 36688
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 36689
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 36690
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 36691
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 36692
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 36693
			(_port RCLKS in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 36694
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 36695
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 36696
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 36697
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 36700
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36701
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36704
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 36705
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36706
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 36707
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 36710
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 36713
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 36714
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 36715
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 36716
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 36717
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 36718
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 36719
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 36720
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 36721
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 36722
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 36723
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 36724
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 36725
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000046 56 16718 1268927704476 FIFO256x9ASTP
(_unit FIFO256x9ASTP
	(_specify
		(_tchk setup 0 37426
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  43 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37427
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  44 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37428
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  45 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37429
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  46 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37430
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  47 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37431
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  48 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37432
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  49 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37433
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  50 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37434
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  51 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37435
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  52 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37436
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  53 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37437
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  54 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37438
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  55 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37439
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  56 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37440
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  57 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37441
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  58 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37442
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  59 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37443
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  60 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37444
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  61 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37445
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  62 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37446
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  63 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37447
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  64 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37448
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  65 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37449
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  66 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37450
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  67 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37451
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  68 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37452
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  69 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37453
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  70 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37454
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  71 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37455
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  72 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37456
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  73 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37457
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  74 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37458
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  75 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37459
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  76 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37460
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  77 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37461
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  78 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37464
			(_port WRB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37465
			(_port WBLKB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37466
			(_port WRB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37467
			(_port WBLKB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37468
			(_port WRB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37469
			(_port WBLKB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37470
			(_port WRB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37471
			(_port WBLKB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37472
			(_port WRB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37473
			(_port WBLKB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37474
			(_port WRB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37475
			(_port WBLKB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37476
			(_port WRB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37477
			(_port WBLKB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37478
			(_port WRB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37479
			(_port WBLKB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37480
			(_port WRB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37481
			(_port WBLKB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37482
			(_port WRB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37483
			(_port WBLKB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37484
			(_port WRB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37485
			(_port WBLKB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37486
			(_port WRB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37487
			(_port WBLKB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37488
			(_port WRB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37489
			(_port WBLKB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37490
			(_port WRB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37491
			(_port WBLKB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37492
			(_port WRB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37493
			(_port WBLKB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37494
			(_port WRB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37495
			(_port WBLKB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37496
			(_port WRB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37497
			(_port WBLKB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37498
			(_port WRB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37499
			(_port WBLKB (posedge) (_code  114 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 37503
			(_code  115 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 37505
			(_code  116 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 37507
			(_code  117 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 37509
			(_code  118 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 37511
			(_code  119 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 37513
			(_code  120 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 37515
			(_code  121 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 37517
			(_code  122 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 37520
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37521
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37522
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37523
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37526
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37527
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37528
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37529
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37530
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37531
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37532
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37533
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37536
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  123 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37537
			(_port RCLKS (posedge) (_code  124 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37538
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  125 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37539
			(_port RCLKS (posedge) (_code  126 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37540
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  127 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37541
			(_port RCLKS (posedge) (_code  128 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 37542
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  129 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37543
			(_port RCLKS (posedge) (_code  130 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 37546
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 37547
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 37548
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 37549
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 37550
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 37551
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 37552
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 37553
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 37554
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 37555
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 37556
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 37557
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 37558
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 37561
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37562
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37563
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 37564
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37568
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 37569
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37570
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 37571
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 37575
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 37578
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 37579
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 37580
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 37581
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 37582
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 37583
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 37584
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 37585
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 37586
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 37587
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 37588
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 37589
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 37590
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 17518 1268927704492 FIFO256x9ASR
(_unit FIFO256x9ASR
	(_specify
		(_tchk setup 0 38287
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  42 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38288
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  43 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38289
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  44 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38290
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  45 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38291
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  46 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38292
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  47 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38293
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  48 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38294
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  49 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38295
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  50 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38296
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  51 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38297
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  52 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38298
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  53 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38299
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  54 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38300
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  55 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38301
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  56 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38302
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  57 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38303
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  58 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38304
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  59 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38305
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  60 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38306
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  61 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38307
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  62 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38308
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  63 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38309
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  64 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38310
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  65 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38311
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  66 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38312
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  67 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38313
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  68 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38314
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  69 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38315
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  70 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38316
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  71 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38317
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  72 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38318
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  73 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38319
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  74 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38320
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  75 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38321
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  76 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38322
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  77 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38325
			(_port WRB (posedge) (_code  78 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38326
			(_port WBLKB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38327
			(_port WRB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38328
			(_port WBLKB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38329
			(_port WRB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38330
			(_port WBLKB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38331
			(_port WRB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38332
			(_port WBLKB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38333
			(_port WRB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38334
			(_port WBLKB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38335
			(_port WRB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38336
			(_port WBLKB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38337
			(_port WRB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38338
			(_port WBLKB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38339
			(_port WRB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38340
			(_port WBLKB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38341
			(_port WRB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38342
			(_port WBLKB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38343
			(_port WRB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38344
			(_port WBLKB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38345
			(_port WRB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38346
			(_port WBLKB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38347
			(_port WRB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38348
			(_port WBLKB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38349
			(_port WRB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38350
			(_port WBLKB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38351
			(_port WRB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38352
			(_port WBLKB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38353
			(_port WRB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38354
			(_port WBLKB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38355
			(_port WRB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38356
			(_port WBLKB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38357
			(_port WRB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38358
			(_port WBLKB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38359
			(_port WRB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38360
			(_port WBLKB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 38363
			(_port DI0 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 38364
			(_port DI1 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 38365
			(_port DI2 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 38366
			(_port DI3 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 38367
			(_port DI4 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 38368
			(_port DI5 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 38369
			(_port DI6 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 38370
			(_port DI7 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 38371
			(_port DI8 in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 38373
			(_code  114 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 38375
			(_code  115 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 38377
			(_code  116 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 38379
			(_code  117 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 38381
			(_code  118 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 38383
			(_code  119 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 38385
			(_code  120 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 38387
			(_code  121 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 38390
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38391
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38392
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38393
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38394
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38395
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38399
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38400
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38401
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38402
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38403
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38404
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38405
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38406
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38409
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  122 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38410
			(_port RCLKS (posedge) (_code  123 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38411
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  124 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38412
			(_port RCLKS (posedge) (_code  125 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38413
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  126 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38414
			(_port RCLKS (posedge) (_code  127 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 38415
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  128 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38416
			(_port RCLKS (posedge) (_code  129 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 38419
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 38420
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 38421
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 38422
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 38423
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 38424
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 38425
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 38426
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 38427
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 38428
			(_port RCLKS in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 38429
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 38430
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 38431
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 38432
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 38435
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38436
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 38440
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 38441
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38442
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 38443
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 38446
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 38449
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 38450
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 38451
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 38452
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 38453
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 38454
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 38455
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 38456
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 38457
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 38458
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 38459
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 38460
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 38461
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000046 56 16718 1268927704507 FIFO256x9ASRP
(_unit FIFO256x9ASRP
	(_specify
		(_tchk setup 0 39165
			(_port DI0 (posedge))
			(_port WRB (posedge) (_code  43 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39166
			(_port DI0 (posedge))
			(_port WBLKB (posedge) (_code  44 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39167
			(_port DI0 (negedge))
			(_port WRB (posedge) (_code  45 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39168
			(_port DI0 (negedge))
			(_port WBLKB (posedge) (_code  46 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39169
			(_port DI1 (posedge))
			(_port WRB (posedge) (_code  47 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39170
			(_port DI1 (posedge))
			(_port WBLKB (posedge) (_code  48 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39171
			(_port DI1 (negedge))
			(_port WRB (posedge) (_code  49 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39172
			(_port DI1 (negedge))
			(_port WBLKB (posedge) (_code  50 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39173
			(_port DI2 (posedge))
			(_port WRB (posedge) (_code  51 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39174
			(_port DI2 (posedge))
			(_port WBLKB (posedge) (_code  52 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39175
			(_port DI2 (negedge))
			(_port WRB (posedge) (_code  53 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39176
			(_port DI2 (negedge))
			(_port WBLKB (posedge) (_code  54 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39177
			(_port DI3 (posedge))
			(_port WRB (posedge) (_code  55 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39178
			(_port DI3 (posedge))
			(_port WBLKB (posedge) (_code  56 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39179
			(_port DI3 (negedge))
			(_port WRB (posedge) (_code  57 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39180
			(_port DI3 (negedge))
			(_port WBLKB (posedge) (_code  58 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39181
			(_port DI4 (posedge))
			(_port WRB (posedge) (_code  59 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39182
			(_port DI4 (posedge))
			(_port WBLKB (posedge) (_code  60 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39183
			(_port DI4 (negedge))
			(_port WRB (posedge) (_code  61 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39184
			(_port DI4 (negedge))
			(_port WBLKB (posedge) (_code  62 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39185
			(_port DI5 (posedge))
			(_port WRB (posedge) (_code  63 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39186
			(_port DI5 (posedge))
			(_port WBLKB (posedge) (_code  64 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39187
			(_port DI5 (negedge))
			(_port WRB (posedge) (_code  65 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39188
			(_port DI5 (negedge))
			(_port WBLKB (posedge) (_code  66 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39189
			(_port DI6 (posedge))
			(_port WRB (posedge) (_code  67 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39190
			(_port DI6 (posedge))
			(_port WBLKB (posedge) (_code  68 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39191
			(_port DI6 (negedge))
			(_port WRB (posedge) (_code  69 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39192
			(_port DI6 (negedge))
			(_port WBLKB (posedge) (_code  70 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39193
			(_port DI7 (posedge))
			(_port WRB (posedge) (_code  71 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39194
			(_port DI7 (posedge))
			(_port WBLKB (posedge) (_code  72 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39195
			(_port DI7 (negedge))
			(_port WRB (posedge) (_code  73 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39196
			(_port DI7 (negedge))
			(_port WBLKB (posedge) (_code  74 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39197
			(_port DI8 (posedge))
			(_port WRB (posedge) (_code  75 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39198
			(_port DI8 (posedge))
			(_port WBLKB (posedge) (_code  76 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39199
			(_port DI8 (negedge))
			(_port WRB (posedge) (_code  77 DI_WENABLE_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39200
			(_port DI8 (negedge))
			(_port WBLKB (posedge) (_code  78 DI_WBLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39203
			(_port WRB (posedge) (_code  79 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39204
			(_port WBLKB (posedge) (_code  80 DI_WENABLE_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39205
			(_port WRB (posedge) (_code  81 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39206
			(_port WBLKB (posedge) (_code  82 DI_WENABLE_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39207
			(_port WRB (posedge) (_code  83 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39208
			(_port WBLKB (posedge) (_code  84 DI_WENABLE_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39209
			(_port WRB (posedge) (_code  85 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39210
			(_port WBLKB (posedge) (_code  86 DI_WENABLE_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39211
			(_port WRB (posedge) (_code  87 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39212
			(_port WBLKB (posedge) (_code  88 DI_WENABLE_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39213
			(_port WRB (posedge) (_code  89 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39214
			(_port WBLKB (posedge) (_code  90 DI_WENABLE_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39215
			(_port WRB (posedge) (_code  91 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39216
			(_port WBLKB (posedge) (_code  92 DI_WENABLE_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39217
			(_port WRB (posedge) (_code  93 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39218
			(_port WBLKB (posedge) (_code  94 DI_WENABLE_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39219
			(_port WRB (posedge) (_code  95 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39220
			(_port WBLKB (posedge) (_code  96 DI_WENABLE_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39221
			(_port WRB (posedge) (_code  97 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39222
			(_port WBLKB (posedge) (_code  98 DI_WENABLE_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39223
			(_port WRB (posedge) (_code  99 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39224
			(_port WBLKB (posedge) (_code  100 DI_WENABLE_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39225
			(_port WRB (posedge) (_code  101 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39226
			(_port WBLKB (posedge) (_code  102 DI_WENABLE_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39227
			(_port WRB (posedge) (_code  103 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39228
			(_port WBLKB (posedge) (_code  104 DI_WENABLE_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39229
			(_port WRB (posedge) (_code  105 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39230
			(_port WBLKB (posedge) (_code  106 DI_WENABLE_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39231
			(_port WRB (posedge) (_code  107 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39232
			(_port WBLKB (posedge) (_code  108 DI_WENABLE_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39233
			(_port WRB (posedge) (_code  109 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39234
			(_port WBLKB (posedge) (_code  110 DI_WENABLE_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39235
			(_port WRB (posedge) (_code  111 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39236
			(_port WBLKB (posedge) (_code  112 DI_WENABLE_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39237
			(_port WRB (posedge) (_code  113 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39238
			(_port WBLKB (posedge) (_code  114 DI_WENABLE_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 39242
			(_code  115 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 39244
			(_code  116 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 39246
			(_code  117 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 39248
			(_code  118 WBLKB_int*EQ3*0)
			(_port WRB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 39250
			(_code  119 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 39252
			(_code  120 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 39254
			(_code  121 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 39256
			(_code  122 WRB_int*EQ3*0)
			(_port WBLKB in )
			(_port GEQTH out )
		)
		(_tchk width 0 39259
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39260
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39261
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39262
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39265
			(_port RESET (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39266
			(_port WBLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39267
			(_port RESET (negedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39268
			(_port WBLKB (posedge))
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39269
			(_port RESET (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39270
			(_port RESET (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39271
			(_port WRB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39272
			(_port WRB (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39275
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  123 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39276
			(_port RCLKS (posedge) (_code  124 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39277
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  125 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39278
			(_port RCLKS (posedge) (_code  126 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39279
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  127 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39280
			(_port RCLKS (posedge) (_code  128 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 39281
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  129 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39282
			(_port RCLKS (posedge) (_code  130 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 39285
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 39286
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 39287
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 39288
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 39289
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 39290
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 39291
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 39292
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 39293
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 39294
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 39295
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 39296
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 39297
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 39300
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39301
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39302
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 39303
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 39307
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 39308
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39309
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 39310
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 39313
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 39316
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 39317
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 39318
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 39319
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 39320
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 39321
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 39322
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 39323
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 39324
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 39325
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 39326
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 39327
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 39328
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000044 56 11048 1268927704539 FIFO256x9SA
(_unit FIFO256x9SA
	(_specify
		(_tchk setup 0 40079
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  40 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40080
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  41 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40081
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  42 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40082
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  43 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40083
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40084
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40085
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40086
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40087
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40088
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40089
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40090
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40091
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40092
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40093
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40094
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40095
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40096
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40098
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40099
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40100
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40101
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40102
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40103
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40104
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40105
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40106
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40107
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40108
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40109
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40110
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40111
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40112
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40113
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40114
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40115
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40118
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40119
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40120
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40121
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40122
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40123
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40124
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40125
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 40128
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 40129
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40130
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40131
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 40134
			(_port WCLKS in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 40137
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 40140
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 40143
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 40146
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 40150
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40151
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 40153
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 40154
			(_port RDB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 40155
			(_port RDB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 40156
			(_port RDB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 40157
			(_port RDB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 40158
			(_port RDB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 40159
			(_port RBLKB in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 40160
			(_port RBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 40161
			(_port RBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 40162
			(_port RBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 40163
			(_port RBLKB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 40166
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 40167
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 40168
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 40169
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 40170
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 40171
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 40172
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 40173
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 40174
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 40175
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 40176
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 40177
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 40178
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 40179
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 40180
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 40181
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 40182
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 40183
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 40184
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40185
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40186
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40187
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40189
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 40190
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 40194
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 40197
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 40198
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 40199
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 40200
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 40201
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 40202
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 40203
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 40204
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 40205
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 40206
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 40207
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 40208
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 40209
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 10805 1268927704554 FIFO256x9SAP
(_unit FIFO256x9SAP
	(_specify
		(_tchk setup 0 40979
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  41 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40980
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  42 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40981
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  43 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40982
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40983
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40984
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40985
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40986
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40987
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40988
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40989
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40990
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40991
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40992
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40993
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40994
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40995
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 40996
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40998
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 40999
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41000
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41001
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41002
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41003
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41004
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41005
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41006
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41007
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41008
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41009
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41010
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41011
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41012
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41013
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41014
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41015
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41018
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41019
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41020
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41021
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41022
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41023
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41024
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41025
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 41028
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 41029
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41030
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41031
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 41034
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 41037
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 41040
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 41043
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 41047
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41048
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 41050
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 41051
			(_port RDB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 41052
			(_port RDB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 41053
			(_port RDB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 41054
			(_port RDB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 41055
			(_port RBLKB in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 41056
			(_port RBLKB in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 41057
			(_port RBLKB in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 41058
			(_port RBLKB in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 41061
			(_port RDB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 41062
			(_port RDB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 41063
			(_port RDB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 41064
			(_port RDB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 41065
			(_port RDB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 41066
			(_port RDB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 41067
			(_port RDB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 41068
			(_port RDB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 41069
			(_port RDB in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 41070
			(_port RBLKB in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 41071
			(_port RBLKB in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 41072
			(_port RBLKB in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 41073
			(_port RBLKB in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 41074
			(_port RBLKB in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 41075
			(_port RBLKB in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 41076
			(_port RBLKB in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 41077
			(_port RBLKB in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 41078
			(_port RBLKB in )
			(_port DO8 out )
		)
		(_tchk width 0 41079
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41080
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41081
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41082
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41083
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41084
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 41088
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 41091
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 41092
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 41093
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 41094
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 41095
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 41096
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 41097
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 41098
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 41099
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 41100
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 41101
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 41102
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 41103
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 11427 1268927704571 FIFO256x9SST
(_unit FIFO256x9SST
	(_specify
		(_tchk setup 0 41896
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41897
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41898
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41899
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41900
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41901
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41902
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41903
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41904
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41905
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41906
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41907
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41908
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41909
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41910
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41911
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41912
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41913
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41915
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41916
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41917
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41918
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41919
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41920
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41921
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41922
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41923
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41924
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41925
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41926
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41927
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41928
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41929
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41930
			(_port WCLKS (posedge) (_code  77 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41931
			(_port WCLKS (posedge) (_code  78 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41932
			(_port WCLKS (posedge) (_code  79 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41935
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41936
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41937
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41938
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41939
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41940
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41941
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41942
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 41945
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 41946
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41947
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41948
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 41950
			(_port WCLKS in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 41953
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 41956
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 41959
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 41962
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 41966
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41967
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 41969
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41971
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  80 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41972
			(_port RCLKS (posedge) (_code  81 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41973
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  82 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41974
			(_port RCLKS (posedge) (_code  83 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41975
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  84 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41976
			(_port RCLKS (posedge) (_code  85 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 41977
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  86 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 41978
			(_port RCLKS (posedge) (_code  87 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 41981
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 41982
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 41983
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 41984
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 41985
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 41986
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 41987
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 41988
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 41989
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 41990
			(_port RCLKS in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 41991
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 41992
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 41993
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 41994
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 41997
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41998
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 41999
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42000
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 42004
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 42005
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42006
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42007
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 42009
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 42012
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 42013
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 42014
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 42015
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 42016
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 42017
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 42018
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 42019
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 42020
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 42021
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 42022
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 42023
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 42024
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000046 56 11264 1268927704587 FIFO256x9SSTP
(_unit FIFO256x9SSTP
	(_specify
		(_tchk setup 0 42822
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42823
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42824
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42825
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42826
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42827
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42828
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42829
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42830
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42831
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42832
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42833
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42834
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42835
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42836
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42837
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42838
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42839
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42841
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42842
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42843
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42844
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42845
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42846
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42847
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42848
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42849
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42850
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42851
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42852
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42853
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42854
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42855
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42856
			(_port WCLKS (posedge) (_code  77 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42857
			(_port WCLKS (posedge) (_code  78 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42858
			(_port WCLKS (posedge) (_code  79 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42861
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42862
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42863
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42864
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42865
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42866
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42867
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42868
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 42871
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 42872
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42873
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42874
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 42877
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 42880
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 42883
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 42886
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 42890
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42891
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 42893
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42895
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  80 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42896
			(_port RCLKS (posedge) (_code  81 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42897
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  82 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42898
			(_port RCLKS (posedge) (_code  83 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42899
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  84 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42900
			(_port RCLKS (posedge) (_code  85 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 42901
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  86 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42902
			(_port RCLKS (posedge) (_code  87 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 42905
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 42906
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 42907
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 42908
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 42909
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 42910
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 42911
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 42912
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 42913
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 42914
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 42915
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 42916
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 42917
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 42920
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42921
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42922
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 42923
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 42926
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 42927
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42928
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 42929
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 42931
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 42934
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 42935
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 42936
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 42937
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 42938
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 42939
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 42940
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 42941
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 42942
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 42943
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 42944
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 42945
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 42946
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000045 56 11427 1268927704601 FIFO256x9SSR
(_unit FIFO256x9SSR
	(_specify
		(_tchk setup 0 43730
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  43 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43731
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43732
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43733
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43734
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43735
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43736
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43737
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43738
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43739
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43740
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43741
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43742
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43743
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43744
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43745
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43746
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43747
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43749
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43750
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43751
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43752
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43753
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43754
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43755
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43756
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43757
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43758
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43759
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43760
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43761
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43762
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43763
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43764
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43765
			(_port WCLKS (posedge) (_code  77 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43766
			(_port WCLKS (posedge) (_code  78 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43769
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43770
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43771
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43772
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43773
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43774
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43775
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43776
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 43779
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 43780
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43781
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43782
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 43785
			(_port WCLKS in )
			(_port WPE out )
		)
		(_modpath parallel unknown 0 43788
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 43791
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 43794
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 43797
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 43801
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43802
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 43804
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43806
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  79 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43807
			(_port RCLKS (posedge) (_code  80 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43808
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  81 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43809
			(_port RCLKS (posedge) (_code  82 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43810
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  83 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43811
			(_port RCLKS (posedge) (_code  84 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 43812
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  85 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43813
			(_port RCLKS (posedge) (_code  86 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 43816
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 43817
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 43818
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 43819
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 43820
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 43821
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 43822
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 43823
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 43824
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 43825
			(_port RCLKS in )
			(_port RPE out )
		)
		(_modpath parallel unknown 0 43826
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 43827
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 43828
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 43829
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 43832
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43833
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43834
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 43835
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 43838
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 43839
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43840
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 43841
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 43844
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 43847
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 43848
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 43849
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 43850
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 43851
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 43852
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 43853
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 43854
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 43855
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 43856
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 43857
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 43858
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 43859
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000046 56 11264 1268927704618 FIFO256x9SSRP
(_unit FIFO256x9SSRP
	(_specify
		(_tchk setup 0 44655
			(_port DI0 (posedge))
			(_port WCLKS (posedge) (_code  44 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44656
			(_port DI0 (negedge))
			(_port WCLKS (posedge) (_code  45 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44657
			(_port DI1 (posedge))
			(_port WCLKS (posedge) (_code  46 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44658
			(_port DI1 (negedge))
			(_port WCLKS (posedge) (_code  47 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44659
			(_port DI2 (posedge))
			(_port WCLKS (posedge) (_code  48 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44660
			(_port DI2 (negedge))
			(_port WCLKS (posedge) (_code  49 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44661
			(_port DI3 (posedge))
			(_port WCLKS (posedge) (_code  50 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44662
			(_port DI3 (negedge))
			(_port WCLKS (posedge) (_code  51 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44663
			(_port DI4 (posedge))
			(_port WCLKS (posedge) (_code  52 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44664
			(_port DI4 (negedge))
			(_port WCLKS (posedge) (_code  53 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44665
			(_port DI5 (posedge))
			(_port WCLKS (posedge) (_code  54 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44666
			(_port DI5 (negedge))
			(_port WCLKS (posedge) (_code  55 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44667
			(_port DI6 (posedge))
			(_port WCLKS (posedge) (_code  56 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44668
			(_port DI6 (negedge))
			(_port WCLKS (posedge) (_code  57 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44669
			(_port DI7 (posedge))
			(_port WCLKS (posedge) (_code  58 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44670
			(_port DI7 (negedge))
			(_port WCLKS (posedge) (_code  59 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44671
			(_port DI8 (posedge))
			(_port WCLKS (posedge) (_code  60 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44672
			(_port DI8 (negedge))
			(_port WCLKS (posedge) (_code  61 DI_WCLK_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44674
			(_port WCLKS (posedge) (_code  62 DI_WCLK_check_condition))
			(_port DI0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44675
			(_port WCLKS (posedge) (_code  63 DI_WCLK_check_condition))
			(_port DI0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44676
			(_port WCLKS (posedge) (_code  64 DI_WCLK_check_condition))
			(_port DI1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44677
			(_port WCLKS (posedge) (_code  65 DI_WCLK_check_condition))
			(_port DI1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44678
			(_port WCLKS (posedge) (_code  66 DI_WCLK_check_condition))
			(_port DI2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44679
			(_port WCLKS (posedge) (_code  67 DI_WCLK_check_condition))
			(_port DI2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44680
			(_port WCLKS (posedge) (_code  68 DI_WCLK_check_condition))
			(_port DI3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44681
			(_port WCLKS (posedge) (_code  69 DI_WCLK_check_condition))
			(_port DI3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44682
			(_port WCLKS (posedge) (_code  70 DI_WCLK_check_condition))
			(_port DI4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44683
			(_port WCLKS (posedge) (_code  71 DI_WCLK_check_condition))
			(_port DI4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44684
			(_port WCLKS (posedge) (_code  72 DI_WCLK_check_condition))
			(_port DI5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44685
			(_port WCLKS (posedge) (_code  73 DI_WCLK_check_condition))
			(_port DI5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44686
			(_port WCLKS (posedge) (_code  74 DI_WCLK_check_condition))
			(_port DI6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44687
			(_port WCLKS (posedge) (_code  75 DI_WCLK_check_condition))
			(_port DI6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44688
			(_port WCLKS (posedge) (_code  76 DI_WCLK_check_condition))
			(_port DI7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44689
			(_port WCLKS (posedge) (_code  77 DI_WCLK_check_condition))
			(_port DI7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44690
			(_port WCLKS (posedge) (_code  78 DI_WCLK_check_condition))
			(_port DI8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44691
			(_port WCLKS (posedge) (_code  79 DI_WCLK_check_condition))
			(_port DI8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44694
			(_port WRB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44695
			(_port WCLKS (posedge))
			(_port WRB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44696
			(_port WRB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44697
			(_port WCLKS (posedge))
			(_port WRB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44698
			(_port WBLKB (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44699
			(_port WCLKS (posedge))
			(_port WBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44700
			(_port WBLKB (negedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44701
			(_port WCLKS (posedge))
			(_port WBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 44704
			(_port RESET (posedge))
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 44705
			(_port RESET (posedge))
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44706
			(_port WCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44707
			(_port WCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 44710
			(_port WCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 44713
			(_port WCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 44716
			(_port WCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 44719
			(_port WCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 44723
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 44724
			(_port WCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk period 0 44726
			(_port WCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44728
			(_port RDB (negedge))
			(_port RCLKS (posedge) (_code  80 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44729
			(_port RCLKS (posedge) (_code  81 RENABLE_RCLK_setup_check_condition))
			(_port RDB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44730
			(_port RBLKB (negedge))
			(_port RCLKS (posedge) (_code  82 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44731
			(_port RCLKS (posedge) (_code  83 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44732
			(_port RDB (posedge))
			(_port RCLKS (posedge) (_code  84 RENABLE_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44733
			(_port RCLKS (posedge) (_code  85 RENABLE_RCLK_setup_check_condition))
			(_port RDB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44734
			(_port RBLKB (posedge))
			(_port RCLKS (posedge) (_code  86 RBLK_RCLK_setup_check_condition))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44735
			(_port RCLKS (posedge) (_code  87 RBLK_RCLK_setup_check_condition))
			(_port RBLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 44738
			(_port RCLKS in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 44739
			(_port RCLKS in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 44740
			(_port RCLKS in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 44741
			(_port RCLKS in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 44742
			(_port RCLKS in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 44743
			(_port RCLKS in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 44744
			(_port RCLKS in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 44745
			(_port RCLKS in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 44746
			(_port RCLKS in )
			(_port DO8 out )
		)
		(_modpath parallel unknown 0 44747
			(_port RCLKS in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 44748
			(_port RCLKS in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 44749
			(_port RCLKS in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 44750
			(_port RCLKS in )
			(_port GEQTH out )
		)
		(_tchk width 0 44753
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 44754
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 44755
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 44756
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 44759
			(_port RESET (posedge))
			(_port RCLKS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 44760
			(_port RESET (posedge))
			(_port RCLKS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44761
			(_port RCLKS (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44762
			(_port RCLKS (negedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 44764
			(_port DIS in )
			(_port DOS out )
		)
		(_modpath parallel unknown 0 44767
			(_port RESET in )
			(_port FULL out )
		)
		(_modpath parallel unknown 0 44768
			(_port RESET in )
			(_port EMPTY out )
		)
		(_modpath parallel unknown 0 44769
			(_port RESET in )
			(_port EQTH out )
		)
		(_modpath parallel unknown 0 44770
			(_port RESET in )
			(_port GEQTH out )
		)
		(_modpath parallel unknown 0 44771
			(_port RESET in )
			(_port DO0 out )
		)
		(_modpath parallel unknown 0 44772
			(_port RESET in )
			(_port DO1 out )
		)
		(_modpath parallel unknown 0 44773
			(_port RESET in )
			(_port DO2 out )
		)
		(_modpath parallel unknown 0 44774
			(_port RESET in )
			(_port DO3 out )
		)
		(_modpath parallel unknown 0 44775
			(_port RESET in )
			(_port DO4 out )
		)
		(_modpath parallel unknown 0 44776
			(_port RESET in )
			(_port DO5 out )
		)
		(_modpath parallel unknown 0 44777
			(_port RESET in )
			(_port DO6 out )
		)
		(_modpath parallel unknown 0 44778
			(_port RESET in )
			(_port DO7 out )
		)
		(_modpath parallel unknown 0 44779
			(_port RESET in )
			(_port DO8 out )
		)
	)
)
V 000035 56 194 1268927704632 GLPE
(_unit GLPE
	(_specify
		(_specparam tpdlhAG real (0.1 0.1 0.1))
		(_specparam tpdhlAG real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 44811
			(_port PECLIN in )
			(_port GL out )
		)
	)
)
V 000038 56 685 1268927704637 GLPEMIB
(_unit GLPEMIB
	(_specify
		(_specparam tpdlhPY real (0.1 0.1 0.1))
		(_specparam tpdhlPY real (0.1 0.1 0.1))
		(_specparam tpdlhAG real (0.1 0.1 0.1))
		(_specparam tpdhlAG real (0.1 0.1 0.1))
		(_specparam tpdlhPG real (0.1 0.1 0.1))
		(_specparam tpdhlPG real (0.1 0.1 0.1))
		(_specparam tpdlhEN real (0.1 0.1 0.1))
		(_specparam tpdhlEN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 44846
			(_port PECLIN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 44847
			(_port A in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 44849
			(_port PECLIN in )
			(_port GL out )
		)
		(_modpath parallel unknown 0 44850
			(_port EN in )
			(_port GL out )
		)
	)
)
V 000038 56 272 1268927704648 PLLCORE
(_unit PLLCORE
	(_specify
		(_modpath parallel unknown 0 45012
			(_port CLK in )
			(_port LOCK out )
		)
		(_modpath parallel unknown 0 45013
			(_port CLK in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 45014
			(_port CLK in )
			(_port GLB out )
		)
	)
)
