INFO: [VRFC 10-163] Analyzing VHDL file "H:/LOCAL/EDC2022/puerto_serie/puerto_serie.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_puerto_serie'
