// Seed: 3413911067
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  type_4(
      id_0, id_0
  );
endmodule
