

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               2f712f89b3956aaa109e9fb538bcf027  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
ExtracExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
ting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c87, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmojPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmojPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmujPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmujPjS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19scan_L1_kernel_nvmbjPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19scan_L1_kernel_nvmbjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmbPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmoPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23scan_inter1_kernel_nvmuPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmuPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmoPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z23scan_inter1_kernel_nvmbPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmbjPjS_' : regs=16, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmujPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z19scan_L1_kernel_nvmojPjS_' : regs=23, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404ae1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x40493b, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047a5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x404630, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044bb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404346, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x40405c, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ed1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403cd8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403adf, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613490; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613494; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x613498; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a4; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134a8; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6134c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46134c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x4073c6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x407274, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmuPjj : hostFun 0x0x407138, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmoPjj : hostFun 0x0x406ffc, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z23scan_inter1_kernel_nvmbPjj : hostFun 0x0x406ec0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x406d84, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmbjPjS_ : hostFun 0x0x406c40, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmujPjS_ : hostFun 0x0x406ae6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z19scan_L1_kernel_nvmojPjS_ : hostFun 0x0x40698c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x406832, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4066f7, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4065fd, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_scan_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x407dbf, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407bd4, fat_cubin_handle = 4

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613490
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613490
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613494
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613494
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x613498
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x613498
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a4
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a4
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x6134a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x6134a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc52b323c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc52b3230..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc52b3228..

GPGPU-Sim PTX: cudaLaunch for 0x0x40698c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19scan_L1_kernel_nvmojPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z19scan_L1_kernel_nvmojPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19scan_L1_kernel_nvmojPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19scan_L1_kernel_nvmojPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19scan_L1_kernel_nvmojPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19scan_L1_kernel_nvmojPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z19scan_L1_kernel_nvmojPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4b08 (mri-gridding.3.sm_70.ptx:312) @%p2 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b18 (mri-gridding.3.sm_70.ptx:317) add.s32 %r27, %r3, 4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b78 (mri-gridding.3.sm_70.ptx:329) @%p3 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b88 (mri-gridding.3.sm_70.ptx:334) add.s32 %r34, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4bd8 (mri-gridding.3.sm_70.ptx:344) @%p4 bra BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce0 (mri-gridding.3.sm_70.ptx:385) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4c08 (mri-gridding.3.sm_70.ptx:353) @%p5 bra BB3_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cc0 (mri-gridding.3.sm_70.ptx:379) shl.b32 %r107, %r107, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4cd8 (mri-gridding.3.sm_70.ptx:382) @%p6 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce0 (mri-gridding.3.sm_70.ptx:385) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4ce8 (mri-gridding.3.sm_70.ptx:386) @%p7 bra BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d80 (mri-gridding.3.sm_70.ptx:412) @%p4 bra BB3_16;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4d80 (mri-gridding.3.sm_70.ptx:412) @%p4 bra BB3_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e90 (mri-gridding.3.sm_70.ptx:454) setp.lt.u32%p1, %r4, %r23;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4db0 (mri-gridding.3.sm_70.ptx:421) @%p9 bra BB3_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e78 (mri-gridding.3.sm_70.ptx:449) shl.b32 %r108, %r108, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4e88 (mri-gridding.3.sm_70.ptx:451) @%p10 bra BB3_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e90 (mri-gridding.3.sm_70.ptx:454) setp.lt.u32%p1, %r4, %r23;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x4ea0 (mri-gridding.3.sm_70.ptx:456) @!%p1 bra BB3_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ee8 (mri-gridding.3.sm_70.ptx:473) @%p3 bra BB3_20;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x4ea8 (mri-gridding.3.sm_70.ptx:457) bra.uni BB3_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (mri-gridding.3.sm_70.ptx:460) ld.shared.u32 %r100, [%r8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x4ee8 (mri-gridding.3.sm_70.ptx:473) @%p3 bra BB3_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f28 (mri-gridding.3.sm_70.ptx:488) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19scan_L1_kernel_nvmojPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19scan_L1_kernel_nvmojPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z19scan_L1_kernel_nvmojPjS_' to stream 0, gridDim= (41,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z19scan_L1_kernel_nvmojPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z19scan_L1_kernel_nvmojPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 12664
gpu_sim_insn = 6104685
gpu_ipc =     482.0503
gpu_tot_sim_cycle = 12664
gpu_tot_sim_insn = 6104685
gpu_tot_ipc =     482.0503
gpu_tot_issued_cta = 41
gpu_occupancy = 24.6673% 
gpu_tot_occupancy = 24.6673% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2355
partiton_level_parallism_total  =       1.2355
partiton_level_parallism_util =       7.0989
partiton_level_parallism_util_total  =       7.0989
L2_BW  =      44.7537 GB/Sec
L2_BW_total  =      44.7537 GB/Sec
gpu_total_sim_rate=190771
############## bottleneck_stats #############
cycles: core 12664, icnt 12664, l2 12664, dram 9509
gpu_ipc	482.050
gpu_tot_issued_cta = 41, average cycles = 309
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 5188 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 1340 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.051	41
L1D data util	0.041	41	0.081	0
L1D tag util	0.010	41	0.020	0
L2 data util	0.039	64	0.046	45
L2 tag util	0.019	64	0.025	45
n_l2_access	 15646
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.024	32	0.036	23

latency_l2_hit:	2309437, num_l2_reqs:	10405
L2 hit latency:	221
latency_dram:	3035364, num_dram_reqs:	5241
DRAM latency:	579

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.178
thread slot	1.000
TB slot    	0.125
L1I tag util	0.118	41	0.231	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.021	41	0.042	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.005	41	0.010	0

smem port	0.064	41

n_reg_bank	16
reg port	0.045	16	0.073	3
L1D tag util	0.010	41	0.020	0
L1D fill util	0.005	41	0.010	0
n_l1d_mshr	4096
L1D mshr util	0.001	41
n_l1d_missq	16
L1D missq util	0.001	41
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.019	64	0.025	45
L2 fill util	0.006	64	0.007	47
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.009	64	0.012	57
L2 missq util	0.000	64	0.000	47
L2 hit rate	0.665
L2 miss rate	0.335
L2 rsfail rate	0.000

dram activity	0.028	32	0.043	23

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 166016, load_transaction_bytes 166016, icnt_m2s_bytes 0
n_gmem_load_insns 1297, n_gmem_load_accesses 5188
n_smem_access_insn 14499, n_smem_accesses 65339

tmp_counter/12	0.019

run 0.048, fetch 0.004, sync 0.598, control 0.005, data 0.342, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10417
	L1D_total_cache_misses = 10417
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5229

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
689, 395, 349, 349, 303, 303, 303, 303, 257, 257, 257, 257, 257, 257, 257, 257, 
gpgpu_n_tot_thrd_icount = 6621760
gpgpu_n_tot_w_icount = 206930
gpgpu_n_stall_shd_mem = 62513
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5188
gpgpu_n_mem_write_global = 10458
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41504
gpgpu_n_store_insn = 83090
gpgpu_n_shmem_insn = 419114
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 62976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50840
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7782
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3891
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23896	W0_Idle:455356	W0_Scoreboard:529838	W1:2624	W2:1886	W3:0	W4:1886	W5:0	W6:0	W7:0	W8:1886	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1886	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196762
single_issue_nums: WS0:61722	WS1:49660	WS2:47774	WS3:47774	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41504 {8:5188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 250992 {8:5229,40:5229,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 207520 {40:5188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 83664 {8:10458,}
maxmflatency = 1051 
max_icnt2mem_latency = 525 
maxmrqlatency = 114 
max_icnt2sh_latency = 49 
averagemflatency = 342 
avg_icnt2mem_latency = 86 
avg_mrq_latency = 23 
avg_icnt2sh_latency = 3 
mrq_lat_table:696 	459 	288 	536 	2438 	1433 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8460 	4752 	2423 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	475 	413 	606 	4654 	3245 	3639 	1326 	1273 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12645 	1565 	978 	403 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6060      6040      6065      6057 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6120      6092      6136      6116 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6253      6204      6272      6233 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6149      6120      6160      6152 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6329      6266      6345      6305 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6473      6385      6484      6433 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6388      6329      6406      6377 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5494      5495      5501      5502 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5527      5531      5533 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5587      5591      5593 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5708      5714      5715 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5617      5621      5622 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5780      5784      5786 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5910      5914      5915 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5848      5854      5855 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6009      6012      6045      6047 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6040      6043      6076      6077 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6100      6104      6136      6137 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6224      6225      6260      6261 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6132      6133      6168      6169 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6293      6296      6329      6330 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6425      6426      6461      6462 
dram[22]:         0         0         0         0         0      9599         0         0         0         0         0         0      6361      6365      6397      6398 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0      5494      5495      5501      5505 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5529      5530      5537 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5594      5589      5602 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5731      5711      5738 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5627      5618      5635 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5807      5782      5816 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5951      5911      5960 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5884      5851      5892 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6012      6051      6024      6083 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 80.000000 78.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 79.000000 78.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 77.000000 75.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 74.000000 69.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 74.000000 71.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 75.000000 74.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 71.000000 64.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 70.000000 64.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan 19.000000      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 64.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 82.000000 74.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 82.000000 73.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 46.000000 74.000000 73.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 41.000000 69.000000 73.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 42.000000 69.000000 73.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 43.000000 73.000000 73.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 26.000000 38.000000 66.000000 72.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 25.000000 38.000000 66.000000 72.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 6019/129 = 46.658916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5188
min_bank_accesses = 0!
chip skew: 168/160 = 1.05
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       120       104 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       119        94 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40        78        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40        49        34 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40        51        31 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40        72        50 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40        20         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40        20         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0        44         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       139        79 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       127        74 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60        90        50 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60        67        30 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60        74        30 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60        79        46 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60        44        20 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60        37        20 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 3396
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         794       809       828       839
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         795       822       841       866
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         791       853       882       904
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         795       846       882       881
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         798       845       856       888
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         814       860       918       921
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         812       885       921       938
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         248       247       330       370
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         262       261       348       409
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         276       277       494       551
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         307       308       688       810
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         301       303       657       814
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         323       323       593       720
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none         363       359      1073      1441
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         347       345      1040      1402
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         789       790       844       835
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         790       790       842       840
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         792       788       873       870
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         789       794       924       949
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         788       789       904       935
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         788       789       893       909
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         802       797       940       982
dram[22]:     none      none      none      none      none         336    none      none      none      none      none      none         806       794       934       979
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none         257       250       295       451
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         269       265       330       482
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         289       278       438       632
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         326       312       573       871
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         325       305       539       851
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         338       330       552       784
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none         388       369       817      1153
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         381       356       848      1115
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         794       805       828       854
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       450       437       478       500
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       443       436       481       514
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       439       437       480       512
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       437       437       477       498
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       445       437       465       505
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       450       438       464       514
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       444       439       465       511
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       592       593       621       636
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       649       650       670       672
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       672       673       701       716
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       781       782       811       826
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       826       827       847       849
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       841       842       875       887
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       954       955       983       998
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0       897       898       926       941
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       434       436       516       511
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       437       439       500       497
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       433       436       514       510
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       436       437       517       511
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       436       437       504       498
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       437       439       515       508
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       436       437       518       510
dram[22]:          0         0         0         0         0       203         0         0         0         0         0         0       433       436       513       506
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0       589       610       609       668
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       636       669       662       700
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       661       696       700       733
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       757       802       804       855
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       789       847       841       889
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       813       866       857       931
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       910       975       971      1051
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       879       918       914       983
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       438       478       494       526
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 28): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=220 dram_eff=0.7273
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9487i bk13: 16a 9487i bk14: 64a 9444i bk15: 64a 9435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.681373
Bank_Level_Parallism_Col = 1.673267
Bank_Level_Parallism_Ready = 1.118750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.673267 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 9305 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 29 
rwq = 0 
CCDLc_limit_alone = 29 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.163424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.163424
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 60): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9347 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=198 dram_eff=0.8081
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9485i bk13: 16a 9484i bk14: 64a 9441i bk15: 64a 9430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.913978
Bank_Level_Parallism_Col = 1.902703
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.902703 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 9323 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9347 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017036 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.012346 
queue_avg = 0.220528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.220528
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 76): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9347 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=209 dram_eff=0.7656
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9484i bk13: 16a 9484i bk14: 64a 9444i bk15: 64a 9430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.796954
Bank_Level_Parallism_Col = 1.794872
Bank_Level_Parallism_Ready = 1.162500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.794872 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 9312 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9347 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017036 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.012346 
queue_avg = 0.318120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.31812
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 72): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=253 dram_eff=0.6324
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9488i bk13: 16a 9483i bk14: 64a 9439i bk15: 64a 9432i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.609091
Bank_Level_Parallism_Col = 1.593607
Bank_Level_Parallism_Ready = 1.093750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.593607 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 9289 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.179935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.179935
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 92): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9347 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=226 dram_eff=0.708
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9480i bk13: 16a 9488i bk14: 64a 9440i bk15: 64a 9416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.754717
Bank_Level_Parallism_Col = 1.752381
Bank_Level_Parallism_Ready = 1.225000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.752381 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9297 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9347 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017036 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.012346 
queue_avg = 0.253023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.253023
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 56): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9347 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=242 dram_eff=0.6612
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9490i bk13: 16a 9481i bk14: 64a 9436i bk15: 64a 9416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687783
Bank_Level_Parallism_Col = 1.684932
Bank_Level_Parallism_Ready = 1.212500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.684932 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 61 
Wasted_Row = 0 
Idle = 9288 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9347 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017036 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.012346 
queue_avg = 0.312125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.312125
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 32): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=230 dram_eff=0.6957
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9490i bk13: 16a 9484i bk14: 64a 9438i bk15: 64a 9429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.698565
Bank_Level_Parallism_Col = 1.695652
Bank_Level_Parallism_Ready = 1.137500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.695652 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 9300 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 25 
rwq = 0 
CCDLc_limit_alone = 25 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.269008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.269008
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 39): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9185 n_act=4 n_pre=0 n_ref_event=0 n_req=281 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=160 bw_util=0.03365
n_activity=356 dram_eff=0.8989
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9433i bk13: 16a 9429i bk14: 64a 9324i bk15: 64a 9333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981982
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.142442
Bank_Level_Parallism_Col = 2.119534
Bank_Level_Parallism_Ready = 1.271875
write_to_read_ratio_blp_rw_average = 0.478134
GrpLevelPara = 2.119534 

BW Util details:
bwutil = 0.033652 
total_CMD = 9509 
util_bw = 320 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 9165 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9185 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 160 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 281 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 320 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.033652 
Either_Row_CoL_Bus_Util = 0.034073 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.634977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.634977
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 45): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9189 n_act=4 n_pre=0 n_ref_event=0 n_req=275 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.03323
n_activity=359 dram_eff=0.8802
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9424i bk13: 16a 9425i bk14: 64a 9370i bk15: 64a 9382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.955224
Bank_Level_Parallism_Col = 1.925150
Bank_Level_Parallism_Ready = 1.218354
write_to_read_ratio_blp_rw_average = 0.473054
GrpLevelPara = 1.925150 

BW Util details:
bwutil = 0.033232 
total_CMD = 9509 
util_bw = 316 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 9174 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9189 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 275 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 316 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.033232 
Either_Row_CoL_Bus_Util = 0.033652 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.442949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.442949
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 73): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9206 n_act=4 n_pre=0 n_ref_event=0 n_req=247 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=139 bw_util=0.03144
n_activity=333 dram_eff=0.8979
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9433i bk13: 16a 9430i bk14: 64a 9363i bk15: 64a 9366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.049844
Bank_Level_Parallism_Col = 2.018750
Bank_Level_Parallism_Ready = 1.157191
write_to_read_ratio_blp_rw_average = 0.440625
GrpLevelPara = 2.018750 

BW Util details:
bwutil = 0.031444 
total_CMD = 9509 
util_bw = 299 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 9188 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9206 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 139 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 247 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 299 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.031444 
Either_Row_CoL_Bus_Util = 0.031865 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.402671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.402671
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 96): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9227 n_act=4 n_pre=0 n_ref_event=0 n_req=224 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=118 bw_util=0.02924
n_activity=320 dram_eff=0.8687
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9433i bk13: 16a 9430i bk14: 64a 9380i bk15: 64a 9392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980676
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.970779
Bank_Level_Parallism_Col = 1.944625
Bank_Level_Parallism_Ready = 1.147482
write_to_read_ratio_blp_rw_average = 0.416938
GrpLevelPara = 1.944625 

BW Util details:
bwutil = 0.029235 
total_CMD = 9509 
util_bw = 278 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 9201 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9227 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 118 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 224 
total_req = 278 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 278 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.029235 
Either_Row_CoL_Bus_Util = 0.029656 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.323062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.323062
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 98): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9222 n_act=4 n_pre=0 n_ref_event=0 n_req=222 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.02976
n_activity=334 dram_eff=0.8473
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9433i bk13: 16a 9430i bk14: 64a 9416i bk15: 64a 9421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980861
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.757282
Bank_Level_Parallism_Col = 1.724026
Bank_Level_Parallism_Ready = 1.081272
write_to_read_ratio_blp_rw_average = 0.425325
GrpLevelPara = 1.724026 

BW Util details:
bwutil = 0.029761 
total_CMD = 9509 
util_bw = 283 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 9200 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9222 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 222 
total_req = 283 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 283 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.029761 
Either_Row_CoL_Bus_Util = 0.030182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.208434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.208434
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 82): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9212 n_act=4 n_pre=0 n_ref_event=0 n_req=238 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=133 bw_util=0.03081
n_activity=329 dram_eff=0.8906
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9430i bk13: 16a 9427i bk14: 64a 9356i bk15: 64a 9386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981221
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.047319
Bank_Level_Parallism_Col = 2.015823
Bank_Level_Parallism_Ready = 1.170648
write_to_read_ratio_blp_rw_average = 0.436709
GrpLevelPara = 2.015823 

BW Util details:
bwutil = 0.030813 
total_CMD = 9509 
util_bw = 293 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 9192 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9212 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 133 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 238 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 293 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.030813 
Either_Row_CoL_Bus_Util = 0.031234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.361973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.361973
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 120): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9248 n_act=4 n_pre=0 n_ref_event=0 n_req=200 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=97 bw_util=0.02703
n_activity=307 dram_eff=0.8371
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9433i bk13: 16a 9430i bk14: 64a 9386i bk15: 64a 9410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979900
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.949153
Bank_Level_Parallism_Col = 1.914966
Bank_Level_Parallism_Ready = 1.182879
write_to_read_ratio_blp_rw_average = 0.391156
GrpLevelPara = 1.914966 

BW Util details:
bwutil = 0.027027 
total_CMD = 9509 
util_bw = 257 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 9214 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9248 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 97 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 200 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 257 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.027027 
Either_Row_CoL_Bus_Util = 0.027448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.305710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.30571
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 120): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9249 n_act=4 n_pre=0 n_ref_event=0 n_req=200 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.02692
n_activity=304 dram_eff=0.8421
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9433i bk13: 16a 9431i bk14: 64a 9389i bk15: 64a 9415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979798
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.934932
Bank_Level_Parallism_Col = 1.907217
Bank_Level_Parallism_Ready = 1.164062
write_to_read_ratio_blp_rw_average = 0.384880
GrpLevelPara = 1.907217 

BW Util details:
bwutil = 0.026922 
total_CMD = 9509 
util_bw = 256 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 9217 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 24 
rwq = 0 
CCDLc_limit_alone = 24 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9249 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 200 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.026922 
Either_Row_CoL_Bus_Util = 0.027343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.296561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.296561
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 8): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=200 dram_eff=0.8
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9486i bk13: 16a 9484i bk14: 64a 9435i bk15: 64a 9425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.946808
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 9321 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.347881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.347881
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 8): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=210 dram_eff=0.7619
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9485i bk13: 16a 9484i bk14: 64a 9464i bk15: 64a 9454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.634921
Bank_Level_Parallism_Col = 1.606383
Bank_Level_Parallism_Ready = 1.068750
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.606383 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 9320 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.163003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.163003
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 68): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=199 dram_eff=0.804
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9485i bk13: 16a 9485i bk14: 64a 9430i bk15: 64a 9431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.951872
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 9322 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.340835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.340835
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 108): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=200 dram_eff=0.8
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9486i bk13: 16a 9482i bk14: 64a 9433i bk15: 64a 9428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.952128
Bank_Level_Parallism_Col = 1.919786
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.919786 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 9321 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.347986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.347986
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 96): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=211 dram_eff=0.7583
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9489i bk13: 16a 9489i bk14: 64a 9466i bk15: 64a 9463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.545455
Bank_Level_Parallism_Col = 1.510753
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.510753 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 9322 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.170049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.170049
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 84): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=198 dram_eff=0.8081
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9485i bk13: 16a 9483i bk14: 64a 9432i bk15: 64a 9430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.967742
Bank_Level_Parallism_Col = 1.940541
Bank_Level_Parallism_Ready = 1.075000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.940541 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 9323 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.333579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.333579
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 36): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9346 n_act=4 n_pre=0 n_ref_event=0 n_req=160 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01683
n_activity=199 dram_eff=0.804
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9486i bk13: 16a 9483i bk14: 64a 9433i bk15: 64a 9427i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.962567
Bank_Level_Parallism_Col = 1.930107
Bank_Level_Parallism_Ready = 1.087500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.930107 

BW Util details:
bwutil = 0.016826 
total_CMD = 9509 
util_bw = 160 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 9322 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9346 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 160 
total_req = 160 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 160 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.016826 
Either_Row_CoL_Bus_Util = 0.017142 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.006135 
queue_avg = 0.364076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.364076
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 32): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9301 n_act=5 n_pre=0 n_ref_event=0 n_req=179 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=44 bw_util=0.02145
n_activity=332 dram_eff=0.6145
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9439i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9485i bk13: 16a 9485i bk14: 64a 9430i bk15: 64a 9431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972067
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 0.947368
Bank_Level_Parallism = 1.644928
Bank_Level_Parallism_Col = 1.631387
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.321168
GrpLevelPara = 1.631387 

BW Util details:
bwutil = 0.021453 
total_CMD = 9509 
util_bw = 204 
Wasted_Col = 72 
Wasted_Row = 0 
Idle = 9233 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9301 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 44 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 179 
total_req = 204 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 204 
Row_Bus_Util =  0.000526 
CoL_Bus_Util = 0.021453 
Either_Row_CoL_Bus_Util = 0.021874 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.004808 
queue_avg = 0.348827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.348827
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 42): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9166 n_act=4 n_pre=0 n_ref_event=0 n_req=294 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=171 bw_util=0.03565
n_activity=422 dram_eff=0.8033
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9427i bk13: 24a 9387i bk14: 64a 9332i bk15: 64a 9288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.066667
Bank_Level_Parallism_Col = 2.051980
Bank_Level_Parallism_Ready = 1.575221
write_to_read_ratio_blp_rw_average = 0.497525
GrpLevelPara = 2.051980 

BW Util details:
bwutil = 0.035650 
total_CMD = 9509 
util_bw = 339 
Wasted_Col = 66 
Wasted_Row = 0 
Idle = 9104 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9166 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 171 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 294 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 339 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.035650 
Either_Row_CoL_Bus_Util = 0.036071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.711431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.711431
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 50): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9170 n_act=4 n_pre=0 n_ref_event=0 n_req=286 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=167 bw_util=0.03523
n_activity=430 dram_eff=0.7791
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9424i bk13: 24a 9384i bk14: 64a 9321i bk15: 64a 9298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.079012
Bank_Level_Parallism_Col = 2.061881
Bank_Level_Parallism_Ready = 1.552239
write_to_read_ratio_blp_rw_average = 0.487624
GrpLevelPara = 2.061881 

BW Util details:
bwutil = 0.035230 
total_CMD = 9509 
util_bw = 335 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 9104 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9170 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 167 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 286 
total_req = 335 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 335 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.035230 
Either_Row_CoL_Bus_Util = 0.035650 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.573246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.573246
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 72): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9197 n_act=4 n_pre=0 n_ref_event=0 n_req=264 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=141 bw_util=0.0325
n_activity=376 dram_eff=0.8218
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9427i bk13: 24a 9399i bk14: 64a 9323i bk15: 64a 9345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982222
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.128134
Bank_Level_Parallism_Col = 2.120112
Bank_Level_Parallism_Ready = 1.504854
write_to_read_ratio_blp_rw_average = 0.463687
GrpLevelPara = 2.120112 

BW Util details:
bwutil = 0.032496 
total_CMD = 9509 
util_bw = 309 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 9150 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 38 
rwq = 0 
CCDLc_limit_alone = 38 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9197 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 141 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 309 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 309 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.032496 
Either_Row_CoL_Bus_Util = 0.032811 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.003205 
queue_avg = 0.526449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.526449
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 90): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9224 n_act=4 n_pre=0 n_ref_event=0 n_req=246 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=115 bw_util=0.02976
n_activity=354 dram_eff=0.7994
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9424i bk13: 24a 9409i bk14: 64a 9360i bk15: 64a 9368i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981395
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.041543
Bank_Level_Parallism_Col = 2.035714
Bank_Level_Parallism_Ready = 1.466431
write_to_read_ratio_blp_rw_average = 0.398810
GrpLevelPara = 2.035714 

BW Util details:
bwutil = 0.029761 
total_CMD = 9509 
util_bw = 283 
Wasted_Col = 54 
Wasted_Row = 0 
Idle = 9172 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 42 
rwq = 0 
CCDLc_limit_alone = 42 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9224 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 115 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 246 
total_req = 283 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 283 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.029761 
Either_Row_CoL_Bus_Util = 0.029972 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.007018 
queue_avg = 0.491850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.49185
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 87): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9218 n_act=4 n_pre=0 n_ref_event=0 n_req=249 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=120 bw_util=0.03029
n_activity=387 dram_eff=0.7442
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9413i bk13: 24a 9404i bk14: 64a 9346i bk15: 64a 9379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.974860
Bank_Level_Parallism_Col = 1.966387
Bank_Level_Parallism_Ready = 1.451389
write_to_read_ratio_blp_rw_average = 0.392157
GrpLevelPara = 1.966387 

BW Util details:
bwutil = 0.030287 
total_CMD = 9509 
util_bw = 288 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 9151 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9218 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 120 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 249 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 288 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.030287 
Either_Row_CoL_Bus_Util = 0.030603 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.003436 
queue_avg = 0.428752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.428752
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 80): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9205 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=133 bw_util=0.03165
n_activity=387 dram_eff=0.7778
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9420i bk13: 24a 9401i bk14: 64a 9346i bk15: 64a 9343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981900
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.010811
Bank_Level_Parallism_Col = 2.008152
Bank_Level_Parallism_Ready = 1.508306
write_to_read_ratio_blp_rw_average = 0.429348
GrpLevelPara = 2.008152 

BW Util details:
bwutil = 0.031654 
total_CMD = 9509 
util_bw = 301 
Wasted_Col = 69 
Wasted_Row = 0 
Idle = 9139 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9205 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 133 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 301 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 301 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.031654 
Either_Row_CoL_Bus_Util = 0.031970 
Issued_on_Two_Bus_Simul_Util = 0.000105 
issued_two_Eff = 0.003289 
queue_avg = 0.599222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.599222
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 103): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9253 n_act=4 n_pre=0 n_ref_event=0 n_req=233 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=86 bw_util=0.02671
n_activity=352 dram_eff=0.7216
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9446i bk13: 24a 9427i bk14: 64a 9399i bk15: 64a 9374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980198
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.761194
Bank_Level_Parallism_Col = 1.751497
Bank_Level_Parallism_Ready = 1.342520
write_to_read_ratio_blp_rw_average = 0.344311
GrpLevelPara = 1.751497 

BW Util details:
bwutil = 0.026712 
total_CMD = 9509 
util_bw = 254 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 9174 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9253 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 86 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 233 
total_req = 254 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 254 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.026712 
Either_Row_CoL_Bus_Util = 0.026922 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.007812 
queue_avg = 0.571459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.571459
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 106): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9257 n_act=4 n_pre=0 n_ref_event=0 n_req=230 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=82 bw_util=0.02629
n_activity=341 dram_eff=0.7331
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9451i bk13: 24a 9427i bk14: 64a 9400i bk15: 64a 9379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980099
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.780864
Bank_Level_Parallism_Col = 1.773994
Bank_Level_Parallism_Ready = 1.340000
write_to_read_ratio_blp_rw_average = 0.346749
GrpLevelPara = 1.773994 

BW Util details:
bwutil = 0.026291 
total_CMD = 9509 
util_bw = 250 
Wasted_Col = 74 
Wasted_Row = 0 
Idle = 9185 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9257 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 82 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 230 
total_req = 250 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 250 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.026291 
Either_Row_CoL_Bus_Util = 0.026501 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.007937 
queue_avg = 0.480597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.480597
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9509 n_nop=9343 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01725
n_activity=228 dram_eff=0.7193
bk0: 0a 9509i bk1: 0a 9509i bk2: 0a 9509i bk3: 0a 9509i bk4: 0a 9509i bk5: 0a 9509i bk6: 0a 9509i bk7: 0a 9509i bk8: 0a 9509i bk9: 0a 9509i bk10: 0a 9509i bk11: 0a 9509i bk12: 16a 9487i bk13: 24a 9479i bk14: 64a 9433i bk15: 60a 9428i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.726852
Bank_Level_Parallism_Col = 1.716279
Bank_Level_Parallism_Ready = 1.128049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716279 

BW Util details:
bwutil = 0.017247 
total_CMD = 9509 
util_bw = 164 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 9293 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9509 
n_nop = 9343 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000421 
CoL_Bus_Util = 0.017247 
Either_Row_CoL_Bus_Util = 0.017457 
Issued_on_Two_Bus_Simul_Util = 0.000210 
issued_two_Eff = 0.012048 
queue_avg = 0.402881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.402881

========= L2 cache stats =========
L2_cache_bank[0]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 322, Miss = 133, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 252, Miss = 84, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15646
L2_total_cache_misses = 5241
L2_total_cache_miss_rate = 0.3350
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1297
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3891
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5188
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10458
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=15646
icnt_total_pkts_simt_to_mem=15646
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15646
Req_Network_cycles = 12664
Req_Network_injected_packets_per_cycle =       1.2355 
Req_Network_conflicts_per_cycle =       2.4413
Req_Network_conflicts_per_cycle_util =      14.0272
Req_Bank_Level_Parallism =       7.0989
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0496
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0193

Reply_Network_injected_packets_num = 15646
Reply_Network_cycles = 12664
Reply_Network_injected_packets_per_cycle =        1.2355
Reply_Network_conflicts_per_cycle =        0.3010
Reply_Network_conflicts_per_cycle_util =       1.8714
Reply_Bank_Level_Parallism =       7.6809
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0308
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0154
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 190771 (inst/sec)
gpgpu_simulation_rate = 395 (cycle/sec)
gpgpu_silicon_slowdown = 2865822x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc52b3248..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc52b3244..

GPGPU-Sim PTX: cudaLaunch for 0x0x406ffc (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z23scan_inter1_kernel_nvmoPjj'...
GPGPU-Sim PTX: Finding dominators for '_Z23scan_inter1_kernel_nvmoPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23scan_inter1_kernel_nvmoPjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z23scan_inter1_kernel_nvmoPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23scan_inter1_kernel_nvmoPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23scan_inter1_kernel_nvmoPjj'...
GPGPU-Sim PTX: reconvergence points for _Z23scan_inter1_kernel_nvmoPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5f08 (mri-gridding.3.sm_70.ptx:1184) @%p1 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6000 (mri-gridding.3.sm_70.ptx:1222) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5f20 (mri-gridding.3.sm_70.ptx:1189) @%p2 bra BB8_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe0 (mri-gridding.3.sm_70.ptx:1216) shl.b32 %r85, %r85, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5ff8 (mri-gridding.3.sm_70.ptx:1219) @%p3 bra BB8_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6000 (mri-gridding.3.sm_70.ptx:1222) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23scan_inter1_kernel_nvmoPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23scan_inter1_kernel_nvmoPjj'.
GPGPU-Sim PTX: pushing kernel '_Z23scan_inter1_kernel_nvmoPjj' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z23scan_inter1_kernel_nvmoPjj'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 2: size 0
kernel_name = _Z23scan_inter1_kernel_nvmoPjj 
kernel_launch_uid = 2 
gpu_sim_cycle = 7425
gpu_sim_insn = 9514
gpu_ipc =       1.2813
gpu_tot_sim_cycle = 20089
gpu_tot_sim_insn = 6114199
gpu_tot_ipc =     304.3556
gpu_tot_issued_cta = 42
gpu_occupancy = 3.1166% 
gpu_tot_occupancy = 24.4969% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0108
partiton_level_parallism_total  =       0.7828
partiton_level_parallism_util =       1.0959
partiton_level_parallism_util_total  =       6.9065
L2_BW  =       0.3903 GB/Sec
L2_BW_total  =      28.3567 GB/Sec
gpu_total_sim_rate=160899
############## bottleneck_stats #############
cycles: core 7425, icnt 7425, l2 7425, dram 5575
gpu_ipc	1.281
gpu_tot_issued_cta = 42, average cycles = 177
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 16 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 2159 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.000	1	0.022	41
L1D tag util	0.000	1	0.009	41
L2 data util	0.000	2	0.009	45
L2 tag util	0.000	2	0.005	45
n_l2_access	 80
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.036	31	0.061	30

latency_l1_hit:	3422, num_l1_reqs:	32
L1 hit latency:	106
latency_l2_hit:	8450, num_l2_reqs:	48
L2 hit latency:	176
latency_dram:	6781, num_dram_reqs:	16
DRAM latency:	423

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	1.000
L1I tag util	0.000	1	0.029	41

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.007	41
sp pipe util	0.000	0	0.000	41
sfu pipe util	0.000	0	0.000	41
ldst mem cycle	0.000	1	0.004	41

smem port	0.000	1

n_reg_bank	16
reg port	0.000	0	0.000	41
L1D tag util	0.000	1	0.009	41
L1D fill util	0.000	1	0.002	41
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.000	2	0.005	45
L2 fill util	0.000	2	0.001	45
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	2	0.001	47
L2 missq util	0.000	2	0.000	45
L2 hit rate	0.800
L2 miss rate	0.200
L2 rsfail rate	0.000

dram activity	0.042	31	0.062	30

load trans eff	0.500
load trans sz	32.000
load_useful_bytes 512, load_transaction_bytes 1024, icnt_m2s_bytes 0
n_gmem_load_insns 4, n_gmem_load_accesses 32
n_smem_access_insn 32, n_smem_accesses 85

tmp_counter/12	0.000

run 0.082, fetch 0.002, sync 0.360, control 0.004, data 0.551, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10481
	L1D_total_cache_misses = 10449
	L1D_total_cache_miss_rate = 0.9969
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5261

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
689, 395, 349, 349, 303, 303, 303, 303, 257, 257, 257, 257, 257, 257, 257, 257, 
gpgpu_n_tot_thrd_icount = 6634496
gpgpu_n_tot_w_icount = 207328
gpgpu_n_stall_shd_mem = 62650
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5204
gpgpu_n_mem_write_global = 10522
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41632
gpgpu_n_store_insn = 83346
gpgpu_n_shmem_insn = 419751
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63104
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50893
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7838
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3919
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23896	W0_Idle:461982	W0_Scoreboard:532510	W1:2647	W2:1909	W3:0	W4:1909	W5:0	W6:0	W7:0	W8:1909	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1909	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:197045
single_issue_nums: WS0:61990	WS1:49790	WS2:47774	WS3:47774	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41632 {8:5204,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 252528 {8:5261,40:5261,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208160 {40:5204,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 84176 {8:10522,}
maxmflatency = 1051 
max_icnt2mem_latency = 525 
maxmrqlatency = 331 
max_icnt2sh_latency = 49 
averagemflatency = 341 
avg_icnt2mem_latency = 83 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 3 
mrq_lat_table:785 	515 	341 	696 	2727 	1729 	835 	979 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8524 	4768 	2423 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	489 	429 	608 	4702 	3245 	3639 	1326 	1273 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12692 	1598 	978 	403 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6060      6040      6065      6057 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6120      6092      6136      6116 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6253      6204      6272      6233 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6149      6120      6160      6152 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6329      6266      6345      6305 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6473      6385      6484      6433 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6388      6329      6406      6377 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5494      5495      5501      5502 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5527      5531      5533 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5587      5591      5593 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5708      5714      5715 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5617      5621      5622 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5780      5784      5786 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5910      5914      5915 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5848      5854      5855 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6009      6012      6045      6047 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6040      6043      6076      6077 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6100      6104      6136      6137 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6224      6225      6260      6261 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6132      6133      6168      6169 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6293      6296      6329      6330 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6425      6426      6461      6462 
dram[22]:         0         0         0         0         0      9599         0         0         0         0         0         0      6361      6365      6397      6398 
dram[23]:         0         0         0         0         0      5495         0         0         0         0         0         0      5494      5495      5501      5505 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5529      5530      5537 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5594      5589      5602 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5731      5711      5738 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5627      5618      5635 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5807      5782      5816 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5951      5911      5960 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5884      5851      5892 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6012      6051      6024      6083 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 16.000000 76.000000 68.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 16.000000 72.000000 100.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 16.000000 92.000000 96.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 16.000000 92.000000 92.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 16.000000 96.000000 112.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 24.000000 16.000000 84.000000 92.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 80.000000 80.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 32.000000 100.000000 80.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 100.000000 104.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 92.000000 100.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 32.000000 92.000000 92.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 68.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan 27.000000      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 32.000000 68.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 8703/130 = 66.946152
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         8         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         8         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5204
min_bank_accesses = 0!
chip skew: 176/160 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        23         0        18         4 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        33         0         8        75 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        37         0        66        74 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        33         0        62        70 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        30         0        52       104 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        18         0        43        61 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        28        36 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         7         4         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0        13         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0        40        66        39 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        37        38        89        89 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        36        37        70        85 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        30        40        58        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        40        39        10         0 
dram[22]:         0         0         0         0         0        44         0         0         0         0         0         0        29        40        10         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 8489
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         326       809       646       789
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         259       822       748       399
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         239       853       434       419
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         259       846       448       421
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         277       845       472       338
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         383       860       549       471
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         812       885       641       600
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         248       247       271       277
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         262       261       284       288
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         276       277       313       315
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         307       308       347       354
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         301       303       337       345
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         323       323       360       366
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none         363       359       402       411
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         347       345       390       400
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         549       632       844       835
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         790       436       842       840
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         792       225       429       540
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         238       235       386       397
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         242       238       432       401
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         274       225       468       454
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         229       232       812       982
dram[22]:     none      none      none      none      none         461    none      none      none      none      none      none         286       226       807       979
dram[23]:     none      none      none      none      none        1142    none      none      none      none      none      none         257       250       267       288
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         269       265       281       297
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         289       278       301       321
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         326       312       335       365
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         325       305       332       357
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         338       330       352       385
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none         388       369       394       432
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         381       356       382       418
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         794       805       828       854
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       450       437       478       500
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       443       436       481       514
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       439       437       480       512
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       437       437       477       498
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       445       437       465       505
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       450       438       464       514
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       444       439       465       511
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       592       593       621       636
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       649       650       670       672
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       672       673       701       716
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       781       782       811       826
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       826       827       847       849
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       841       842       875       887
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       954       955       983       998
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0       897       898       926       941
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       434       436       516       511
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       437       439       500       497
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       433       436       514       510
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       436       437       517       511
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       436       437       504       498
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       437       439       515       508
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       436       437       518       510
dram[22]:          0         0         0         0         0       421         0         0         0         0         0         0       433       436       513       506
dram[23]:          0         0         0         0         0       436         0         0         0         0         0         0       589       610       609       668
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       636       669       662       700
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       661       696       700       733
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       757       802       804       855
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       789       847       841       889
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       813       866       857       931
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       910       975       971      1051
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       879       918       914       983
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       438       478       494       526
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14876 n_act=4 n_pre=0 n_ref_event=0 n_req=188 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.01359
n_activity=326 dram_eff=0.6288
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15032i bk13: 16a 15062i bk14: 64a 14999i bk15: 64a 15010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.492908
Bank_Level_Parallism_Col = 1.485714
Bank_Level_Parallism_Ready = 1.092683
write_to_read_ratio_blp_rw_average = 0.278571
GrpLevelPara = 1.485714 

BW Util details:
bwutil = 0.013591 
total_CMD = 15084 
util_bw = 205 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 14802 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14876 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 205 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.013591 
Either_Row_CoL_Bus_Util = 0.013789 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.004808 
queue_avg = 0.109122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.109122
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14806 n_act=4 n_pre=0 n_ref_event=0 n_req=220 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.0183
n_activity=426 dram_eff=0.6479
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15011i bk13: 16a 15059i bk14: 64a 15012i bk15: 64a 14893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.456140
Bank_Level_Parallism_Col = 1.449749
Bank_Level_Parallism_Ready = 1.086957
write_to_read_ratio_blp_rw_average = 0.535176
GrpLevelPara = 1.449749 

BW Util details:
bwutil = 0.018298 
total_CMD = 15084 
util_bw = 276 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 14685 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14806 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 220 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 276 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.018298 
Either_Row_CoL_Bus_Util = 0.018430 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.007194 
queue_avg = 0.215659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.215659
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14745 n_act=4 n_pre=0 n_ref_event=0 n_req=236 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=177 bw_util=0.02234
n_activity=480 dram_eff=0.7021
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15002i bk13: 16a 15059i bk14: 64a 14918i bk15: 64a 14890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.551876
Bank_Level_Parallism_Col = 1.549889
Bank_Level_Parallism_Ready = 1.083086
write_to_read_ratio_blp_rw_average = 0.567627
GrpLevelPara = 1.549889 

BW Util details:
bwutil = 0.022342 
total_CMD = 15084 
util_bw = 337 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 14631 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14745 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 177 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 236 
total_req = 337 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 337 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.022342 
Either_Row_CoL_Bus_Util = 0.022474 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.005900 
queue_avg = 0.317025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.317025
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14756 n_act=4 n_pre=0 n_ref_event=0 n_req=232 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=165 bw_util=0.02155
n_activity=523 dram_eff=0.6214
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15015i bk13: 16a 15058i bk14: 64a 14919i bk15: 64a 14895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.433684
Bank_Level_Parallism_Col = 1.426160
Bank_Level_Parallism_Ready = 1.052308
write_to_read_ratio_blp_rw_average = 0.537975
GrpLevelPara = 1.426160 

BW Util details:
bwutil = 0.021546 
total_CMD = 15084 
util_bw = 325 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 14609 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14756 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 165 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 325 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.021546 
Either_Row_CoL_Bus_Util = 0.021745 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.003049 
queue_avg = 0.230045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.230045
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14736 n_act=4 n_pre=0 n_ref_event=0 n_req=252 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=186 bw_util=0.02294
n_activity=512 dram_eff=0.6758
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15008i bk13: 16a 15063i bk14: 64a 14948i bk15: 64a 14831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.518519
Bank_Level_Parallism_Col = 1.516529
Bank_Level_Parallism_Ready = 1.118497
write_to_read_ratio_blp_rw_average = 0.566116
GrpLevelPara = 1.516529 

BW Util details:
bwutil = 0.022938 
total_CMD = 15084 
util_bw = 346 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 14598 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14736 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 186 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 252 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 346 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.022938 
Either_Row_CoL_Bus_Util = 0.023071 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.005747 
queue_avg = 0.281557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.281557
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14800 n_act=4 n_pre=0 n_ref_event=0 n_req=216 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.0187
n_activity=483 dram_eff=0.5839
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15036i bk13: 16a 15056i bk14: 64a 14947i bk15: 64a 14890i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.409502
Bank_Level_Parallism_Col = 1.406818
Bank_Level_Parallism_Ready = 1.166667
write_to_read_ratio_blp_rw_average = 0.502273
GrpLevelPara = 1.406818 

BW Util details:
bwutil = 0.018695 
total_CMD = 15084 
util_bw = 282 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 14642 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14800 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 216 
total_req = 282 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 282 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.018695 
Either_Row_CoL_Bus_Util = 0.018828 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.007042 
queue_avg = 0.271811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.271811
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14857 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.01485
n_activity=356 dram_eff=0.6292
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15065i bk13: 16a 15059i bk14: 64a 14976i bk15: 64a 14950i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.517460
Bank_Level_Parallism_Col = 1.514377
Bank_Level_Parallism_Ready = 1.098214
write_to_read_ratio_blp_rw_average = 0.338658
GrpLevelPara = 1.514377 

BW Util details:
bwutil = 0.014850 
total_CMD = 15084 
util_bw = 224 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 14769 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14857 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 224 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.014850 
Either_Row_CoL_Bus_Util = 0.015049 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.004405 
queue_avg = 0.185892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.185892
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14520 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03713
n_activity=603 dram_eff=0.9287
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15008i bk13: 16a 15004i bk14: 64a 14711i bk15: 64a 14717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.075085
Bank_Level_Parallism_Col = 2.061538
Bank_Level_Parallism_Ready = 1.155357
write_to_read_ratio_blp_rw_average = 0.694017
GrpLevelPara = 2.061538 

BW Util details:
bwutil = 0.037125 
total_CMD = 15084 
util_bw = 560 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 14498 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14520 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.037125 
Either_Row_CoL_Bus_Util = 0.037391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.085853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.08585
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14520 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03713
n_activity=608 dram_eff=0.9211
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 14999i bk13: 16a 15000i bk14: 64a 14752i bk15: 64a 14763i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.972366
Bank_Level_Parallism_Col = 1.955017
Bank_Level_Parallism_Ready = 1.123214
write_to_read_ratio_blp_rw_average = 0.695502
GrpLevelPara = 1.955017 

BW Util details:
bwutil = 0.037125 
total_CMD = 15084 
util_bw = 560 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 14505 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14520 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.037125 
Either_Row_CoL_Bus_Util = 0.037391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.976730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.97673
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14520 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03713
n_activity=601 dram_eff=0.9318
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15008i bk13: 16a 15005i bk14: 64a 14732i bk15: 64a 14732i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.018836
Bank_Level_Parallism_Col = 2.001715
Bank_Level_Parallism_Ready = 1.083929
write_to_read_ratio_blp_rw_average = 0.692967
GrpLevelPara = 2.001715 

BW Util details:
bwutil = 0.037125 
total_CMD = 15084 
util_bw = 560 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 14500 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14520 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.037125 
Either_Row_CoL_Bus_Util = 0.037391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.958565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.958565
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14520 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03713
n_activity=617 dram_eff=0.9076
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15008i bk13: 16a 15005i bk14: 64a 14739i bk15: 64a 14734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.950000
Bank_Level_Parallism_Col = 1.936561
Bank_Level_Parallism_Ready = 1.073214
write_to_read_ratio_blp_rw_average = 0.701169
GrpLevelPara = 1.936561 

BW Util details:
bwutil = 0.037125 
total_CMD = 15084 
util_bw = 560 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 14484 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14520 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.037125 
Either_Row_CoL_Bus_Util = 0.037391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.940268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.940268
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14520 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03713
n_activity=624 dram_eff=0.8974
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15008i bk13: 16a 15005i bk14: 64a 14778i bk15: 64a 14769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.845118
Bank_Level_Parallism_Col = 1.827993
Bank_Level_Parallism_Ready = 1.041071
write_to_read_ratio_blp_rw_average = 0.701518
GrpLevelPara = 1.827993 

BW Util details:
bwutil = 0.037125 
total_CMD = 15084 
util_bw = 560 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 14490 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14520 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.037125 
Either_Row_CoL_Bus_Util = 0.037391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.840825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.840825
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14520 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03713
n_activity=605 dram_eff=0.9256
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15005i bk13: 16a 15002i bk14: 64a 14722i bk15: 64a 14745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.010204
Bank_Level_Parallism_Col = 1.993186
Bank_Level_Parallism_Ready = 1.089286
write_to_read_ratio_blp_rw_average = 0.696763
GrpLevelPara = 1.993186 

BW Util details:
bwutil = 0.037125 
total_CMD = 15084 
util_bw = 560 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 14496 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14520 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.037125 
Either_Row_CoL_Bus_Util = 0.037391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.945174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.945174
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14520 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03713
n_activity=642 dram_eff=0.8723
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15008i bk13: 16a 15005i bk14: 64a 14734i bk15: 64a 14729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.888000
Bank_Level_Parallism_Col = 1.871795
Bank_Level_Parallism_Ready = 1.085714
write_to_read_ratio_blp_rw_average = 0.713141
GrpLevelPara = 1.871795 

BW Util details:
bwutil = 0.037125 
total_CMD = 15084 
util_bw = 560 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 14459 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14520 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.037125 
Either_Row_CoL_Bus_Util = 0.037391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.932246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.932246
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14520 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.03713
n_activity=648 dram_eff=0.8642
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15008i bk13: 16a 15006i bk14: 64a 14737i bk15: 64a 14734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.867624
Bank_Level_Parallism_Col = 1.854633
Bank_Level_Parallism_Ready = 1.076786
write_to_read_ratio_blp_rw_average = 0.714058
GrpLevelPara = 1.854633 

BW Util details:
bwutil = 0.037125 
total_CMD = 15084 
util_bw = 560 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 14457 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14520 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.037125 
Either_Row_CoL_Bus_Util = 0.037391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.931848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.931848
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14910 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.01134
n_activity=222 dram_eff=0.7703
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15052i bk13: 16a 15057i bk14: 64a 15010i bk15: 64a 15000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.896552
Bank_Level_Parallism_Col = 1.871287
Bank_Level_Parallism_Ready = 1.070175
write_to_read_ratio_blp_rw_average = 0.074257
GrpLevelPara = 1.871287 

BW Util details:
bwutil = 0.011337 
total_CMD = 15084 
util_bw = 171 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 14881 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14910 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 171 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.011337 
Either_Row_CoL_Bus_Util = 0.011535 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.005747 
queue_avg = 0.219570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.21957
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14908 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.01147
n_activity=246 dram_eff=0.7033
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15060i bk13: 16a 15046i bk14: 64a 15039i bk15: 64a 15029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.571429
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.063584
write_to_read_ratio_blp_rw_average = 0.100478
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.011469 
total_CMD = 15084 
util_bw = 173 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 14874 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14908 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 173 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.011469 
Either_Row_CoL_Bus_Util = 0.011668 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.005682 
queue_avg = 0.103885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.103885
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14776 n_act=4 n_pre=0 n_ref_event=0 n_req=228 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=145 bw_util=0.02022
n_activity=433 dram_eff=0.7044
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15060i bk13: 16a 14997i bk14: 64a 14910i bk15: 64a 14945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.586375
Bank_Level_Parallism_Col = 1.575610
Bank_Level_Parallism_Ready = 1.045902
write_to_read_ratio_blp_rw_average = 0.546341
GrpLevelPara = 1.575610 

BW Util details:
bwutil = 0.020220 
total_CMD = 15084 
util_bw = 305 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 14673 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14776 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 145 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 228 
total_req = 305 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 305 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.020220 
Either_Row_CoL_Bus_Util = 0.020419 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.003247 
queue_avg = 0.287059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.287059
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14668 n_act=4 n_pre=0 n_ref_event=0 n_req=268 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=253 bw_util=0.02738
n_activity=531 dram_eff=0.7778
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15003i bk13: 16a 14998i bk14: 64a 14869i bk15: 64a 14867i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.720238
Bank_Level_Parallism_Col = 1.707753
Bank_Level_Parallism_Ready = 1.048426
write_to_read_ratio_blp_rw_average = 0.628231
GrpLevelPara = 1.707753 

BW Util details:
bwutil = 0.027380 
total_CMD = 15084 
util_bw = 413 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 14580 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14668 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 253 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 413 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.027380 
Either_Row_CoL_Bus_Util = 0.027579 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.002404 
queue_avg = 0.358327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.358327
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14693 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=228 bw_util=0.02572
n_activity=521 dram_eff=0.7447
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15006i bk13: 16a 15001i bk14: 64a 14926i bk15: 64a 14900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.561728
Bank_Level_Parallism_Col = 1.548454
Bank_Level_Parallism_Ready = 1.061856
write_to_read_ratio_blp_rw_average = 0.616495
GrpLevelPara = 1.548454 

BW Util details:
bwutil = 0.025723 
total_CMD = 15084 
util_bw = 388 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 14598 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14693 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 228 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 388 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.025723 
Either_Row_CoL_Bus_Util = 0.025922 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.002558 
queue_avg = 0.232829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.232829
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14729 n_act=4 n_pre=0 n_ref_event=0 n_req=244 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.02334
n_activity=441 dram_eff=0.7982
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15013i bk13: 16a 14995i bk14: 64a 14922i bk15: 64a 14907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.790361
Bank_Level_Parallism_Col = 1.777778
Bank_Level_Parallism_Ready = 1.036932
write_to_read_ratio_blp_rw_average = 0.553140
GrpLevelPara = 1.777778 

BW Util details:
bwutil = 0.023336 
total_CMD = 15084 
util_bw = 352 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 14669 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14729 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 244 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 352 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.023336 
Either_Row_CoL_Bus_Util = 0.023535 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.002817 
queue_avg = 0.305754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.305754
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14832 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=89 bw_util=0.01651
n_activity=299 dram_eff=0.8328
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 14995i bk13: 16a 14996i bk14: 64a 14985i bk15: 64a 15002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.964539
Bank_Level_Parallism_Col = 1.943061
Bank_Level_Parallism_Ready = 1.104418
write_to_read_ratio_blp_rw_average = 0.338078
GrpLevelPara = 1.943061 

BW Util details:
bwutil = 0.016508 
total_CMD = 15084 
util_bw = 249 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 14802 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14832 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 89 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 249 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 249 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.016508 
Either_Row_CoL_Bus_Util = 0.016706 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.003968 
queue_avg = 0.280032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.280032
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 14): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14789 n_act=5 n_pre=0 n_ref_event=0 n_req=219 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=123 bw_util=0.01929
n_activity=453 dram_eff=0.6424
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 8a 15008i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15015i bk13: 16a 14996i bk14: 64a 14986i bk15: 64a 15006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977169
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 0.980392
Bank_Level_Parallism = 1.656992
Bank_Level_Parallism_Col = 1.647215
Bank_Level_Parallism_Ready = 1.058419
write_to_read_ratio_blp_rw_average = 0.469496
GrpLevelPara = 1.647215 

BW Util details:
bwutil = 0.019292 
total_CMD = 15084 
util_bw = 291 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 14705 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14789 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 123 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 219 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 291 
Row_Bus_Util =  0.000331 
CoL_Bus_Util = 0.019292 
Either_Row_CoL_Bus_Util = 0.019557 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.003390 
queue_avg = 0.258486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.258486
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 8): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14483 n_act=5 n_pre=0 n_ref_event=0 n_req=344 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03951
n_activity=738 dram_eff=0.8076
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 8a 15065i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15002i bk13: 24a 14962i bk14: 64a 14727i bk15: 64a 14647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985465
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.935989
Bank_Level_Parallism_Col = 1.928673
Bank_Level_Parallism_Ready = 1.327181
write_to_read_ratio_blp_rw_average = 0.673324
GrpLevelPara = 1.928673 

BW Util details:
bwutil = 0.039512 
total_CMD = 15084 
util_bw = 596 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 14381 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14483 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 344 
total_req = 596 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 596 
Row_Bus_Util =  0.000331 
CoL_Bus_Util = 0.039512 
Either_Row_CoL_Bus_Util = 0.039844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.188809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18881
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14492 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03898
n_activity=710 dram_eff=0.8282
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 14999i bk13: 24a 14959i bk14: 64a 14713i bk15: 64a 14654i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.980882
Bank_Level_Parallism_Col = 1.970545
Bank_Level_Parallism_Ready = 1.314626
write_to_read_ratio_blp_rw_average = 0.695140
GrpLevelPara = 1.970545 

BW Util details:
bwutil = 0.038982 
total_CMD = 15084 
util_bw = 588 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 14404 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14492 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.038982 
Either_Row_CoL_Bus_Util = 0.039247 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 1.101100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.1011
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14493 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03898
n_activity=668 dram_eff=0.8802
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15002i bk13: 24a 14962i bk14: 64a 14683i bk15: 64a 14689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.068111
Bank_Level_Parallism_Col = 2.063566
Bank_Level_Parallism_Ready = 1.292517
write_to_read_ratio_blp_rw_average = 0.702326
GrpLevelPara = 2.063566 

BW Util details:
bwutil = 0.038982 
total_CMD = 15084 
util_bw = 588 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 14438 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14493 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.038982 
Either_Row_CoL_Bus_Util = 0.039181 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001692 
queue_avg = 1.126624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12662
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14494 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03898
n_activity=670 dram_eff=0.8776
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 14999i bk13: 24a 14952i bk14: 64a 14697i bk15: 64a 14688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.061728
Bank_Level_Parallism_Col = 2.058733
Bank_Level_Parallism_Ready = 1.292517
write_to_read_ratio_blp_rw_average = 0.687790
GrpLevelPara = 2.058733 

BW Util details:
bwutil = 0.038982 
total_CMD = 15084 
util_bw = 588 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 14436 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14494 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.038982 
Either_Row_CoL_Bus_Util = 0.039114 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003390 
queue_avg = 1.188146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18815
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14493 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03898
n_activity=692 dram_eff=0.8497
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 14988i bk13: 24a 14958i bk14: 64a 14681i bk15: 64a 14711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.027356
Bank_Level_Parallism_Col = 2.022831
Bank_Level_Parallism_Ready = 1.270408
write_to_read_ratio_blp_rw_average = 0.669711
GrpLevelPara = 2.022831 

BW Util details:
bwutil = 0.038982 
total_CMD = 15084 
util_bw = 588 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 14426 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14493 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.038982 
Either_Row_CoL_Bus_Util = 0.039181 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001692 
queue_avg = 1.117144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11714
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14493 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03898
n_activity=688 dram_eff=0.8547
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 14995i bk13: 24a 14956i bk14: 64a 14700i bk15: 64a 14678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.016516
Bank_Level_Parallism_Col = 2.015060
Bank_Level_Parallism_Ready = 1.306122
write_to_read_ratio_blp_rw_average = 0.683735
GrpLevelPara = 2.015060 

BW Util details:
bwutil = 0.038982 
total_CMD = 15084 
util_bw = 588 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 14418 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14493 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.038982 
Either_Row_CoL_Bus_Util = 0.039181 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.001692 
queue_avg = 1.185030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.18503
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14494 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03898
n_activity=698 dram_eff=0.8424
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 14993i bk13: 24a 14962i bk14: 64a 14696i bk15: 64a 14701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.952663
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.258503
write_to_read_ratio_blp_rw_average = 0.675556
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.038982 
total_CMD = 15084 
util_bw = 588 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 14408 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14494 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.038982 
Either_Row_CoL_Bus_Util = 0.039114 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003390 
queue_avg = 1.342482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34248
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14494 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.03898
n_activity=691 dram_eff=0.8509
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 14993i bk13: 24a 14963i bk14: 64a 14693i bk15: 64a 14704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.971599
Bank_Level_Parallism_Col = 1.968563
Bank_Level_Parallism_Ready = 1.261905
write_to_read_ratio_blp_rw_average = 0.684132
GrpLevelPara = 1.968563 

BW Util details:
bwutil = 0.038982 
total_CMD = 15084 
util_bw = 588 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 14415 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14494 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.038982 
Either_Row_CoL_Bus_Util = 0.039114 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.003390 
queue_avg = 1.283678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.28368
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15084 n_nop=14918 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01087
n_activity=228 dram_eff=0.7193
bk0: 0a 15084i bk1: 0a 15084i bk2: 0a 15084i bk3: 0a 15084i bk4: 0a 15084i bk5: 0a 15084i bk6: 0a 15084i bk7: 0a 15084i bk8: 0a 15084i bk9: 0a 15084i bk10: 0a 15084i bk11: 0a 15084i bk12: 16a 15062i bk13: 24a 15054i bk14: 64a 15008i bk15: 60a 15003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.726852
Bank_Level_Parallism_Col = 1.716279
Bank_Level_Parallism_Ready = 1.128049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716279 

BW Util details:
bwutil = 0.010872 
total_CMD = 15084 
util_bw = 164 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 14868 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15084 
n_nop = 14918 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000265 
CoL_Bus_Util = 0.010872 
Either_Row_CoL_Bus_Util = 0.011005 
Issued_on_Two_Bus_Simul_Util = 0.000133 
issued_two_Eff = 0.012048 
queue_avg = 0.253978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.253978

========= L2 cache stats =========
L2_cache_bank[0]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 362, Miss = 141, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 304, Miss = 96, Miss_rate = 0.316, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 252, Miss = 84, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15726
L2_total_cache_misses = 5257
L2_total_cache_miss_rate = 0.3343
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3905
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5204
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10522
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=15726
icnt_total_pkts_simt_to_mem=15726
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15726
Req_Network_cycles = 20089
Req_Network_injected_packets_per_cycle =       0.7828 
Req_Network_conflicts_per_cycle =       1.5390
Req_Network_conflicts_per_cycle_util =      13.5775
Req_Bank_Level_Parallism =       6.9065
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.6618
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0122

Reply_Network_injected_packets_num = 15726
Reply_Network_cycles = 20089
Reply_Network_injected_packets_per_cycle =        0.7828
Reply_Network_conflicts_per_cycle =        0.1907
Reply_Network_conflicts_per_cycle_util =       1.8096
Reply_Bank_Level_Parallism =       7.4284
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0195
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0098
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 38 sec (38 sec)
gpgpu_simulation_rate = 160899 (inst/sec)
gpgpu_simulation_rate = 528 (cycle/sec)
gpgpu_silicon_slowdown = 2143939x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcc52b3248..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcc52b3244..

GPGPU-Sim PTX: cudaLaunch for 0x0x406d84 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding dominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding postdominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18scan_inter1_kernelPjj'...
GPGPU-Sim PTX: reconvergence points for _Z18scan_inter1_kernelPjj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5a28 (mri-gridding.3.sm_70.ptx:980) @%p1 bra BB6_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (mri-gridding.3.sm_70.ptx:1018) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a40 (mri-gridding.3.sm_70.ptx:985) @%p2 bra BB6_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b00 (mri-gridding.3.sm_70.ptx:1012) shl.b32 %r76, %r76, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5b18 (mri-gridding.3.sm_70.ptx:1015) @%p3 bra BB6_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b20 (mri-gridding.3.sm_70.ptx:1018) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18scan_inter1_kernelPjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18scan_inter1_kernelPjj'.
GPGPU-Sim PTX: pushing kernel '_Z18scan_inter1_kernelPjj' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z18scan_inter1_kernelPjj'
GPGPU-Sim uArch: CTA/core = 32, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 128KB
Destroy streams for kernel 3: size 0
kernel_name = _Z18scan_inter1_kernelPjj 
kernel_launch_uid = 3 
gpu_sim_cycle = 6939
gpu_sim_insn = 8554
gpu_ipc =       1.2327
gpu_tot_sim_cycle = 27028
gpu_tot_sim_insn = 6122753
gpu_tot_ipc =     226.5337
gpu_tot_issued_cta = 43
gpu_occupancy = 3.1169% 
gpu_tot_occupancy = 24.3626% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0069
partiton_level_parallism_total  =       0.5836
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       6.7845
L2_BW  =       0.2506 GB/Sec
L2_BW_total  =      21.1409 GB/Sec
gpu_total_sim_rate=142389
############## bottleneck_stats #############
cycles: core 6939, icnt 6939, l2 6939, dram 5210
gpu_ipc	1.233
gpu_tot_issued_cta = 43, average cycles = 161
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 22 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.000	1
L1D data util	0.000	1	0.023	42
L1D tag util	0.000	1	0.009	42
L2 data util	0.000	2	0.003	45
L2 tag util	0.000	2	0.003	45
n_l2_access	 48
icnt s2m util	0.000	0	0.000	45	flits per packet: -nan
icnt m2s util	0.000	0	0.000	45	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	2	0.006	22

latency_l1_hit:	3312, num_l1_reqs:	32
L1 hit latency:	103
latency_l2_hit:	6000, num_l2_reqs:	32
L2 hit latency:	187

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	1.000
L1I tag util	0.000	1	0.029	42

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.000	1	0.006	42
sp pipe util	0.000	0	0.000	42
sfu pipe util	0.000	0	0.000	42
ldst mem cycle	0.000	0	0.000	42

smem port	0.000	1

n_reg_bank	16
reg port	0.000	0	0.000	42
L1D tag util	0.000	1	0.009	42
L1D fill util	0.000	1	0.002	42
n_l1d_mshr	4096
L1D mshr util	0.000	1
n_l1d_missq	16
L1D missq util	0.000	1
L1D hit rate	0.500
L1D miss rate	0.500
L1D rsfail rate	0.000
L2 tag util	0.000	2	0.003	45
L2 fill util	0.000	0	0.000	45
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	45
L2 missq util	0.000	0	0.000	45
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.001	2	0.012	22

load trans eff	0.500
load trans sz	32.000
load_useful_bytes 512, load_transaction_bytes 1024, icnt_m2s_bytes 0
n_gmem_load_insns 4, n_gmem_load_accesses 32
n_smem_access_insn 32, n_smem_accesses 85

tmp_counter/12	0.000

run 0.086, fetch 0.093, sync 0.323, control 0.004, data 0.494, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 257, Miss = 257, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 137, Miss = 137, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 64, Miss = 32, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10545
	L1D_total_cache_misses = 10481
	L1D_total_cache_miss_rate = 0.9939
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5293

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
689, 395, 349, 349, 303, 303, 303, 303, 257, 257, 257, 257, 257, 257, 257, 257, 
gpgpu_n_tot_thrd_icount = 6646272
gpgpu_n_tot_w_icount = 207696
gpgpu_n_stall_shd_mem = 62759
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5220
gpgpu_n_mem_write_global = 10554
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 41760
gpgpu_n_store_insn = 83474
gpgpu_n_shmem_insn = 420388
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 50946
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 7894
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3919
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:23896	W0_Idle:467262	W0_Scoreboard:534614	W1:2670	W2:1932	W3:0	W4:1932	W5:0	W6:0	W7:0	W8:1932	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:1932	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:197298
single_issue_nums: WS0:62243	WS1:49905	WS2:47774	WS3:47774	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 41760 {8:5220,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 253808 {8:5261,40:5293,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 208800 {40:5220,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 84432 {8:10554,}
maxmflatency = 1051 
max_icnt2mem_latency = 525 
maxmrqlatency = 331 
max_icnt2sh_latency = 49 
averagemflatency = 340 
avg_icnt2mem_latency = 83 
avg_mrq_latency = 49 
avg_icnt2sh_latency = 3 
mrq_lat_table:788 	515 	343 	699 	2737 	1733 	835 	979 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8572 	4768 	2423 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	489 	429 	608 	4750 	3245 	3639 	1326 	1273 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12740 	1598 	978 	403 	55 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	3 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0      6060      6040      6065      6057 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0      6120      6092      6136      6116 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0      6253      6204      6272      6233 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0      6149      6120      6160      6152 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0      6329      6266      6345      6305 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0      6473      6385      6484      6433 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0      6388      6329      6406      6377 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0      5494      5495      5501      5502 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5527      5531      5533 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5587      5591      5593 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5708      5714      5715 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5617      5621      5622 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5780      5784      5786 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5910      5914      5915 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5848      5854      5855 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0      6009      6012      6045      6047 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0      6040      6043      6076      6077 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0      6100      6104      6136      6137 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0      6224      6225      6260      6261 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0      6132      6133      6168      6169 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0      6293      6296      6329      6330 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0      6425      6426      6461      6462 
dram[22]:         0         0         0         0         0      9599         0         0         0         0         0         0      6361      6365      6397      6398 
dram[23]:         0         0         0         0         0      5495         0         0         0         0         0         0      5494      5495      5501      5505 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0      5526      5529      5530      5537 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0      5586      5594      5589      5602 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0      5707      5731      5711      5738 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0      5615      5627      5618      5635 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0      5779      5807      5782      5816 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0      5908      5951      5911      5960 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0      5847      5884      5851      5892 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0      6012      6051      6024      6083 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 16.000000 76.000000 68.000000 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 16.000000 72.000000 100.000000 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 16.000000 92.000000 96.000000 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 16.000000 92.000000 92.000000 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 16.000000 96.000000 112.000000 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 24.000000 16.000000 84.000000 92.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 16.000000 80.000000 80.000000 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 128.000000 128.000000 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 20.000000 64.000000 64.000000 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 64.000000 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 32.000000 100.000000 80.000000 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 100.000000 104.000000 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 92.000000 100.000000 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 32.000000 92.000000 92.000000 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 32.000000 68.000000 64.000000 
dram[22]:      -nan      -nan      -nan      -nan      -nan 41.000000      -nan      -nan      -nan      -nan      -nan      -nan 28.000000 32.000000 68.000000 64.000000 
dram[23]:      -nan      -nan      -nan      -nan      -nan 16.000000      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 32.000000 48.000000 128.000000 128.000000 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 16.000000 24.000000 64.000000 60.000000 
average row locality = 8725/130 = 67.115387
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        16        16        64        64 
dram[22]:         0         0         0         0         0         8         0         0         0         0         0         0        16        16        64        64 
dram[23]:         0         0         0         0         0         8         0         0         0         0         0         0        16        24        64        64 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        64 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0        16        24        64        60 
total dram reads = 5204
min_bank_accesses = 0!
chip skew: 176/160 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        23         0        18         4 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        33         0         8        75 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        37         0        66        74 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        33         0        62        70 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        30         0        52       104 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        18         0        43        61 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0        28        36 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0        40        40       160       160 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         7         4         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0        13         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0        40        66        39 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0        37        38        89        89 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0        36        37        70        85 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0        30        40        58        64 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0        40        39        10         0 
dram[22]:         0         0         0         0         0        77         0         0         0         0         0         0        29        40        10         0 
dram[23]:         0         0         0         0         0        20         0         0         0         0         0         0        40        60       160       160 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0        40        60       160       160 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 8542
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none         326       809       646       789
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none         259       822       748       399
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none         239       853       434       419
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none         259       846       448       421
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none         277       845       472       338
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none         383       860       549       471
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none         812       885       641       600
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none         248       247       271       277
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none         262       261       284       288
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none         276       277       313       315
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none         307       308       347       354
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none         301       303       337       345
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none         323       323       360       366
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none         363       359       402       411
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none         347       345       390       400
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none         549       632       844       835
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none         790       436       842       840
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none         792       225       429       540
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none         238       235       386       397
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none         242       238       432       401
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none         274       225       468       454
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none         229       232       812       982
dram[22]:     none      none      none      none      none         334    none      none      none      none      none      none         286       226       807       979
dram[23]:     none      none      none      none      none         486    none      none      none      none      none      none         257       250       267       288
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none         269       265       281       297
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none         289       278       301       321
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none         326       312       335       365
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none         325       305       332       357
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none         338       330       352       385
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none         388       369       394       432
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none         381       356       382       418
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none         794       805       828       854
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       450       437       478       500
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       443       436       481       514
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       439       437       480       512
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       437       437       477       498
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       445       437       465       505
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       450       438       464       514
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       444       439       465       511
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       592       593       621       636
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       649       650       670       672
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0       672       673       701       716
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0       781       782       811       826
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0       826       827       847       849
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0       841       842       875       887
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0       954       955       983       998
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0       897       898       926       941
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0       434       436       516       511
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0       437       439       500       497
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0       433       436       514       510
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0       436       437       517       511
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0       436       437       504       498
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0       437       439       515       508
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0       436       437       518       510
dram[22]:          0         0         0         0         0       421         0         0         0         0         0         0       433       436       513       506
dram[23]:          0         0         0         0         0       436         0         0         0         0         0         0       589       610       609       668
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0       636       669       662       700
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0       661       696       700       733
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0       757       802       804       855
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0       789       847       841       889
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0       813       866       857       931
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0       910       975       971      1051
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0       879       918       914       983
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0       438       478       494       526
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=20086 n_act=4 n_pre=0 n_ref_event=0 n_req=188 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=45 bw_util=0.0101
n_activity=326 dram_eff=0.6288
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20242i bk13: 16a 20272i bk14: 64a 20209i bk15: 64a 20220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.492908
Bank_Level_Parallism_Col = 1.485714
Bank_Level_Parallism_Ready = 1.092683
write_to_read_ratio_blp_rw_average = 0.278571
GrpLevelPara = 1.485714 

BW Util details:
bwutil = 0.010102 
total_CMD = 20294 
util_bw = 205 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 20012 

BW Util Bottlenecks: 
RCDc_limit = 25 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 20086 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 45 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 188 
total_req = 205 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 205 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.010102 
Either_Row_CoL_Bus_Util = 0.010249 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.004808 
queue_avg = 0.081108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0811077
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=20016 n_act=4 n_pre=0 n_ref_event=0 n_req=220 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=116 bw_util=0.0136
n_activity=426 dram_eff=0.6479
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20221i bk13: 16a 20269i bk14: 64a 20222i bk15: 64a 20103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.456140
Bank_Level_Parallism_Col = 1.449749
Bank_Level_Parallism_Ready = 1.086957
write_to_read_ratio_blp_rw_average = 0.535176
GrpLevelPara = 1.449749 

BW Util details:
bwutil = 0.013600 
total_CMD = 20294 
util_bw = 276 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 19895 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 107 
rwq = 0 
CCDLc_limit_alone = 107 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 20016 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 116 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 220 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 276 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.013600 
Either_Row_CoL_Bus_Util = 0.013699 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.007194 
queue_avg = 0.160294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.160294
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19955 n_act=4 n_pre=0 n_ref_event=0 n_req=236 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=177 bw_util=0.01661
n_activity=480 dram_eff=0.7021
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20212i bk13: 16a 20269i bk14: 64a 20128i bk15: 64a 20100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983051
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.551876
Bank_Level_Parallism_Col = 1.549889
Bank_Level_Parallism_Ready = 1.083086
write_to_read_ratio_blp_rw_average = 0.567627
GrpLevelPara = 1.549889 

BW Util details:
bwutil = 0.016606 
total_CMD = 20294 
util_bw = 337 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 19841 

BW Util Bottlenecks: 
RCDc_limit = 28 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19955 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 177 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 236 
total_req = 337 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 337 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.016606 
Either_Row_CoL_Bus_Util = 0.016704 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.005900 
queue_avg = 0.235636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.235636
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19966 n_act=4 n_pre=0 n_ref_event=0 n_req=232 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=165 bw_util=0.01601
n_activity=523 dram_eff=0.6214
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20225i bk13: 16a 20268i bk14: 64a 20129i bk15: 64a 20105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982759
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.433684
Bank_Level_Parallism_Col = 1.426160
Bank_Level_Parallism_Ready = 1.052308
write_to_read_ratio_blp_rw_average = 0.537975
GrpLevelPara = 1.426160 

BW Util details:
bwutil = 0.016015 
total_CMD = 20294 
util_bw = 325 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 19819 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 131 
rwq = 0 
CCDLc_limit_alone = 131 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19966 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 165 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 232 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 325 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.016015 
Either_Row_CoL_Bus_Util = 0.016162 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.003049 
queue_avg = 0.170987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.170987
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19946 n_act=4 n_pre=0 n_ref_event=0 n_req=252 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=186 bw_util=0.01705
n_activity=512 dram_eff=0.6758
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20218i bk13: 16a 20273i bk14: 64a 20158i bk15: 64a 20041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984127
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.518519
Bank_Level_Parallism_Col = 1.516529
Bank_Level_Parallism_Ready = 1.118497
write_to_read_ratio_blp_rw_average = 0.566116
GrpLevelPara = 1.516529 

BW Util details:
bwutil = 0.017049 
total_CMD = 20294 
util_bw = 346 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 19808 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19946 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 186 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 252 
total_req = 346 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 346 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.017049 
Either_Row_CoL_Bus_Util = 0.017148 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.005747 
queue_avg = 0.209274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.209274
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=20010 n_act=4 n_pre=0 n_ref_event=0 n_req=216 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.0139
n_activity=483 dram_eff=0.5839
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20246i bk13: 16a 20266i bk14: 64a 20157i bk15: 64a 20100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981481
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.409502
Bank_Level_Parallism_Col = 1.406818
Bank_Level_Parallism_Ready = 1.166667
write_to_read_ratio_blp_rw_average = 0.502273
GrpLevelPara = 1.406818 

BW Util details:
bwutil = 0.013896 
total_CMD = 20294 
util_bw = 282 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 19852 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 136 
rwq = 0 
CCDLc_limit_alone = 136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 20010 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 216 
total_req = 282 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 282 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.013896 
Either_Row_CoL_Bus_Util = 0.013994 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.007042 
queue_avg = 0.202030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.20203
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=20067 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=64 bw_util=0.01104
n_activity=356 dram_eff=0.6292
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20275i bk13: 16a 20269i bk14: 64a 20186i bk15: 64a 20160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.517460
Bank_Level_Parallism_Col = 1.514377
Bank_Level_Parallism_Ready = 1.098214
write_to_read_ratio_blp_rw_average = 0.338658
GrpLevelPara = 1.514377 

BW Util details:
bwutil = 0.011038 
total_CMD = 20294 
util_bw = 224 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 19979 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 20067 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 64 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 224 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 224 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.011038 
Either_Row_CoL_Bus_Util = 0.011186 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.004405 
queue_avg = 0.138169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.138169
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19730 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02759
n_activity=603 dram_eff=0.9287
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20218i bk13: 16a 20214i bk14: 64a 19921i bk15: 64a 19927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.075085
Bank_Level_Parallism_Col = 2.061538
Bank_Level_Parallism_Ready = 1.155357
write_to_read_ratio_blp_rw_average = 0.694017
GrpLevelPara = 2.061538 

BW Util details:
bwutil = 0.027594 
total_CMD = 20294 
util_bw = 560 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 19708 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19730 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.027594 
Either_Row_CoL_Bus_Util = 0.027791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.807086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.807086
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19730 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02759
n_activity=608 dram_eff=0.9211
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20209i bk13: 16a 20210i bk14: 64a 19962i bk15: 64a 19973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.972366
Bank_Level_Parallism_Col = 1.955017
Bank_Level_Parallism_Ready = 1.123214
write_to_read_ratio_blp_rw_average = 0.695502
GrpLevelPara = 1.955017 

BW Util details:
bwutil = 0.027594 
total_CMD = 20294 
util_bw = 560 
Wasted_Col = 19 
Wasted_Row = 0 
Idle = 19715 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19730 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.027594 
Either_Row_CoL_Bus_Util = 0.027791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.725978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.725978
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19730 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02759
n_activity=601 dram_eff=0.9318
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20218i bk13: 16a 20215i bk14: 64a 19942i bk15: 64a 19942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.018836
Bank_Level_Parallism_Col = 2.001715
Bank_Level_Parallism_Ready = 1.083929
write_to_read_ratio_blp_rw_average = 0.692967
GrpLevelPara = 2.001715 

BW Util details:
bwutil = 0.027594 
total_CMD = 20294 
util_bw = 560 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 19710 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19730 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.027594 
Either_Row_CoL_Bus_Util = 0.027791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.712477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.712477
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19730 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02759
n_activity=617 dram_eff=0.9076
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20218i bk13: 16a 20215i bk14: 64a 19949i bk15: 64a 19944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.950000
Bank_Level_Parallism_Col = 1.936561
Bank_Level_Parallism_Ready = 1.073214
write_to_read_ratio_blp_rw_average = 0.701169
GrpLevelPara = 1.936561 

BW Util details:
bwutil = 0.027594 
total_CMD = 20294 
util_bw = 560 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 19694 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 28 
rwq = 0 
CCDLc_limit_alone = 28 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19730 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.027594 
Either_Row_CoL_Bus_Util = 0.027791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.698877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.698877
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19730 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02759
n_activity=624 dram_eff=0.8974
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20218i bk13: 16a 20215i bk14: 64a 19988i bk15: 64a 19979i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.845118
Bank_Level_Parallism_Col = 1.827993
Bank_Level_Parallism_Ready = 1.041071
write_to_read_ratio_blp_rw_average = 0.701518
GrpLevelPara = 1.827993 

BW Util details:
bwutil = 0.027594 
total_CMD = 20294 
util_bw = 560 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 19700 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 22 
rwq = 0 
CCDLc_limit_alone = 22 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19730 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.027594 
Either_Row_CoL_Bus_Util = 0.027791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.624963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.624963
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19730 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02759
n_activity=605 dram_eff=0.9256
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20215i bk13: 16a 20212i bk14: 64a 19932i bk15: 64a 19955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.010204
Bank_Level_Parallism_Col = 1.993186
Bank_Level_Parallism_Ready = 1.089286
write_to_read_ratio_blp_rw_average = 0.696763
GrpLevelPara = 1.993186 

BW Util details:
bwutil = 0.027594 
total_CMD = 20294 
util_bw = 560 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 19706 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19730 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.027594 
Either_Row_CoL_Bus_Util = 0.027791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.702523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.702523
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19730 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02759
n_activity=642 dram_eff=0.8723
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20218i bk13: 16a 20215i bk14: 64a 19944i bk15: 64a 19939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.888000
Bank_Level_Parallism_Col = 1.871795
Bank_Level_Parallism_Ready = 1.085714
write_to_read_ratio_blp_rw_average = 0.713141
GrpLevelPara = 1.871795 

BW Util details:
bwutil = 0.027594 
total_CMD = 20294 
util_bw = 560 
Wasted_Col = 65 
Wasted_Row = 0 
Idle = 19669 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19730 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.027594 
Either_Row_CoL_Bus_Util = 0.027791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.692914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.692914
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19730 n_act=4 n_pre=0 n_ref_event=0 n_req=320 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=400 bw_util=0.02759
n_activity=648 dram_eff=0.8642
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20218i bk13: 16a 20216i bk14: 64a 19947i bk15: 64a 19944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987500
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.867624
Bank_Level_Parallism_Col = 1.854633
Bank_Level_Parallism_Ready = 1.076786
write_to_read_ratio_blp_rw_average = 0.714058
GrpLevelPara = 1.854633 

BW Util details:
bwutil = 0.027594 
total_CMD = 20294 
util_bw = 560 
Wasted_Col = 67 
Wasted_Row = 0 
Idle = 19667 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 55 
rwq = 0 
CCDLc_limit_alone = 55 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19730 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 400 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 560 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.027594 
Either_Row_CoL_Bus_Util = 0.027791 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.692618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.692618
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=20120 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=11 bw_util=0.008426
n_activity=222 dram_eff=0.7703
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20262i bk13: 16a 20267i bk14: 64a 20220i bk15: 64a 20210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.896552
Bank_Level_Parallism_Col = 1.871287
Bank_Level_Parallism_Ready = 1.070175
write_to_read_ratio_blp_rw_average = 0.074257
GrpLevelPara = 1.871287 

BW Util details:
bwutil = 0.008426 
total_CMD = 20294 
util_bw = 171 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 20091 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 20120 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 11 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 171 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 171 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.008426 
Either_Row_CoL_Bus_Util = 0.008574 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005747 
queue_avg = 0.163201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.163201
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=20118 n_act=4 n_pre=0 n_ref_event=0 n_req=168 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=13 bw_util=0.008525
n_activity=246 dram_eff=0.7033
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20270i bk13: 16a 20256i bk14: 64a 20249i bk15: 64a 20239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.571429
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.063584
write_to_read_ratio_blp_rw_average = 0.100478
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.008525 
total_CMD = 20294 
util_bw = 173 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 20084 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 20118 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 13 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 168 
total_req = 173 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 173 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.008525 
Either_Row_CoL_Bus_Util = 0.008673 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.005682 
queue_avg = 0.077215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0772149
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19986 n_act=4 n_pre=0 n_ref_event=0 n_req=228 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=145 bw_util=0.01503
n_activity=433 dram_eff=0.7044
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20270i bk13: 16a 20207i bk14: 64a 20120i bk15: 64a 20155i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.586375
Bank_Level_Parallism_Col = 1.575610
Bank_Level_Parallism_Ready = 1.045902
write_to_read_ratio_blp_rw_average = 0.546341
GrpLevelPara = 1.575610 

BW Util details:
bwutil = 0.015029 
total_CMD = 20294 
util_bw = 305 
Wasted_Col = 106 
Wasted_Row = 0 
Idle = 19883 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19986 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 145 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 228 
total_req = 305 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 305 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.015029 
Either_Row_CoL_Bus_Util = 0.015177 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.003247 
queue_avg = 0.213364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.213364
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19878 n_act=4 n_pre=0 n_ref_event=0 n_req=268 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=253 bw_util=0.02035
n_activity=531 dram_eff=0.7778
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20213i bk13: 16a 20208i bk14: 64a 20079i bk15: 64a 20077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.720238
Bank_Level_Parallism_Col = 1.707753
Bank_Level_Parallism_Ready = 1.048426
write_to_read_ratio_blp_rw_average = 0.628231
GrpLevelPara = 1.707753 

BW Util details:
bwutil = 0.020351 
total_CMD = 20294 
util_bw = 413 
Wasted_Col = 91 
Wasted_Row = 0 
Idle = 19790 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19878 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 253 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 268 
total_req = 413 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 413 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.020351 
Either_Row_CoL_Bus_Util = 0.020499 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.002404 
queue_avg = 0.266335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.266335
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19903 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=228 bw_util=0.01912
n_activity=521 dram_eff=0.7447
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20216i bk13: 16a 20211i bk14: 64a 20136i bk15: 64a 20110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.561728
Bank_Level_Parallism_Col = 1.548454
Bank_Level_Parallism_Ready = 1.061856
write_to_read_ratio_blp_rw_average = 0.616495
GrpLevelPara = 1.548454 

BW Util details:
bwutil = 0.019119 
total_CMD = 20294 
util_bw = 388 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 19808 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19903 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 228 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 388 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 388 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.019119 
Either_Row_CoL_Bus_Util = 0.019267 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.002558 
queue_avg = 0.173056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.173056
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19939 n_act=4 n_pre=0 n_ref_event=0 n_req=244 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.01735
n_activity=441 dram_eff=0.7982
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20223i bk13: 16a 20205i bk14: 64a 20132i bk15: 64a 20117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983607
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.790361
Bank_Level_Parallism_Col = 1.777778
Bank_Level_Parallism_Ready = 1.036932
write_to_read_ratio_blp_rw_average = 0.553140
GrpLevelPara = 1.777778 

BW Util details:
bwutil = 0.017345 
total_CMD = 20294 
util_bw = 352 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 19879 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19939 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 244 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 352 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.017345 
Either_Row_CoL_Bus_Util = 0.017493 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.002817 
queue_avg = 0.227259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.227259
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=20042 n_act=4 n_pre=0 n_ref_event=0 n_req=196 n_rd=160 n_rd_L2_A=0 n_write=0 n_wr_bk=89 bw_util=0.01227
n_activity=299 dram_eff=0.8328
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20205i bk13: 16a 20206i bk14: 64a 20195i bk15: 64a 20212i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979592
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.964539
Bank_Level_Parallism_Col = 1.943061
Bank_Level_Parallism_Ready = 1.104418
write_to_read_ratio_blp_rw_average = 0.338078
GrpLevelPara = 1.943061 

BW Util details:
bwutil = 0.012270 
total_CMD = 20294 
util_bw = 249 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 20012 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 20042 
Read = 160 
Write = 0 
L2_Alloc = 0 
L2_WB = 89 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 249 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 249 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.012270 
Either_Row_CoL_Bus_Util = 0.012417 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.003968 
queue_avg = 0.208140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.20814
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19966 n_act=5 n_pre=0 n_ref_event=0 n_req=233 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=156 bw_util=0.01597
n_activity=527 dram_eff=0.6148
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 8a 20168i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20225i bk13: 16a 20206i bk14: 64a 20196i bk15: 64a 20216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978541
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 0.984615
Bank_Level_Parallism = 1.562077
Bank_Level_Parallism_Col = 1.553288
Bank_Level_Parallism_Ready = 1.052469
write_to_read_ratio_blp_rw_average = 0.546485
GrpLevelPara = 1.553288 

BW Util details:
bwutil = 0.015965 
total_CMD = 20294 
util_bw = 324 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 19851 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19966 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 156 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 233 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 324 
Row_Bus_Util =  0.000246 
CoL_Bus_Util = 0.015965 
Either_Row_CoL_Bus_Util = 0.016162 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.003049 
queue_avg = 0.200601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.200601
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19673 n_act=5 n_pre=0 n_ref_event=0 n_req=352 n_rd=176 n_rd_L2_A=0 n_write=0 n_wr_bk=440 bw_util=0.03035
n_activity=782 dram_eff=0.7877
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 8a 20244i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20212i bk13: 24a 20172i bk14: 64a 19937i bk15: 64a 19857i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985795
Row_Buffer_Locality_read = 0.971591
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.886792
Bank_Level_Parallism_Col = 1.879730
Bank_Level_Parallism_Ready = 1.316558
write_to_read_ratio_blp_rw_average = 0.690541
GrpLevelPara = 1.879730 

BW Util details:
bwutil = 0.030354 
total_CMD = 20294 
util_bw = 616 
Wasted_Col = 126 
Wasted_Row = 0 
Idle = 19552 

BW Util Bottlenecks: 
RCDc_limit = 47 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19673 
Read = 176 
Write = 0 
L2_Alloc = 0 
L2_WB = 440 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 352 
total_req = 616 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 616 
Row_Bus_Util =  0.000246 
CoL_Bus_Util = 0.030354 
Either_Row_CoL_Bus_Util = 0.030600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.889770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.88977
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19702 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02897
n_activity=710 dram_eff=0.8282
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20209i bk13: 24a 20169i bk14: 64a 19923i bk15: 64a 19864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.980882
Bank_Level_Parallism_Col = 1.970545
Bank_Level_Parallism_Ready = 1.314626
write_to_read_ratio_blp_rw_average = 0.695140
GrpLevelPara = 1.970545 

BW Util details:
bwutil = 0.028974 
total_CMD = 20294 
util_bw = 588 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 19614 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19702 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.028974 
Either_Row_CoL_Bus_Util = 0.029171 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.818419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.818419
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19703 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02897
n_activity=668 dram_eff=0.8802
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20212i bk13: 24a 20172i bk14: 64a 19893i bk15: 64a 19899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.068111
Bank_Level_Parallism_Col = 2.063566
Bank_Level_Parallism_Ready = 1.292517
write_to_read_ratio_blp_rw_average = 0.702326
GrpLevelPara = 2.063566 

BW Util details:
bwutil = 0.028974 
total_CMD = 20294 
util_bw = 588 
Wasted_Col = 58 
Wasted_Row = 0 
Idle = 19648 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 46 
rwq = 0 
CCDLc_limit_alone = 46 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19703 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.028974 
Either_Row_CoL_Bus_Util = 0.029122 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001692 
queue_avg = 0.837390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.83739
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19704 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02897
n_activity=670 dram_eff=0.8776
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20209i bk13: 24a 20162i bk14: 64a 19907i bk15: 64a 19898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.061728
Bank_Level_Parallism_Col = 2.058733
Bank_Level_Parallism_Ready = 1.292517
write_to_read_ratio_blp_rw_average = 0.687790
GrpLevelPara = 2.058733 

BW Util details:
bwutil = 0.028974 
total_CMD = 20294 
util_bw = 588 
Wasted_Col = 60 
Wasted_Row = 0 
Idle = 19646 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 48 
rwq = 0 
CCDLc_limit_alone = 48 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19704 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.028974 
Either_Row_CoL_Bus_Util = 0.029073 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.003390 
queue_avg = 0.883118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.883118
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19703 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02897
n_activity=692 dram_eff=0.8497
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20198i bk13: 24a 20168i bk14: 64a 19891i bk15: 64a 19921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.027356
Bank_Level_Parallism_Col = 2.022831
Bank_Level_Parallism_Ready = 1.270408
write_to_read_ratio_blp_rw_average = 0.669711
GrpLevelPara = 2.022831 

BW Util details:
bwutil = 0.028974 
total_CMD = 20294 
util_bw = 588 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 19636 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19703 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.028974 
Either_Row_CoL_Bus_Util = 0.029122 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001692 
queue_avg = 0.830344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.830344
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19703 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02897
n_activity=688 dram_eff=0.8547
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20205i bk13: 24a 20166i bk14: 64a 19910i bk15: 64a 19888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 2.016516
Bank_Level_Parallism_Col = 2.015060
Bank_Level_Parallism_Ready = 1.306122
write_to_read_ratio_blp_rw_average = 0.683735
GrpLevelPara = 2.015060 

BW Util details:
bwutil = 0.028974 
total_CMD = 20294 
util_bw = 588 
Wasted_Col = 78 
Wasted_Row = 0 
Idle = 19628 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 65 
rwq = 0 
CCDLc_limit_alone = 65 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19703 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.028974 
Either_Row_CoL_Bus_Util = 0.029122 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.001692 
queue_avg = 0.880802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.880802
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19704 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02897
n_activity=698 dram_eff=0.8424
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20203i bk13: 24a 20172i bk14: 64a 19906i bk15: 64a 19911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.952663
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.258503
write_to_read_ratio_blp_rw_average = 0.675556
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.028974 
total_CMD = 20294 
util_bw = 588 
Wasted_Col = 88 
Wasted_Row = 0 
Idle = 19618 

BW Util Bottlenecks: 
RCDc_limit = 30 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 76 
rwq = 0 
CCDLc_limit_alone = 76 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19704 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.028974 
Either_Row_CoL_Bus_Util = 0.029073 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.003390 
queue_avg = 0.997832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.997832
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=19704 n_act=4 n_pre=0 n_ref_event=0 n_req=336 n_rd=168 n_rd_L2_A=0 n_write=0 n_wr_bk=420 bw_util=0.02897
n_activity=691 dram_eff=0.8509
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20203i bk13: 24a 20173i bk14: 64a 19903i bk15: 64a 19914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.971599
Bank_Level_Parallism_Col = 1.968563
Bank_Level_Parallism_Ready = 1.261905
write_to_read_ratio_blp_rw_average = 0.684132
GrpLevelPara = 1.968563 

BW Util details:
bwutil = 0.028974 
total_CMD = 20294 
util_bw = 588 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 19625 

BW Util Bottlenecks: 
RCDc_limit = 27 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 19704 
Read = 168 
Write = 0 
L2_Alloc = 0 
L2_WB = 420 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 336 
total_req = 588 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 588 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.028974 
Either_Row_CoL_Bus_Util = 0.029073 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.003390 
queue_avg = 0.954124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.954124
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20294 n_nop=20128 n_act=4 n_pre=0 n_ref_event=0 n_req=164 n_rd=164 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008081
n_activity=228 dram_eff=0.7193
bk0: 0a 20294i bk1: 0a 20294i bk2: 0a 20294i bk3: 0a 20294i bk4: 0a 20294i bk5: 0a 20294i bk6: 0a 20294i bk7: 0a 20294i bk8: 0a 20294i bk9: 0a 20294i bk10: 0a 20294i bk11: 0a 20294i bk12: 16a 20272i bk13: 24a 20264i bk14: 64a 20218i bk15: 60a 20213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.726852
Bank_Level_Parallism_Col = 1.716279
Bank_Level_Parallism_Ready = 1.128049
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.716279 

BW Util details:
bwutil = 0.008081 
total_CMD = 20294 
util_bw = 164 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 20078 

BW Util Bottlenecks: 
RCDc_limit = 26 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 40 
rwq = 0 
CCDLc_limit_alone = 40 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 20294 
n_nop = 20128 
Read = 164 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 164 
total_req = 164 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 164 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.008081 
Either_Row_CoL_Bus_Util = 0.008180 
Issued_on_Two_Bus_Simul_Util = 0.000099 
issued_two_Eff = 0.012048 
queue_avg = 0.188775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.188775

========= L2 cache stats =========
L2_cache_bank[0]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 386, Miss = 141, Miss_rate = 0.365, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 328, Miss = 96, Miss_rate = 0.293, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 264, Miss = 88, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 240, Miss = 80, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 252, Miss = 84, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15774
L2_total_cache_misses = 5257
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3905
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10554
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.006
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=15774
icnt_total_pkts_simt_to_mem=15774
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15774
Req_Network_cycles = 27028
Req_Network_injected_packets_per_cycle =       0.5836 
Req_Network_conflicts_per_cycle =       1.1439
Req_Network_conflicts_per_cycle_util =      13.2972
Req_Bank_Level_Parallism =       6.7845
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4919
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0091

Reply_Network_injected_packets_num = 15774
Reply_Network_cycles = 27028
Reply_Network_injected_packets_per_cycle =        0.5836
Reply_Network_conflicts_per_cycle =        0.1417
Reply_Network_conflicts_per_cycle_util =       1.7695
Reply_Bank_Level_Parallism =       7.2859
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0145
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0073
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 142389 (inst/sec)
gpgpu_simulation_rate = 628 (cycle/sec)
gpgpu_silicon_slowdown = 1802547x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
