Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/ISE Workspace/CA_Lab_7/tb_CAM_isim_beh.exe -prj E:/ISE Workspace/CA_Lab_7/tb_CAM_beh.prj work.tb_CAM 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "E:/ISE Workspace/CA_Lab_7/CAM.vhd" into library work
Parsing VHDL file "E:/ISE Workspace/CA_Lab_7/tb_CAM.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity CAM [cam_default]
Compiling architecture behavior of entity tb_cam
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable E:/ISE Workspace/CA_Lab_7/tb_CAM_isim_beh.exe
Fuse Memory Usage: 37244 KB
Fuse CPU Usage: 764 ms
