{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 10:06:50 2022 " "Info: Processing started: Mon Oct 31 10:06:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HalfAdder_BeachWilliam -c HalfAdder_BeachWilliam " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HalfAdder_BeachWilliam -c HalfAdder_BeachWilliam" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder_beachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file halfadder_beachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder_BeachWilliam-LogicFunc " "Info: Found design unit 1: HalfAdder_BeachWilliam-LogicFunc" {  } { { "HalfAdder_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/HalfAdder_BeachWilliam.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_BeachWilliam " "Info: Found entity 1: HalfAdder_BeachWilliam" {  } { { "HalfAdder_BeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/HalfAdder_BeachWilliam.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bitbeachwilliam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fulladder_1bitbeachwilliam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_1BitBeachWilliam-LogicFunc " "Info: Found design unit 1: FullAdder_1BitBeachWilliam-LogicFunc" {  } { { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_1BitBeachWilliam " "Info: Found entity 1: FullAdder_1BitBeachWilliam" {  } { { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "C FullAdder_1BitBeachWilliam.vhd(11) " "Error (10482): VHDL error at FullAdder_1BitBeachWilliam.vhd(11): object \"C\" is used but not declared" {  } { { "FullAdder_1BitBeachWilliam.vhd" "" { Text "Z:/CDA3203/Lab2_BeachWilliam/FullAdder_1BitBeachWilliam.vhd" 11 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 31 10:06:52 2022 " "Error: Processing ended: Mon Oct 31 10:06:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
