Timing Analyzer report for ozy_eval
Tue Sep 19 16:42:34 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'ENC_CLK'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'SCK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Ignored Timing Assignments
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                             ; To                                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.198 ns                         ; FLAGB                                                                                                                            ; FD[8]~reg0                                                                                                                        ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.979 ns                        ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO2                                                                                                                             ; ENC_CLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.388 ns                        ; FLAGB                                                                                                                            ; GPIO6                                                                                                                             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.952 ns                        ; DA[0]                                                                                                                            ; ADC[0]                                                                                                                            ; --         ; ENC_CLK  ; 0            ;
; Clock Setup: 'ENC_CLK'       ; N/A   ; None          ; 138.68 MHz ( period = 7.211 ns ) ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                   ; ENC_CLK    ; ENC_CLK  ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 166.56 MHz ( period = 6.004 ns ) ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'SCK'           ; N/A   ; None          ; 178.38 MHz ( period = 5.606 ns ) ; SPI_REGS:spi_regs|BitCounter[22]                                                                                                 ; SPI_REGS:spi_regs|sdata[22]                                                                                                       ; SCK        ; SCK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; N/A   ; None          ; 292.23 MHz ( period = 3.422 ns ) ; SPI_REGS:spi_regs|CS_ph1                                                                                                         ; RegisterX:optionreg|OUT[2]                                                                                                        ; FX2_CLK    ; FX2_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                  ;                                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C7        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; On                 ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                           ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_ncb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_ncb1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ENC_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SCK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 166.56 MHz ( period = 6.004 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.781 ns                ;
; N/A                                     ; 166.75 MHz ( period = 5.997 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.774 ns                ;
; N/A                                     ; 168.80 MHz ( period = 5.924 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.701 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.694 ns                ;
; N/A                                     ; 171.12 MHz ( period = 5.844 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 171.32 MHz ( period = 5.837 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.614 ns                ;
; N/A                                     ; 171.50 MHz ( period = 5.831 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 172.59 MHz ( period = 5.794 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 172.86 MHz ( period = 5.785 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 173.70 MHz ( period = 5.757 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 175.41 MHz ( period = 5.701 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.441 ns                ;
; N/A                                     ; 175.93 MHz ( period = 5.684 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[5]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.461 ns                ;
; N/A                                     ; 176.15 MHz ( period = 5.677 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[5]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.454 ns                ;
; N/A                                     ; 176.74 MHz ( period = 5.658 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 177.37 MHz ( period = 5.638 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.360 ns                ;
; N/A                                     ; 178.35 MHz ( period = 5.607 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[4]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 178.54 MHz ( period = 5.601 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[4]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg3 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg4 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg5 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg6 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg7 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg8 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.390 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg3 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg4 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg5 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg6 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg7 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~porta_address_reg8 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 179.28 MHz ( period = 5.578 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.355 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg3 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg4 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg5 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg6 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg7 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg8 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg0 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg1 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg2 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg3 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg4 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg5 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg6 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg7 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a5~porta_address_reg8 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.368 ns                ;
; N/A                                     ; 179.73 MHz ( period = 5.564 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.327 ns                ;
; N/A                                     ; 180.60 MHz ( period = 5.537 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 180.93 MHz ( period = 5.527 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.288 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[3]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.301 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.301 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 181.26 MHz ( period = 5.517 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[3]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.294 ns                ;
; N/A                                     ; 181.88 MHz ( period = 5.498 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.275 ns                ;
; N/A                                     ; 182.02 MHz ( period = 5.494 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.228 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; fx2st.0001                                                                                                                       ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.234 ns                ;
; N/A                                     ; 182.82 MHz ( period = 5.470 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.247 ns                ;
; N/A                                     ; 183.25 MHz ( period = 5.457 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.218 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.232 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.208 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.62 MHz ( period = 5.446 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 183.79 MHz ( period = 5.441 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 183.89 MHz ( period = 5.438 ns )                    ; WRITE_FX2FIFO                                                                                                                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.202 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.174 ns                ;
; N/A                                     ; 184.16 MHz ( period = 5.430 ns )                    ; fx2st.0011                                                                                                                       ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.187 ns                ;
; N/A                                     ; 184.33 MHz ( period = 5.425 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.202 ns                ;
; N/A                                     ; 184.57 MHz ( period = 5.418 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.195 ns                ;
; N/A                                     ; 184.57 MHz ( period = 5.418 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.153 ns                ;
; N/A                                     ; 184.91 MHz ( period = 5.408 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.171 ns                ;
; N/A                                     ; 185.05 MHz ( period = 5.404 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 185.12 MHz ( period = 5.402 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 185.22 MHz ( period = 5.399 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 185.25 MHz ( period = 5.398 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 185.29 MHz ( period = 5.397 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.136 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.36 MHz ( period = 5.395 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.154 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.153 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; fx2st.0010                                                                                                                       ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.98 MHz ( period = 5.377 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.138 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 186.43 MHz ( period = 5.364 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.141 ns                ;
; N/A                                     ; 186.46 MHz ( period = 5.363 ns )                    ; WRITE_FX2FIFO                                                                                                                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.120 ns                ;
; N/A                                     ; 186.53 MHz ( period = 5.361 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.126 ns                ;
; N/A                                     ; 186.64 MHz ( period = 5.358 ns )                    ; WRITE_FX2FIFO                                                                                                                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; 186.92 MHz ( period = 5.350 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[2]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.92 MHz ( period = 5.350 ns )                    ; fx2st.0011                                                                                                                       ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 187.09 MHz ( period = 5.345 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.122 ns                ;
; N/A                                     ; 187.16 MHz ( period = 5.343 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[2]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.120 ns                ;
; N/A                                     ; 187.34 MHz ( period = 5.338 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[5]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.115 ns                ;
; N/A                                     ; 187.34 MHz ( period = 5.338 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.099 ns                ;
; N/A                                     ; 187.37 MHz ( period = 5.337 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; FD[8]~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.076 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.095 ns                ;
; N/A                                     ; 187.69 MHz ( period = 5.328 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 187.79 MHz ( period = 5.325 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.084 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ENC_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 138.68 MHz ( period = 7.211 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.401 ns                ;
; N/A                                     ; 140.23 MHz ( period = 7.131 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.321 ns                ;
; N/A                                     ; 141.82 MHz ( period = 7.051 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 143.45 MHz ( period = 6.971 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.081 ns                ;
; N/A                                     ; 146.82 MHz ( period = 6.811 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 148.57 MHz ( period = 6.731 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 150.35 MHz ( period = 6.651 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.841 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.073 ns                ;
; N/A                                     ; 153.16 MHz ( period = 6.529 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.290 ns                ;
; N/A                                     ; 153.42 MHz ( period = 6.518 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.993 ns                ;
; N/A                                     ; 154.39 MHz ( period = 6.477 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.667 ns                ;
; N/A                                     ; 155.06 MHz ( period = 6.449 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.210 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 155.38 MHz ( period = 6.436 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; CIC_D65:Q_CAS1|input_register[2]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[37]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 156.57 MHz ( period = 6.387 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 157.01 MHz ( period = 6.369 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.130 ns                ;
; N/A                                     ; 157.28 MHz ( period = 6.358 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 157.33 MHz ( period = 6.356 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 158.25 MHz ( period = 6.319 ns )                    ; CIC_D65:Q_CAS1|input_register[2]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[36]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 158.45 MHz ( period = 6.311 ns )                    ; CIC_D65:Q_CAS1|input_register[6]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.142 ns                ;
; N/A                                     ; 158.55 MHz ( period = 6.307 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.068 ns                ;
; N/A                                     ; 158.60 MHz ( period = 6.305 ns )                    ; CIC_D65:Q_CAS1|section_out1[5]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 159.01 MHz ( period = 6.289 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.050 ns                ;
; N/A                                     ; 159.29 MHz ( period = 6.278 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.753 ns                ;
; N/A                                     ; 159.29 MHz ( period = 6.278 ns )                    ; CIC_D65:Q_CAS1|section_out1[6]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 159.34 MHz ( period = 6.276 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 160.28 MHz ( period = 6.239 ns )                    ; CIC_D65:Q_CAS1|input_register[2]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[35]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.427 ns                ;
; N/A                                     ; 160.49 MHz ( period = 6.231 ns )                    ; CIC_D65:Q_CAS1|input_register[6]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.062 ns                ;
; N/A                                     ; 160.59 MHz ( period = 6.227 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.988 ns                ;
; N/A                                     ; 160.64 MHz ( period = 6.225 ns )                    ; CIC_D65:Q_CAS1|section_out1[5]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.870 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; CIC_D65:I_CAS1|input_register[7]                                                                                                 ; CIC_D65:I_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.991 ns                ;
; N/A                                     ; 161.06 MHz ( period = 6.209 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.970 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; CIC_D65:Q_CAS1|section_out1[6]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.673 ns                ;
; N/A                                     ; 161.39 MHz ( period = 6.196 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.957 ns                ;
; N/A                                     ; 162.36 MHz ( period = 6.159 ns )                    ; CIC_D65:Q_CAS1|input_register[2]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.634 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[34]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.347 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; CIC_D65:Q_CAS1|input_register[6]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 162.68 MHz ( period = 6.147 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 162.73 MHz ( period = 6.145 ns )                    ; CIC_D65:Q_CAS1|section_out1[5]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.790 ns                ;
; N/A                                     ; 162.76 MHz ( period = 6.144 ns )                    ; CIC_D65:I_CAS1|input_register[7]                                                                                                 ; CIC_D65:I_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.911 ns                ;
; N/A                                     ; 162.81 MHz ( period = 6.142 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 162.87 MHz ( period = 6.140 ns )                    ; CIC_D65:Q_CAS1|input_register[10]                                                                                                ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.766 ns                ;
; N/A                                     ; 163.21 MHz ( period = 6.127 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.888 ns                ;
; N/A                                     ; 163.45 MHz ( period = 6.118 ns )                    ; CIC_D65:Q_CAS1|section_out1[6]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.763 ns                ;
; N/A                                     ; 163.45 MHz ( period = 6.118 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.593 ns                ;
; N/A                                     ; 163.51 MHz ( period = 6.116 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.877 ns                ;
; N/A                                     ; 164.18 MHz ( period = 6.091 ns )                    ; CIC_D65:Q_CAS1|input_register[5]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 164.50 MHz ( period = 6.079 ns )                    ; CIC_D65:Q_CAS1|input_register[2]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.554 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[33]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.267 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; CIC_D65:Q_CAS1|input_register[6]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 164.83 MHz ( period = 6.067 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.828 ns                ;
; N/A                                     ; 164.88 MHz ( period = 6.065 ns )                    ; CIC_D65:Q_CAS1|section_out1[5]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.710 ns                ;
; N/A                                     ; 164.91 MHz ( period = 6.064 ns )                    ; CIC_D65:I_CAS1|input_register[7]                                                                                                 ; CIC_D65:I_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.831 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.823 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; CIC_D65:Q_CAS1|input_register[10]                                                                                                ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 165.26 MHz ( period = 6.051 ns )                    ; CIC_D65:Q_CAS1|section_out1[4]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 165.37 MHz ( period = 6.047 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.808 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.149 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.131 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; CIC_D65:Q_CAS1|section_out1[6]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.683 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 165.67 MHz ( period = 6.036 ns )                    ; CIC_D65:Q_CAS1|input_register[8]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 165.70 MHz ( period = 6.035 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; CIC_D65:I_CAS1|section_out1[5]                                                                                                   ; CIC_D65:I_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.942 ns                ;
; N/A                                     ; 166.36 MHz ( period = 6.011 ns )                    ; CIC_D65:Q_CAS1|input_register[5]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.842 ns                ;
; N/A                                     ; 166.69 MHz ( period = 5.999 ns )                    ; CIC_D65:Q_CAS1|input_register[2]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 166.75 MHz ( period = 5.997 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[32]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.187 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; CIC_D65:Q_CAS1|input_register[6]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.822 ns                ;
; N/A                                     ; 167.08 MHz ( period = 5.985 ns )                    ; CIC_D65:Q_CAS1|section_out1[5]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.630 ns                ;
; N/A                                     ; 167.11 MHz ( period = 5.984 ns )                    ; CIC_D65:I_CAS1|input_register[7]                                                                                                 ; CIC_D65:I_CAS1|section_out1[43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.751 ns                ;
; N/A                                     ; 167.17 MHz ( period = 5.982 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.743 ns                ;
; N/A                                     ; 167.22 MHz ( period = 5.980 ns )                    ; CIC_D65:Q_CAS1|input_register[10]                                                                                                ; CIC_D65:Q_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.606 ns                ;
; N/A                                     ; 167.48 MHz ( period = 5.971 ns )                    ; CIC_D65:Q_CAS1|section_out1[4]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.616 ns                ;
; N/A                                     ; 167.56 MHz ( period = 5.968 ns )                    ; CIC_D65:Q_CAS1|output_register[9]                                                                                                ; RXMUX:Q_MUX|lpm_mux:lpm_mux_component|mux_6me:auto_generated|external_latency_ffsa[5]                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.312 ns                ;
; N/A                                     ; 167.59 MHz ( period = 5.967 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.728 ns                ;
; N/A                                     ; 167.64 MHz ( period = 5.965 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[8]                                                                             ; cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[13]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.968 ns                ;
; N/A                                     ; 167.76 MHz ( period = 5.961 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                             ; cordic:rx_cordic|Istage0[16]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; CIC_D65:Q_CAS1|section_out1[6]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.603 ns                ;
; N/A                                     ; 167.90 MHz ( period = 5.956 ns )                    ; CIC_D65:Q_CAS1|input_register[8]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.582 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.056 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 167.98 MHz ( period = 5.953 ns )                    ; CIC_D65:Q_CAS1|input_register[4]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; CIC_D65:I_CAS1|input_register[0]                                                                                                 ; CIC_D65:I_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.728 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; CIC_D65:Q_CAS1|input_register[9]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.577 ns                ;
; N/A                                     ; 168.29 MHz ( period = 5.942 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.703 ns                ;
; N/A                                     ; 168.49 MHz ( period = 5.935 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; CIC_D65:I_CAS1|section_out1[5]                                                                                                   ; CIC_D65:I_CAS1|section_out2[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.862 ns                ;
; N/A                                     ; 168.61 MHz ( period = 5.931 ns )                    ; CIC_D65:Q_CAS1|input_register[5]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.762 ns                ;
; N/A                                     ; 168.95 MHz ( period = 5.919 ns )                    ; CIC_D65:Q_CAS1|input_register[2]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.394 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[31]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 169.12 MHz ( period = 5.913 ns )                    ; CIC_D65:I_CAS1|input_register[8]                                                                                                 ; CIC_D65:I_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.277 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; CIC_D65:Q_CAS1|input_register[6]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; CIC_D65:Q_CAS1|section_out1[5]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[37]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; CIC_D65:I_CAS1|input_register[7]                                                                                                 ; CIC_D65:I_CAS1|section_out1[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.663 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; CIC_D65:Q_CAS1|input_register[10]                                                                                                ; CIC_D65:Q_CAS1|section_out1[43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 169.58 MHz ( period = 5.897 ns )                    ; CIC_D65:I_CAS1|input_register[2]                                                                                                 ; CIC_D65:I_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 169.64 MHz ( period = 5.895 ns )                    ; CIC_D65:I_CAS1|section_out1[6]                                                                                                   ; CIC_D65:I_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 169.69 MHz ( period = 5.893 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.654 ns                ;
; N/A                                     ; 169.75 MHz ( period = 5.891 ns )                    ; CIC_D65:Q_CAS1|section_out1[4]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 169.87 MHz ( period = 5.887 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.648 ns                ;
; N/A                                     ; 170.10 MHz ( period = 5.879 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; CIC_D65:Q_CAS1|section_out1[6]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[37]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.523 ns                ;
; N/A                                     ; 170.18 MHz ( period = 5.876 ns )                    ; CIC_D65:Q_CAS1|input_register[8]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 170.21 MHz ( period = 5.875 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.636 ns                ;
; N/A                                     ; 170.27 MHz ( period = 5.873 ns )                    ; CIC_D65:Q_CAS1|input_register[4]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 170.33 MHz ( period = 5.871 ns )                    ; CIC_D65:I_CAS1|input_register[0]                                                                                                 ; CIC_D65:I_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.648 ns                ;
; N/A                                     ; 170.33 MHz ( period = 5.871 ns )                    ; CIC_D65:Q_CAS1|input_register[9]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.497 ns                ;
; N/A                                     ; 170.53 MHz ( period = 5.864 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[38]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 170.59 MHz ( period = 5.862 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.623 ns                ;
; N/A                                     ; 170.79 MHz ( period = 5.855 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.616 ns                ;
; N/A                                     ; 170.88 MHz ( period = 5.852 ns )                    ; CIC_D65:I_CAS1|section_out1[5]                                                                                                   ; CIC_D65:I_CAS1|section_out2[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 170.91 MHz ( period = 5.851 ns )                    ; CIC_D65:Q_CAS1|input_register[5]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.682 ns                ;
; N/A                                     ; 170.94 MHz ( period = 5.850 ns )                    ; CIC_D65:Q_CAS1|section_out1[9]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.495 ns                ;
; N/A                                     ; 171.26 MHz ( period = 5.839 ns )                    ; CIC_D65:Q_CAS1|input_register[2]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.314 ns                ;
; N/A                                     ; 171.44 MHz ( period = 5.833 ns )                    ; CIC_D65:I_CAS1|input_register[8]                                                                                                 ; CIC_D65:I_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.197 ns                ;
; N/A                                     ; 171.44 MHz ( period = 5.833 ns )                    ; CIC_D65:Q_CAS1|section_out1[7]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.478 ns                ;
; N/A                                     ; 171.50 MHz ( period = 5.831 ns )                    ; CIC_D65:Q_CAS1|input_register[6]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 171.70 MHz ( period = 5.824 ns )                    ; CIC_D65:I_CAS1|input_register[7]                                                                                                 ; CIC_D65:I_CAS1|section_out1[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.591 ns                ;
; N/A                                     ; 171.76 MHz ( period = 5.822 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 171.82 MHz ( period = 5.820 ns )                    ; CIC_D65:Q_CAS1|input_register[10]                                                                                                ; CIC_D65:Q_CAS1|section_out1[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.446 ns                ;
; N/A                                     ; 171.91 MHz ( period = 5.817 ns )                    ; CIC_D65:I_CAS1|input_register[2]                                                                                                 ; CIC_D65:I_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.395 ns                ;
; N/A                                     ; 171.94 MHz ( period = 5.816 ns )                    ; CIC_D65:Q_CAS1|input_register[7]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.647 ns                ;
; N/A                                     ; 171.97 MHz ( period = 5.815 ns )                    ; CIC_D65:I_CAS1|section_out1[6]                                                                                                   ; CIC_D65:I_CAS1|section_out2[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.745 ns                ;
; N/A                                     ; 172.03 MHz ( period = 5.813 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.574 ns                ;
; N/A                                     ; 172.03 MHz ( period = 5.813 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage8|Iout[9]                                                                              ; cordic:rx_cordic|cordic_stage:cordic_stage9|Qout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 172.09 MHz ( period = 5.811 ns )                    ; CIC_D65:Q_CAS1|section_out1[4]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.456 ns                ;
; N/A                                     ; 172.21 MHz ( period = 5.807 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.568 ns                ;
; N/A                                     ; 172.27 MHz ( period = 5.805 ns )                    ; CIC_D65:I_CAS1|section_out1[7]                                                                                                   ; CIC_D65:I_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.735 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; CIC_D65:Q_CAS1|section_out1[8]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.445 ns                ;
; N/A                                     ; 172.44 MHz ( period = 5.799 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage6|Qout[16]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.076 ns                ;
; N/A                                     ; 172.53 MHz ( period = 5.796 ns )                    ; CIC_D65:Q_CAS1|input_register[8]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[43]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.422 ns                ;
; N/A                                     ; 172.56 MHz ( period = 5.795 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.556 ns                ;
; N/A                                     ; 172.62 MHz ( period = 5.793 ns )                    ; CIC_D65:Q_CAS1|input_register[4]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.781 ns                ;
; N/A                                     ; 172.68 MHz ( period = 5.791 ns )                    ; CIC_D65:I_CAS1|input_register[0]                                                                                                 ; CIC_D65:I_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.568 ns                ;
; N/A                                     ; 172.68 MHz ( period = 5.791 ns )                    ; CIC_D65:Q_CAS1|input_register[9]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.417 ns                ;
; N/A                                     ; 172.80 MHz ( period = 5.787 ns )                    ; phase_accumulator:rx_phase_accumulator|phase_out[31]                                                                             ; cordic:rx_cordic|Istage0[15]                                                                                                                              ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.441 ns                ;
; N/A                                     ; 172.89 MHz ( period = 5.784 ns )                    ; CIC_D65:Q_CAS1|input_register[0]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[37]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 172.92 MHz ( period = 5.783 ns )                    ; CIC_D65:I_CAS1|section_out1[8]                                                                                                   ; CIC_D65:I_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.543 ns                ;
; N/A                                     ; 172.95 MHz ( period = 5.782 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[11]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|PHout[13]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 173.13 MHz ( period = 5.776 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.524 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.418 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; CIC_D65:I_CAS1|section_out1[5]                                                                                                   ; CIC_D65:I_CAS1|section_out2[39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.702 ns                ;
; N/A                                     ; 173.28 MHz ( period = 5.771 ns )                    ; CIC_D65:Q_CAS1|input_register[5]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.602 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; CIC_D65:Q_CAS1|section_out1[9]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.415 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; CIC_D65:I_CAS1|section_out1[4]                                                                                                   ; CIC_D65:I_CAS1|section_out2[42]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 173.34 MHz ( period = 5.769 ns )                    ; CIC_D65:Q_CAS1|input_register[1]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.639 ns                ;
; N/A                                     ; 173.52 MHz ( period = 5.763 ns )                    ; CIC_D65:I_CAS1|input_register[3]                                                                                                 ; CIC_D65:I_CAS1|section_out1[46]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage5|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage6|Iout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; CIC_D65:Q_CAS1|input_register[3]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[30]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.946 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; CIC_D65:Q_CAS1|section_out1[7]                                                                                                   ; CIC_D65:Q_CAS1|section_out2[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 173.82 MHz ( period = 5.753 ns )                    ; CIC_D65:I_CAS1|input_register[8]                                                                                                 ; CIC_D65:I_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.117 ns                ;
; N/A                                     ; 173.88 MHz ( period = 5.751 ns )                    ; CIC_D65:Q_CAS1|input_register[6]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[39]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.582 ns                ;
; N/A                                     ; 173.94 MHz ( period = 5.749 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.483 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; CIC_D65:I_CAS1|input_register[7]                                                                                                 ; CIC_D65:I_CAS1|section_out1[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.511 ns                ;
; N/A                                     ; 174.22 MHz ( period = 5.740 ns )                    ; CIC_D65:Q_CAS1|input_register[10]                                                                                                ; CIC_D65:Q_CAS1|section_out1[41]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 174.31 MHz ( period = 5.737 ns )                    ; CIC_D65:I_CAS1|input_register[2]                                                                                                 ; CIC_D65:I_CAS1|section_out1[44]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 174.34 MHz ( period = 5.736 ns )                    ; CIC_D65:Q_CAS1|input_register[7]                                                                                                 ; CIC_D65:Q_CAS1|section_out1[45]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; CIC_D65:I_CAS1|section_out1[6]                                                                                                   ; CIC_D65:I_CAS1|section_out2[40]                                                                                                                           ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.665 ns                ;
; N/A                                     ; 174.43 MHz ( period = 5.733 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.494 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 296.82 MHz ( period = 3.369 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.137 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.134 ns                ;
; N/A   ; 297.27 MHz ( period = 3.364 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.134 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 297.35 MHz ( period = 3.363 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 298.06 MHz ( period = 3.355 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; 298.06 MHz ( period = 3.355 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 299.67 MHz ( period = 3.337 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 3.101 ns                ;
; N/A   ; 309.31 MHz ( period = 3.233 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 309.31 MHz ( period = 3.233 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 309.31 MHz ( period = 3.233 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 309.31 MHz ( period = 3.233 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 309.31 MHz ( period = 3.233 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 309.31 MHz ( period = 3.233 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 309.31 MHz ( period = 3.233 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 309.31 MHz ( period = 3.233 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.999 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.47 MHz ( period = 3.180 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.948 ns                ;
; N/A   ; 314.96 MHz ( period = 3.175 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.945 ns                ;
; N/A   ; 314.96 MHz ( period = 3.175 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.945 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.940 ns                ;
; N/A   ; 315.86 MHz ( period = 3.166 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.936 ns                ;
; N/A   ; 315.86 MHz ( period = 3.166 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.936 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 317.66 MHz ( period = 3.148 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.912 ns                ;
; N/A   ; 323.52 MHz ( period = 3.091 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.858 ns                ;
; N/A   ; 323.52 MHz ( period = 3.091 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.858 ns                ;
; N/A   ; 323.52 MHz ( period = 3.091 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.858 ns                ;
; N/A   ; 323.52 MHz ( period = 3.091 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.858 ns                ;
; N/A   ; 323.52 MHz ( period = 3.091 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.858 ns                ;
; N/A   ; 323.52 MHz ( period = 3.091 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.858 ns                ;
; N/A   ; 323.52 MHz ( period = 3.091 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.858 ns                ;
; N/A   ; 323.52 MHz ( period = 3.091 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.858 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 324.46 MHz ( period = 3.082 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.849 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 344.59 MHz ( period = 2.902 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.669 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; SPI_REGS:spi_regs|CS_ph2     ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.003 ns                ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SCK'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.28 MHz ( period = 5.547 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.657 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 180.70 MHz ( period = 5.534 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.645 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 181.72 MHz ( period = 5.503 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.12 MHz ( period = 5.491 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.282 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.65 MHz ( period = 5.475 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.585 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.243 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.558 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.09 MHz ( period = 5.432 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 184.23 MHz ( period = 5.428 ns )                    ; SPI_REGS:spi_regs|BitCounter[10] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.64 MHz ( period = 5.416 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 185.15 MHz ( period = 5.401 ns )                    ; SPI_REGS:spi_regs|BitCounter[22] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.151 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.49 MHz ( period = 5.391 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; SPI_REGS:spi_regs|BitCounter[19] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.01 MHz ( period = 5.376 ns )                    ; SPI_REGS:spi_regs|BitCounter[8]  ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.110 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 186.57 MHz ( period = 5.360 ns )                    ; SPI_REGS:spi_regs|BitCounter[11] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.094 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+--------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------+----------+
; N/A   ; None         ; 8.198 ns   ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.491 ns   ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.278 ns   ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.769 ns   ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A   ; None         ; 5.373 ns   ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A   ; None         ; 4.902 ns   ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A   ; None         ; 4.718 ns   ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A   ; None         ; 4.103 ns   ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A   ; None         ; 3.968 ns   ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.842 ns   ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.828 ns   ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A   ; None         ; 3.789 ns   ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.694 ns   ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.691 ns   ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.691 ns   ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.686 ns   ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.655 ns   ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.581 ns   ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.551 ns   ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.505 ns   ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.381 ns   ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.285 ns   ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.262 ns   ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.261 ns   ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.200 ns   ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
+-------+--------------+------------+--------+----------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 12.979 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.886 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.592 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.577 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.222 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.014 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.965 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.937 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.702 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.565 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.326 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.314 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.299 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.241 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.240 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.205 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.159 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.058 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.045 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.041 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.995 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.924 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.804 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.726 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.714 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.492 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.417 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.413 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.400 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.387 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.340 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.186 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.178 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.944 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.941 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.860 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.853 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.851 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.830 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.818 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.793 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.700 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.637 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.619 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.586 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.514 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.493 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.471 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.463 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.460 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.431 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.412 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.396 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.393 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.336 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.334 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.326 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.289 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.288 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.282 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.281 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.274 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.270 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.268 ns   ; WRITE_FX2FIFO                                                                                                                    ; SLWR   ; IFCLK      ;
; N/A   ; None         ; 9.247 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.245 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.181 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.131 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.040 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.989 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.968 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.881 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.868 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.833 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.695 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.676 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.662 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.517 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.506 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.467 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.152 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 7.932 ns   ; FD[0]~reg0                                                                                                                       ; FD[0]  ; IFCLK      ;
; N/A   ; None         ; 7.817 ns   ; FD[4]~reg0                                                                                                                       ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 7.726 ns   ; FD[1]~reg0                                                                                                                       ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 7.712 ns   ; FD[3]~reg0                                                                                                                       ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 7.694 ns   ; FD[5]~reg0                                                                                                                       ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 7.661 ns   ; FD[2]~reg0                                                                                                                       ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 7.613 ns   ; FD[9]~reg0                                                                                                                       ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 7.577 ns   ; FD[14]~reg0                                                                                                                      ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 7.378 ns   ; FD[7]~reg0                                                                                                                       ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 7.367 ns   ; FD[6]~reg0                                                                                                                       ; FD[6]  ; IFCLK      ;
; N/A   ; None         ; 7.343 ns   ; FD[10]~reg0                                                                                                                      ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 7.342 ns   ; FD[12]~reg0                                                                                                                      ; FD[12] ; IFCLK      ;
; N/A   ; None         ; 7.290 ns   ; SPI_REGS:spi_regs|sdata[31]                                                                                                      ; SO     ; SCK        ;
; N/A   ; None         ; 7.289 ns   ; FD[13]~reg0                                                                                                                      ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 7.278 ns   ; FD[11]~reg0                                                                                                                      ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 7.251 ns   ; FD[15]~reg0                                                                                                                      ; FD[15] ; IFCLK      ;
; N/A   ; None         ; 7.034 ns   ; FD[8]~reg0                                                                                                                       ; FD[8]  ; IFCLK      ;
; N/A   ; None         ; 6.039 ns   ; SPI_REGS:spi_regs|sRd                                                                                                            ; SO     ; SCK        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 10.388 ns       ; FLAGB ; GPIO6 ;
; N/A   ; None              ; 9.943 ns        ; FLAGC ; GPIO7 ;
; N/A   ; None              ; 9.874 ns        ; FLAGA ; GPIO5 ;
+-------+-------------------+-----------------+-------+-------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; N/A           ; None        ; -2.952 ns ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.013 ns ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.014 ns ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.037 ns ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.133 ns ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.257 ns ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.303 ns ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.333 ns ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.407 ns ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.438 ns ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.443 ns ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.443 ns ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.446 ns ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.541 ns ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.580 ns ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A           ; None        ; -3.594 ns ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.720 ns ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.855 ns ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A           ; None        ; -4.470 ns ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A           ; None        ; -4.654 ns ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A           ; None        ; -5.125 ns ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A           ; None        ; -6.521 ns ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.030 ns ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.243 ns ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A           ; None        ; -7.950 ns ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
+---------------+-------------+-----------+--------+----------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe13|dffe14a ; dcfifo_ncb1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_ncb1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Sep 19 16:42:29 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "ENC_CLK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
    Info: Assuming node "SCK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 166.56 MHz between source register "tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8]" and destination register "tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]" (period= 6.004 ns)
    Info: + Longest register to register delay is 5.781 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y7_N13; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8]'
        Info: 2: + IC(0.380 ns) + CELL(0.512 ns) = 0.892 ns; Loc. = LCCOMB_X9_Y7_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~61'
        Info: 3: + IC(0.304 ns) + CELL(0.516 ns) = 1.712 ns; Loc. = LCCOMB_X9_Y7_N6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~62'
        Info: 4: + IC(0.318 ns) + CELL(0.512 ns) = 2.542 ns; Loc. = LCCOMB_X9_Y7_N30; Fanout = 3; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.030 ns; Loc. = LCCOMB_X9_Y7_N14; Fanout = 22; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena'
        Info: 6: + IC(0.888 ns) + CELL(0.495 ns) = 4.413 ns; Loc. = LCCOMB_X10_Y8_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.493 ns; Loc. = LCCOMB_X10_Y8_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.573 ns; Loc. = LCCOMB_X10_Y8_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 4.747 ns; Loc. = LCCOMB_X10_Y8_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.827 ns; Loc. = LCCOMB_X10_Y8_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.907 ns; Loc. = LCCOMB_X10_Y8_N18; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.987 ns; Loc. = LCCOMB_X10_Y8_N20; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.067 ns; Loc. = LCCOMB_X10_Y8_N22; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.147 ns; Loc. = LCCOMB_X10_Y8_N24; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.227 ns; Loc. = LCCOMB_X10_Y8_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 5.685 ns; Loc. = LCCOMB_X10_Y8_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9'
        Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 5.781 ns; Loc. = LCFF_X10_Y8_N29; Fanout = 3; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]'
        Info: Total cell delay = 3.581 ns ( 61.94 % )
        Info: Total interconnect delay = 2.200 ns ( 38.06 % )
    Info: - Smallest clock skew is 0.016 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.548 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.760 ns) + CELL(0.602 ns) = 2.548 ns; Loc. = LCFF_X10_Y8_N29; Fanout = 3; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]'
            Info: Total cell delay = 1.658 ns ( 65.07 % )
            Info: Total interconnect delay = 0.890 ns ( 34.93 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.532 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.744 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X9_Y7_N13; Fanout = 1; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8]'
            Info: Total cell delay = 1.658 ns ( 65.48 % )
            Info: Total interconnect delay = 0.874 ns ( 34.52 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "ENC_CLK" has Internal fmax of 138.68 MHz between source register "CIC_D65:Q_CAS1|input_register[3]" and destination register "CIC_D65:Q_CAS1|section_out1[46]" (period= 7.211 ns)
    Info: + Longest register to register delay is 6.401 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 2; REG Node = 'CIC_D65:Q_CAS1|input_register[3]'
        Info: 2: + IC(1.548 ns) + CELL(0.495 ns) = 2.043 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[3]~285'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.123 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[4]~286'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.203 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[5]~287'
        Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 2.377 ns; Loc. = LCCOMB_X19_Y10_N14; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[6]~288'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.457 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[7]~289'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.537 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[8]~290'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.617 ns; Loc. = LCCOMB_X19_Y10_N20; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[9]~291'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.697 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[10]~292'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.777 ns; Loc. = LCCOMB_X19_Y10_N24; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[11]~293'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.857 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[12]~294'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.937 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[13]~295'
        Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 3.098 ns; Loc. = LCCOMB_X19_Y10_N30; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[14]~296'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.178 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[15]~297'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.258 ns; Loc. = LCCOMB_X19_Y9_N2; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[16]~298'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.338 ns; Loc. = LCCOMB_X19_Y9_N4; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[17]~299'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.418 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[18]~300'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.498 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[19]~301'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.578 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[20]~302'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.658 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[21]~303'
        Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 3.832 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[22]~304'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.912 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[23]~305'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.992 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[24]~306'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.072 ns; Loc. = LCCOMB_X19_Y9_N20; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[25]~307'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 4.152 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[26]~308'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.232 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[27]~309'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.312 ns; Loc. = LCCOMB_X19_Y9_N26; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[28]~310'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.392 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[29]~311'
        Info: 29: + IC(0.000 ns) + CELL(0.161 ns) = 4.553 ns; Loc. = LCCOMB_X19_Y9_N30; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[30]~312'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.633 ns; Loc. = LCCOMB_X19_Y8_N0; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[31]~313'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 4.713 ns; Loc. = LCCOMB_X19_Y8_N2; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[32]~314'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.793 ns; Loc. = LCCOMB_X19_Y8_N4; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[33]~315'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.873 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[34]~316'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 4.953 ns; Loc. = LCCOMB_X19_Y8_N8; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[35]~317'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 5.033 ns; Loc. = LCCOMB_X19_Y8_N10; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[36]~318'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 5.113 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[37]~319'
        Info: 37: + IC(0.000 ns) + CELL(0.174 ns) = 5.287 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[38]~320'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 5.367 ns; Loc. = LCCOMB_X19_Y8_N16; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[39]~321'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 5.447 ns; Loc. = LCCOMB_X19_Y8_N18; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[40]~322'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 5.527 ns; Loc. = LCCOMB_X19_Y8_N20; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[41]~323'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 5.607 ns; Loc. = LCCOMB_X19_Y8_N22; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[42]~324'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.687 ns; Loc. = LCCOMB_X19_Y8_N24; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[43]~325'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 5.767 ns; Loc. = LCCOMB_X19_Y8_N26; Fanout = 2; COMB Node = 'CIC_D65:Q_CAS1|section_out1[44]~326'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 5.847 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 1; COMB Node = 'CIC_D65:Q_CAS1|section_out1[45]~327'
        Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 6.305 ns; Loc. = LCCOMB_X19_Y8_N30; Fanout = 1; COMB Node = 'CIC_D65:Q_CAS1|section_out1[46]~250'
        Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 6.401 ns; Loc. = LCFF_X19_Y8_N31; Fanout = 2; REG Node = 'CIC_D65:Q_CAS1|section_out1[46]'
        Info: Total cell delay = 4.853 ns ( 75.82 % )
        Info: Total interconnect delay = 1.548 ns ( 24.18 % )
    Info: - Smallest clock skew is -0.571 ns
        Info: + Shortest clock path from clock "ENC_CLK" to destination register is 3.443 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3559; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.907 ns) + CELL(0.602 ns) = 3.443 ns; Loc. = LCFF_X19_Y8_N31; Fanout = 2; REG Node = 'CIC_D65:Q_CAS1|section_out1[46]'
            Info: Total cell delay = 1.536 ns ( 44.61 % )
            Info: Total interconnect delay = 1.907 ns ( 55.39 % )
        Info: - Longest clock path from clock "ENC_CLK" to source register is 4.014 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3559; CLK Node = 'ENC_CLK'
            Info: 2: + IC(2.478 ns) + CELL(0.602 ns) = 4.014 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 2; REG Node = 'CIC_D65:Q_CAS1|input_register[3]'
            Info: Total cell delay = 1.536 ns ( 38.27 % )
            Info: Total interconnect delay = 2.478 ns ( 61.73 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "FX2_CLK" has Internal fmax of 292.23 MHz between source register "SPI_REGS:spi_regs|CS_ph1" and destination register "RegisterX:optionreg|OUT[26]" (period= 3.422 ns)
    Info: + Longest register to register delay is 3.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.370 ns) + CELL(0.177 ns) = 0.547 ns; Loc. = LCCOMB_X4_Y11_N16; Fanout = 2; COMB Node = 'RegisterX:optionreg|always0~57'
        Info: 3: + IC(0.862 ns) + CELL(0.178 ns) = 1.587 ns; Loc. = LCCOMB_X4_Y13_N18; Fanout = 32; COMB Node = 'RegisterX:optionreg|always0~58'
        Info: 4: + IC(0.843 ns) + CELL(0.758 ns) = 3.188 ns; Loc. = LCFF_X5_Y12_N1; Fanout = 1; REG Node = 'RegisterX:optionreg|OUT[26]'
        Info: Total cell delay = 1.113 ns ( 34.91 % )
        Info: Total interconnect delay = 2.075 ns ( 65.09 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.579 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.779 ns) + CELL(0.602 ns) = 2.579 ns; Loc. = LCFF_X5_Y12_N1; Fanout = 1; REG Node = 'RegisterX:optionreg|OUT[26]'
            Info: Total cell delay = 1.668 ns ( 64.68 % )
            Info: Total interconnect delay = 0.911 ns ( 35.32 % )
        Info: - Longest clock path from clock "FX2_CLK" to source register is 2.574 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X4_Y11_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
            Info: Total cell delay = 1.668 ns ( 64.80 % )
            Info: Total interconnect delay = 0.906 ns ( 35.20 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "SCK" has Internal fmax of 178.38 MHz between source register "SPI_REGS:spi_regs|BitCounter[22]" and destination register "SPI_REGS:spi_regs|sdata[1]" (period= 5.606 ns)
    Info: + Longest register to register delay is 5.717 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[22]'
        Info: 2: + IC(0.859 ns) + CELL(0.450 ns) = 1.309 ns; Loc. = LCCOMB_X3_Y11_N20; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~318'
        Info: 3: + IC(0.309 ns) + CELL(0.512 ns) = 2.130 ns; Loc. = LCCOMB_X3_Y11_N30; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~320'
        Info: 4: + IC(0.294 ns) + CELL(0.491 ns) = 2.915 ns; Loc. = LCCOMB_X3_Y11_N22; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs|Equal0~324'
        Info: 5: + IC(0.310 ns) + CELL(0.178 ns) = 3.403 ns; Loc. = LCCOMB_X3_Y11_N14; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs|always2~0'
        Info: 6: + IC(0.319 ns) + CELL(0.319 ns) = 4.041 ns; Loc. = LCCOMB_X3_Y11_N4; Fanout = 38; COMB Node = 'SPI_REGS:spi_regs|sdata[17]~9855'
        Info: 7: + IC(0.918 ns) + CELL(0.758 ns) = 5.717 ns; Loc. = LCFF_X4_Y13_N3; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[1]'
        Info: Total cell delay = 2.708 ns ( 47.37 % )
        Info: Total interconnect delay = 3.009 ns ( 52.63 % )
    Info: - Smallest clock skew is 0.350 ns
        Info: + Shortest clock path from clock "SCK" to destination register is 2.942 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.416 ns) + CELL(0.602 ns) = 2.942 ns; Loc. = LCFF_X4_Y13_N3; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[1]'
            Info: Total cell delay = 1.526 ns ( 51.87 % )
            Info: Total interconnect delay = 1.416 ns ( 48.13 % )
        Info: - Longest clock path from clock "SCK" to source register is 2.592 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.066 ns) + CELL(0.602 ns) = 2.592 ns; Loc. = LCFF_X2_Y11_N13; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[22]'
            Info: Total cell delay = 1.526 ns ( 58.87 % )
            Info: Total interconnect delay = 1.066 ns ( 41.13 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "FD[8]~reg0" (data pin = "FLAGB", clock pin = "IFCLK") is 8.198 ns
    Info: + Longest pin to register delay is 10.768 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
        Info: 2: + IC(6.403 ns) + CELL(0.545 ns) = 7.851 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 2; COMB Node = 'FD[13]~575'
        Info: 3: + IC(0.298 ns) + CELL(0.178 ns) = 8.327 ns; Loc. = LCCOMB_X10_Y9_N8; Fanout = 16; COMB Node = 'FD[13]~576'
        Info: 4: + IC(1.683 ns) + CELL(0.758 ns) = 10.768 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'FD[8]~reg0'
        Info: Total cell delay = 2.384 ns ( 22.14 % )
        Info: Total interconnect delay = 8.384 ns ( 77.86 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.532 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.744 ns) + CELL(0.602 ns) = 2.532 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 1; REG Node = 'FD[8]~reg0'
        Info: Total cell delay = 1.658 ns ( 65.48 % )
        Info: Total interconnect delay = 0.874 ns ( 34.52 % )
Info: tco from clock "ENC_CLK" to destination pin "GPIO2" through register "tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]" is 12.979 ns
    Info: + Longest clock path from clock "ENC_CLK" to source register is 3.236 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3559; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.700 ns) + CELL(0.602 ns) = 3.236 ns; Loc. = LCFF_X25_Y9_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]'
        Info: Total cell delay = 1.536 ns ( 47.47 % )
        Info: Total interconnect delay = 1.700 ns ( 52.53 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 9.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y9_N23; Fanout = 4; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]'
        Info: 2: + IC(1.205 ns) + CELL(0.545 ns) = 1.750 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60'
        Info: 3: + IC(0.284 ns) + CELL(0.178 ns) = 2.212 ns; Loc. = LCCOMB_X20_Y9_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61'
        Info: 4: + IC(1.095 ns) + CELL(0.322 ns) = 3.629 ns; Loc. = LCCOMB_X25_Y9_N28; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(2.771 ns) + CELL(3.066 ns) = 9.466 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'
        Info: Total cell delay = 4.111 ns ( 43.43 % )
        Info: Total interconnect delay = 5.355 ns ( 56.57 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "GPIO6" is 10.388 ns
    Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
    Info: 2: + IC(6.449 ns) + CELL(3.036 ns) = 10.388 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'
    Info: Total cell delay = 3.939 ns ( 37.92 % )
    Info: Total interconnect delay = 6.449 ns ( 62.08 % )
Info: th for register "ADC[0]" (data pin = "DA[0]", clock pin = "ENC_CLK") is -2.952 ns
    Info: + Longest clock path from clock "ENC_CLK" to destination register is 3.304 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3559; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.768 ns) + CELL(0.602 ns) = 3.304 ns; Loc. = LCFF_X15_Y13_N1; Fanout = 2; REG Node = 'ADC[0]'
        Info: Total cell delay = 1.536 ns ( 46.49 % )
        Info: Total interconnect delay = 1.768 ns ( 53.51 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_180; Fanout = 1; PIN Node = 'DA[0]'
        Info: 2: + IC(5.216 ns) + CELL(0.413 ns) = 6.542 ns; Loc. = LCFF_X15_Y13_N1; Fanout = 2; REG Node = 'ADC[0]'
        Info: Total cell delay = 1.326 ns ( 20.27 % )
        Info: Total interconnect delay = 5.216 ns ( 79.73 % )
Warning: No matching clocks have timing constraints
Warning: No matching clocks have timing constraints
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Tue Sep 19 16:42:33 2006
    Info: Elapsed time: 00:00:05


