<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="14" e="12"/>
<c f="1" b="36" e="36"/>
<c f="1" b="37" e="37"/>
<c f="1" b="38" e="38"/>
<c f="1" b="39" e="39"/>
<c f="1" b="40" e="40"/>
<c f="1" b="41" e="40"/>
<c f="1" b="48" e="48"/>
<c f="1" b="49" e="48"/>
<c f="1" b="49" e="49"/>
<c f="1" b="50" e="49"/>
<c f="1" b="59" e="59"/>
<c f="1" b="60" e="60"/>
<c f="1" b="61" e="61"/>
<c f="1" b="62" e="62"/>
<c f="1" b="63" e="63"/>
<c f="1" b="64" e="63"/>
<c f="1" b="71" e="71"/>
<c f="1" b="72" e="71"/>
<c f="1" b="72" e="72"/>
<c f="1" b="73" e="72"/>
<c f="1" b="88" e="88"/>
<c f="1" b="89" e="88"/>
<c f="1" b="116" e="116"/>
<c f="1" b="117" e="116"/>
<c f="1" b="144" e="144"/>
<c f="1" b="145" e="144"/>
<c f="1" b="154" e="154"/>
<c f="1" b="155" e="154"/>
<c f="1" b="162" e="162"/>
<c f="1" b="163" e="162"/>
<c f="1" b="336" e="336"/>
<c f="1" b="337" e="337"/>
<c f="1" b="338" e="337"/>
<c f="1" b="358" e="358"/>
<c f="1" b="359" e="358"/>
<c f="1" b="367" e="367"/>
<c f="1" b="368" e="367"/>
<c f="1" b="369" e="369"/>
<c f="1" b="370" e="369"/>
<c f="1" b="375" e="375"/>
<c f="1" b="376" e="376"/>
<c f="1" b="377" e="376"/>
<c f="1" b="397" e="397"/>
<c f="1" b="398" e="398"/>
<c f="1" b="399" e="399"/>
<c f="1" b="400" e="399"/>
<c f="1" b="408" e="408"/>
<c f="1" b="409" e="408"/>
<c f="1" b="461" e="461"/>
<c f="1" b="462" e="462"/>
<c f="1" b="463" e="463"/>
<c f="1" b="464" e="464"/>
<c f="1" b="465" e="465"/>
<c f="1" b="467" e="465"/>
<c f="1" b="474" e="474"/>
<c f="1" b="475" e="475"/>
<c f="1" b="476" e="475"/>
<c f="1" b="521" e="521"/>
<c f="1" b="522" e="522"/>
<c f="1" b="523" e="522"/>
<c f="1" b="525" e="525"/>
<c f="1" b="526" e="526"/>
<c f="1" b="527" e="526"/>
<c f="1" b="530" e="530"/>
<c f="1" b="531" e="531"/>
<c f="1" b="532" e="532"/>
<c f="1" b="533" e="533"/>
<c f="1" b="534" e="534"/>
<c f="1" b="535" e="535"/>
<c f="1" b="536" e="536"/>
<c f="1" b="537" e="537"/>
<c f="1" b="538" e="538"/>
<c f="1" b="539" e="539"/>
<c f="1" b="540" e="540"/>
<c f="1" b="541" e="541"/>
<c f="1" b="542" e="541"/>
<c f="1" b="557" e="557"/>
<c f="1" b="558" e="558"/>
<c f="1" b="559" e="559"/>
<c f="1" b="560" e="560"/>
<c f="1" b="561" e="561"/>
<c f="1" b="562" e="562"/>
<c f="1" b="563" e="563"/>
<c f="1" b="564" e="564"/>
<c f="1" b="565" e="565"/>
<c f="1" b="566" e="566"/>
<c f="1" b="567" e="567"/>
<c f="1" b="568" e="568"/>
<c f="1" b="569" e="569"/>
<c f="1" b="570" e="570"/>
<c f="1" b="572" e="572"/>
<c f="1" b="573" e="573"/>
<c f="1" b="574" e="573"/>
<c f="1" b="576" e="576"/>
<c f="1" b="577" e="577"/>
<c f="1" b="578" e="577"/>
<c f="1" b="584" e="584"/>
<c f="1" b="585" e="585"/>
<c f="1" b="586" e="586"/>
<c f="1" b="587" e="587"/>
<c f="1" b="588" e="588"/>
<c f="1" b="589" e="589"/>
<c f="1" b="590" e="590"/>
<c f="1" b="591" e="591"/>
<c f="1" b="592" e="592"/>
<c f="1" b="593" e="593"/>
<c f="1" b="594" e="594"/>
<c f="1" b="595" e="594"/>
<c f="1" b="607" e="607"/>
<c f="1" b="608" e="608"/>
<c f="1" b="609" e="609"/>
<c f="1" b="610" e="609"/>
<c f="1" b="618" e="618"/>
<c f="1" b="619" e="619"/>
<c f="1" b="620" e="620"/>
<c f="1" b="621" e="620"/>
</Comments>
<Macros>
<m f="1" bl="167" bc="3" el="167" ec="40"/>
<m f="1" bl="219" bc="3" el="219" ec="46"/>
<m f="1" bl="260" bc="3" el="260" ec="46"/>
<m f="1" bl="340" bc="22" el="340" ec="56"/>
<m f="1" bl="395" bc="3" el="395" ec="63"/>
<m f="1" bl="442" bc="3" el="442" ec="64"/>
<m f="1" bl="517" bc="3" el="517" ec="38"/>
<m f="1" bl="523" bc="3" el="523" ec="63"/>
<m f="1" bl="527" bc="3" el="527" ec="62"/>
<m f="1" bl="574" bc="3" el="574" ec="63"/>
<m f="1" bl="578" bc="3" el="578" ec="62"/>
<m f="1" bl="599" bc="5" el="599" ec="73"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="14" e="14"/>
<c f="2" b="15" e="15"/>
<c f="2" b="16" e="16"/>
<c f="2" b="18" e="16"/>
<c f="2" b="41" e="41"/>
<c f="2" b="42" e="41"/>
<c f="2" b="42" e="42"/>
<c f="2" b="43" e="42"/>
<c f="2" b="43" e="43"/>
<c f="2" b="44" e="43"/>
<c f="2" b="44" e="44"/>
<c f="2" b="45" e="44"/>
<c f="2" b="45" e="45"/>
<c f="2" b="46" e="45"/>
<c f="2" b="46" e="46"/>
<c f="2" b="47" e="46"/>
<c f="2" b="53" e="53"/>
<c f="2" b="54" e="53"/>
<c f="2" b="75" e="75"/>
<c f="2" b="76" e="75"/>
<c f="2" b="79" e="79"/>
<c f="2" b="80" e="80"/>
<c f="2" b="81" e="81"/>
<c f="2" b="82" e="82"/>
<c f="2" b="83" e="82"/>
<c f="2" b="87" e="87"/>
<c f="2" b="88" e="87"/>
<c f="2" b="120" e="120"/>
<c f="2" b="121" e="121"/>
<c f="2" b="122" e="121"/>
<c f="2" b="142" e="142"/>
<c f="2" b="143" e="142"/>
</Comments>
<Macros/>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="14" e="12"/>
<c f="3" b="31" e="31"/>
<c f="3" b="32" e="32"/>
<c f="3" b="33" e="33"/>
<c f="3" b="34" e="34"/>
<c f="3" b="35" e="35"/>
<c f="3" b="36" e="35"/>
<c f="3" b="39" e="39"/>
<c f="3" b="40" e="40"/>
<c f="3" b="41" e="41"/>
<c f="3" b="42" e="42"/>
<c f="3" b="43" e="43"/>
<c f="3" b="44" e="43"/>
<c f="3" b="70" e="70"/>
<c f="3" b="71" e="70"/>
<c f="3" b="74" e="74"/>
<c f="3" b="75" e="75"/>
<c f="3" b="76" e="76"/>
<c f="3" b="77" e="76"/>
<c f="3" b="96" e="96"/>
<c f="3" b="97" e="97"/>
<c f="3" b="98" e="98"/>
<c f="3" b="99" e="99"/>
<c f="3" b="100" e="100"/>
<c f="3" b="101" e="101"/>
<c f="3" b="102" e="102"/>
<c f="3" b="103" e="103"/>
<c f="3" b="104" e="104"/>
<c f="3" b="105" e="105"/>
<c f="3" b="106" e="105"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="8b794fa58ed357412d226e3fdb07300b_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="31" lineend="146" original="">
<cr namespace="llvm" access="none" depth="0" kind="class" name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24" file="2" linestart="33" lineend="140">
<cr access="public" kind="class" name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_560b9c1ffd7275982ddf318891707b0b" file="2" linestart="33" lineend="33"/>
<m name="anchor" id="8b794fa58ed357412d226e3fdb07300b_7d18659aa357aeee1be605587af8548e" file="2" linestart="34" lineend="34" virtual="true" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="protected"/>
<fl name="Subtarget" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" file="2" linestart="36" lineend="36" isLiteral="true" isRef="true" access="protected" proto="const llvm::MipsSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
</fl>
<fl name="UncondBrOpc" id="8b794fa58ed357412d226e3fdb07300b_7714bb1d1ead2eb23a0297b1082adaa1" file="2" linestart="37" lineend="37" isLiteral="true" access="protected" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<Decl access="public"/>
<e parent="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24" access="public" name="BranchType" id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86" file="2" linestart="40" lineend="47" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="BT_None" id="8b794fa58ed357412d226e3fdb07300b_072a3b226754a798f8e71b073c5ebfda" file="2" linestart="41" lineend="41">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_NoBranch" id="8b794fa58ed357412d226e3fdb07300b_5fa9451fe9c5a479687e94baa0d39040" file="2" linestart="42" lineend="42">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_Uncond" id="8b794fa58ed357412d226e3fdb07300b_14f54e04e1c66daf0cdad90239ffee75" file="2" linestart="43" lineend="43">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_Cond" id="8b794fa58ed357412d226e3fdb07300b_0c77e7fee367008f35bd336aeb389334" file="2" linestart="44" lineend="44">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_CondUncond" id="8b794fa58ed357412d226e3fdb07300b_b2f842ea4a89353d07c2ea18248167e6" file="2" linestart="45" lineend="45">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
<ec name="BT_Indirect" id="8b794fa58ed357412d226e3fdb07300b_58ff5a36c492c3d7529ce89b9b5baab6" file="2" linestart="46" lineend="46">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</ec>
</e>
<c name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_52a95e29c09af7f4ac1b5a5f4b463b53" file="2" linestart="49" lineend="49" explicit="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="UncondBrOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</c>
<m name="create" id="8b794fa58ed357412d226e3fdb07300b_998ea6f6b925e816db4c4cbcaefd3355" file="2" linestart="51" lineend="51" access="public" storage="static">
<fpt proto="const llvm::MipsInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="STI" proto="llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="8b794fa58ed357412d226e3fdb07300b_2f98cf69c5641bc136e7622943a83d30" file="2" linestart="54" lineend="57" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="RemoveBranch" id="8b794fa58ed357412d226e3fdb07300b_a8ba89d3a03422c5bc07499747abadb7" file="2" linestart="59" lineend="59" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="InsertBranch" id="8b794fa58ed357412d226e3fdb07300b_f6b3dda758b25bc54fc47c35b538cbe7" file="2" linestart="61" lineend="64" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReverseBranchCondition" id="8b794fa58ed357412d226e3fdb07300b_63b28c57dceeb05881f8308cd14e11bc" file="2" linestart="66" lineend="67" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeBranch" id="8b794fa58ed357412d226e3fdb07300b_3f4fcd38d50eb03e03af2332394b0ee3" file="2" linestart="69" lineend="73" access="public">
<fpt const="true" proto="llvm::MipsInstrInfo::BranchType">
<et>
<e id="8b794fa58ed357412d226e3fdb07300b_a0e505952fc76cd5da0e7a014ead1b86"/>
</et>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FBB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="AllowModify" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="BranchInstrs" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="insertNoop" id="8b794fa58ed357412d226e3fdb07300b_c49928802547eed4cdecbb3ddf928847" file="2" linestart="76" lineend="77" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegisterInfo" id="8b794fa58ed357412d226e3fdb07300b_3cb9b78c1054685f92f4b2dbc4271219" file="2" linestart="83" lineend="83" pure="true" virtual="true" access="public">
<fpt const="true" proto="const llvm::MipsRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="c4dc788acc520c87ffe404171d63a0fa_1aeef722832b4ef58be607d0d1e0e77d"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
<m name="getOppositeBranchOpc" id="8b794fa58ed357412d226e3fdb07300b_68b1b1a0451ec44ccd22340b3e8cdeef" file="2" linestart="85" lineend="85" pure="true" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="GetInstSizeInBytes" id="8b794fa58ed357412d226e3fdb07300b_dbe6dbdb0a83842538a9e30b597bf512" file="2" linestart="88" lineend="88" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="8b794fa58ed357412d226e3fdb07300b_e924841daa9614af6f3686a89df9baea" file="2" linestart="90" lineend="96" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="94" cb="74" le="96" ce="3">
<mce lb="95" cb="5" le="95" ce="70" nbparm="8" id="8b794fa58ed357412d226e3fdb07300b_b52cfca4f0ef79e21a9c65c1ab3b4fd5">
<exp pvirg="true"/>
<mex lb="95" cb="5" id="8b794fa58ed357412d226e3fdb07300b_b52cfca4f0ef79e21a9c65c1ab3b4fd5" nm="storeRegToStack" arrow="1">
<n19 lb="95" cb="5"/>
</mex>
<drx lb="95" cb="21" kind="lvalue" nm="MBB"/>
<n10 lb="95" cb="26">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="95" cb="26">
<drx lb="95" cb="26" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n32 lb="95" cb="32">
<drx lb="95" cb="32" kind="lvalue" nm="SrcReg"/>
</n32>
<n32 lb="95" cb="40">
<drx lb="95" cb="40" kind="lvalue" nm="isKill"/>
</n32>
<n32 lb="95" cb="48">
<drx lb="95" cb="48" kind="lvalue" nm="FrameIndex"/>
</n32>
<n32 lb="95" cb="60">
<drx lb="95" cb="60" kind="lvalue" nm="RC"/>
</n32>
<n32 lb="95" cb="64">
<drx lb="95" cb="64" kind="lvalue" nm="TRI"/>
</n32>
<n32 lb="95" cb="69">
<n45 lb="95" cb="69">
<flit/>
</n45>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="loadRegFromStackSlot" id="8b794fa58ed357412d226e3fdb07300b_db01b513fbeff592260bbb54bb0e11e2" file="2" linestart="98" lineend="104" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="102" cb="75" le="104" ce="3">
<mce lb="103" cb="5" le="103" ce="64" nbparm="7" id="8b794fa58ed357412d226e3fdb07300b_425fa72982602e914f29995b7437f519">
<exp pvirg="true"/>
<mex lb="103" cb="5" id="8b794fa58ed357412d226e3fdb07300b_425fa72982602e914f29995b7437f519" nm="loadRegFromStack" arrow="1">
<n19 lb="103" cb="5"/>
</mex>
<drx lb="103" cb="22" kind="lvalue" nm="MBB"/>
<n10 lb="103" cb="27">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="103" cb="27">
<drx lb="103" cb="27" kind="lvalue" nm="MBBI"/>
</n32>
</n10>
<n32 lb="103" cb="33">
<drx lb="103" cb="33" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="103" cb="42">
<drx lb="103" cb="42" kind="lvalue" nm="FrameIndex"/>
</n32>
<n32 lb="103" cb="54">
<drx lb="103" cb="54" kind="lvalue" nm="RC"/>
</n32>
<n32 lb="103" cb="58">
<drx lb="103" cb="58" kind="lvalue" nm="TRI"/>
</n32>
<n32 lb="103" cb="63">
<n45 lb="103" cb="63">
<flit/>
</n45>
</n32>
</mce>
</u>

</Stmt>
</m>
<m name="storeRegToStack" id="8b794fa58ed357412d226e3fdb07300b_b52cfca4f0ef79e21a9c65c1ab3b4fd5" file="2" linestart="106" lineend="111" pure="true" virtual="true" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStack" id="8b794fa58ed357412d226e3fdb07300b_425fa72982602e914f29995b7437f519" file="2" linestart="113" lineend="118" pure="true" virtual="true" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="genInstrWithNewOpc" id="8b794fa58ed357412d226e3fdb07300b_527cff3b910a74c8a17c54fcdf1f1114" file="2" linestart="122" lineend="123" access="public">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="NewOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="protected"/>
<m name="isZeroImm" id="8b794fa58ed357412d226e3fdb07300b_cbfd4f23ac5116e7846acda63899487e" file="2" linestart="126" lineend="126" access="protected">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="op" proto="const llvm::MachineOperand &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="GetMemOperand" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229" file="2" linestart="128" lineend="129" access="protected">
<fpt const="true" proto="llvm::MachineMemOperand *">
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="Flag" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="getAnalyzableBrOpc" id="8b794fa58ed357412d226e3fdb07300b_425c6c5493af50126c7936e462a9b310" file="2" linestart="132" lineend="132" pure="true" virtual="true" access="private">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="AnalyzeCondBr" id="8b794fa58ed357412d226e3fdb07300b_145b48dab5288552f76cc078e56f46aa" file="2" linestart="134" lineend="136" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Inst" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="BB" proto="llvm::MachineBasicBlock *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="BuildCondBr" id="8b794fa58ed357412d226e3fdb07300b_5ead23a33fd179f23dacff039c12a8d6" file="2" linestart="138" lineend="139" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="Cond" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="8b794fa58ed357412d226e3fdb07300b_8286b653d21ca7db6ebcea58ccef2cfe" file="2" linestart="33" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::MipsInstrInfo &amp;">
<lrf>
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MipsInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_e8193381552479b24ebb5ae7232d5549" file="2" linestart="33" lineend="33" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_a5b7bb7d87d27b573df7a4811ea8e93f" file="2" linestart="33" lineend="33" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MipsInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="MipsInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_d5b13b10a62646bd6c769a9a0a81b8b0" file="2" linestart="33" lineend="33" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MipsInstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<f namespace="llvm" name="createMips16InstrInfo" id="8b794fa58ed357412d226e3fdb07300b_5aaaa3470b23d4045193c208210ecfbc" file="2" linestart="143" lineend="143" access="none">
<fpt proto="const llvm::MipsInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createMipsSEInstrInfo" id="8b794fa58ed357412d226e3fdb07300b_be80c35ac62d39ddba274bda820d634d" file="2" linestart="144" lineend="144" access="none" hasbody="true">
<fpt proto="const llvm::MipsInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<Comments>
<c f="4" b="1" e="1"/>
<c f="4" b="2" e="2"/>
<c f="4" b="3" e="3"/>
<c f="4" b="4" e="4"/>
<c f="4" b="5" e="5"/>
<c f="4" b="6" e="6"/>
<c f="4" b="7" e="7"/>
<c f="4" b="8" e="8"/>
<c f="4" b="9" e="9"/>
<c f="4" b="10" e="10"/>
<c f="4" b="11" e="11"/>
<c f="4" b="12" e="12"/>
<c f="4" b="13" e="13"/>
<c f="4" b="15" e="13"/>
<c f="4" b="39" e="39"/>
<c f="4" b="41" e="39"/>
</Comments>
<Macros/>
<ns name="llvm" id="23bb6b3f5d5f2463f4ee8c7994615a78_544dadc8774ac7e8cdf9804c9bca3e1f" file="4" linestart="20" lineend="39" original="">
<cr namespace="llvm" access="none" kind="class" name="MipsSEInstrInfo" id="23bb6b3f5d5f2463f4ee8c7994615a78_15594d5ca49ab5b8daf8a4bfb49c400f" file="4" linestart="21" lineend="21"/>
<cr namespace="llvm" access="none" depth="1" kind="class" name="MipsSERegisterInfo" id="23bb6b3f5d5f2463f4ee8c7994615a78_b17b2c268be0f0a7e23ba44379cb63f3" file="4" linestart="23" lineend="37">
<base access="public">
<rt>
<cr id="c4dc788acc520c87ffe404171d63a0fa_1aeef722832b4ef58be607d0d1e0e77d"/>
</rt>
</base>
<cr access="public" kind="class" name="MipsSERegisterInfo" id="23bb6b3f5d5f2463f4ee8c7994615a78_a5168116fb298c8beda14f9606246837" file="4" linestart="23" lineend="23"/>
<Decl access="public"/>
<c name="MipsSERegisterInfo" id="23bb6b3f5d5f2463f4ee8c7994615a78_a9efa3ebf8e27c1786af51db63968274" file="4" linestart="25" lineend="25" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Subtarget" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="requiresRegisterScavenging" id="23bb6b3f5d5f2463f4ee8c7994615a78_4f7951a2b56c56cc5571b64081c34f08" file="4" linestart="27" lineend="27" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="requiresFrameIndexScavenging" id="23bb6b3f5d5f2463f4ee8c7994615a78_56f34a27579b244fb4475ae6a1867ac4" file="4" linestart="29" lineend="29" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="intRegClass" id="23bb6b3f5d5f2463f4ee8c7994615a78_d4cbbf070e90ef1189850d3adb2e0219" file="4" linestart="31" lineend="31" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="Size" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="eliminateFI" id="23bb6b3f5d5f2463f4ee8c7994615a78_53d1307d04e799780acbf7c60eefe48e" file="4" linestart="34" lineend="36" access="private">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="OpNo" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="StackSize" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="SPOffset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="23bb6b3f5d5f2463f4ee8c7994615a78_3f0d2aee1b82d979b4899bd6097b6456" file="4" linestart="23" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::MipsSERegisterInfo &amp;">
<lrf>
<rt>
<cr id="23bb6b3f5d5f2463f4ee8c7994615a78_b17b2c268be0f0a7e23ba44379cb63f3"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MipsSERegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="23bb6b3f5d5f2463f4ee8c7994615a78_b17b2c268be0f0a7e23ba44379cb63f3"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~MipsSERegisterInfo" id="23bb6b3f5d5f2463f4ee8c7994615a78_c0e0d9abc65c38371037b1fef3f8fe95" file="4" linestart="23" lineend="23" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="MipsSERegisterInfo" id="23bb6b3f5d5f2463f4ee8c7994615a78_abfd7bd61edbf08bc52329debd0853b5" file="4" linestart="23" lineend="23" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MipsSERegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="23bb6b3f5d5f2463f4ee8c7994615a78_b17b2c268be0f0a7e23ba44379cb63f3"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="MipsSERegisterInfo" id="23bb6b3f5d5f2463f4ee8c7994615a78_dae5ed7e723d3a5ce5c6ff9064ad8242" file="4" linestart="23" lineend="23" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MipsSERegisterInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="23bb6b3f5d5f2463f4ee8c7994615a78_b17b2c268be0f0a7e23ba44379cb63f3"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<ns name="llvm" id="7f3bde0cc501c093146c165385a15d2a_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="20" lineend="117" original="">
<cr namespace="llvm" access="none" depth="1" kind="class" name="MipsSEInstrInfo" id="7f3bde0cc501c093146c165385a15d2a_15594d5ca49ab5b8daf8a4bfb49c400f" file="3" linestart="22" lineend="115" previous="23bb6b3f5d5f2463f4ee8c7994615a78_15594d5ca49ab5b8daf8a4bfb49c400f">
<base access="public">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</base>
<cr access="public" kind="class" name="MipsSEInstrInfo" id="7f3bde0cc501c093146c165385a15d2a_e6aa62e46fad259a5a6cb83cce09d5f0" file="3" linestart="22" lineend="22"/>
<fl name="RI" id="7f3bde0cc501c093146c165385a15d2a_bd007f8cf51c435c4986b1d515736c0e" file="3" linestart="23" lineend="23" const="true" access="private" proto="const llvm::MipsSERegisterInfo">
<QualType const="true">
<rt>
<cr id="23bb6b3f5d5f2463f4ee8c7994615a78_b17b2c268be0f0a7e23ba44379cb63f3"/>
</rt>
</QualType>
</fl>
<fl name="IsN64" id="7f3bde0cc501c093146c165385a15d2a_5df5dcd51fb3d6da3c8e5516393e1bbf" file="3" linestart="24" lineend="24" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<Decl access="public"/>
<c name="MipsSEInstrInfo" id="7f3bde0cc501c093146c165385a15d2a_4cc651f1e9afb4a49de92f1527a1e5dc" file="3" linestart="27" lineend="27" explicit="true" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getRegisterInfo" id="7f3bde0cc501c093146c165385a15d2a_07ed6e338820883a1a7bffab0b17f18d" file="3" linestart="29" lineend="29" access="public" hasbody="true">
<fpt const="true" proto="const llvm::MipsRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="c4dc788acc520c87ffe404171d63a0fa_1aeef722832b4ef58be607d0d1e0e77d"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
<m name="isLoadFromStackSlot" id="7f3bde0cc501c093146c165385a15d2a_d2a782d4647ad7fde425624b63029f24" file="3" linestart="36" lineend="37" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreToStackSlot" id="7f3bde0cc501c093146c165385a15d2a_6661177d134da977b7bafdaf412aed16" file="3" linestart="44" lineend="45" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="copyPhysReg" id="7f3bde0cc501c093146c165385a15d2a_9a7acdf36a6389bb72a356a362e037b2" file="3" linestart="47" lineend="50" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStack" id="7f3bde0cc501c093146c165385a15d2a_ef806e101db42f541afe60ccc4767269" file="3" linestart="52" lineend="57" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStack" id="7f3bde0cc501c093146c165385a15d2a_e9d23bbd5aeb2d0d23b172c3c892bdf1" file="3" linestart="59" lineend="64" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandPostRAPseudo" id="7f3bde0cc501c093146c165385a15d2a_112ca77803bf098de8de7f3056893d8e" file="3" linestart="66" lineend="66" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOppositeBranchOpc" id="7f3bde0cc501c093146c165385a15d2a_1939c9af056a4affbf43de993d857e1b" file="3" linestart="68" lineend="68" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="adjustStackPtr" id="7f3bde0cc501c093146c165385a15d2a_00e5655ea062df51fd49a47bda00f0ad" file="3" linestart="71" lineend="72" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadImmediate" id="7f3bde0cc501c093146c165385a15d2a_4b3bd5b77445d74fb42f3c53ab4fe095" file="3" linestart="77" lineend="79" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="NewImm" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="private"/>
<m name="getAnalyzableBrOpc" id="7f3bde0cc501c093146c165385a15d2a_9505a5e31acb9f721f7506578dd480f1" file="3" linestart="82" lineend="82" access="private" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandRetRA" id="7f3bde0cc501c093146c165385a15d2a_8da0a657d1439268ab1b245e1e203fe8" file="3" linestart="84" lineend="84" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="compareOpndSize" id="7f3bde0cc501c093146c165385a15d2a_4556aae324d774638cc9457387fdcc76" file="3" linestart="86" lineend="87" access="private" hasbody="true">
<fpt const="true" proto="std::pair&lt;bool, bool&gt;">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="bool"/>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandPseudoMFHiLo" id="7f3bde0cc501c093146c165385a15d2a_4e009c95a7fcc77278c8bf42680ba903" file="3" linestart="89" lineend="90" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="NewOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandPseudoMTLoHi" id="7f3bde0cc501c093146c165385a15d2a_ad8cc2ad661a5e6c658d8c833e0c563d" file="3" linestart="92" lineend="94" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="LoOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="HiOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="HasExplicitDef" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandCvtFPInt" id="7f3bde0cc501c093146c165385a15d2a_bc977b53f4aec678a66f28b3f526399e" file="3" linestart="106" lineend="107" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CvtOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MovOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="IsI64" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandExtractElementF64" id="7f3bde0cc501c093146c165385a15d2a_902dd277f3191314bb492a2599ed7884" file="3" linestart="109" lineend="110" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FP64" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandBuildPairF64" id="7f3bde0cc501c093146c165385a15d2a_6c448aba75214da2d9bc91a87b55911b" file="3" linestart="111" lineend="112" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FP64" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandEhReturn" id="7f3bde0cc501c093146c165385a15d2a_1e9841ae0756c124eab9bb62c40d6ccf" file="3" linestart="113" lineend="114" access="private" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="7f3bde0cc501c093146c165385a15d2a_da5b383035b46a43eff1f7d473f95185" file="3" linestart="22" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::MipsSEInstrInfo &amp;">
<lrf>
<rt>
<cr id="7f3bde0cc501c093146c165385a15d2a_15594d5ca49ab5b8daf8a4bfb49c400f"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MipsSEInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7f3bde0cc501c093146c165385a15d2a_15594d5ca49ab5b8daf8a4bfb49c400f"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~MipsSEInstrInfo" id="7f3bde0cc501c093146c165385a15d2a_e77ce17e2d70425ae9556278fa16aa96" file="3" linestart="22" lineend="22" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="MipsSEInstrInfo" id="7f3bde0cc501c093146c165385a15d2a_03865dfeb582d54811d72f2b0d261914" file="3" linestart="22" lineend="22" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MipsSEInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7f3bde0cc501c093146c165385a15d2a_15594d5ca49ab5b8daf8a4bfb49c400f"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="MipsSEInstrInfo" id="7f3bde0cc501c093146c165385a15d2a_197b03def97a0ceb4a4a69145ffe7a1f" file="3" linestart="22" lineend="22" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::MipsSEInstrInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="7f3bde0cc501c093146c165385a15d2a_15594d5ca49ab5b8daf8a4bfb49c400f"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="c17db7851efa79c993183f4c0a5464d4_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="25" lineend="25"/>
<c name="MipsSEInstrInfo" id="c17db7851efa79c993183f4c0a5464d4_4cc651f1e9afb4a49de92f1527a1e5dc" file="1" linestart="27" lineend="30" previous="7f3bde0cc501c093146c165385a15d2a_4cc651f1e9afb4a49de92f1527a1e5dc" explicit="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<initlist id="7f3bde0cc501c093146c165385a15d2a_bd007f8cf51c435c4986b1d515736c0e">
<Stmt>
<n10 lb="30" cb="7" le="30" ce="13">
<typeptr id="23bb6b3f5d5f2463f4ee8c7994615a78_a9efa3ebf8e27c1786af51db63968274"/>
<temp/>
<drx lb="30" cb="10" kind="lvalue" nm="STI"/>
</n10>

</Stmt>
</initlist>
<initlist id="7f3bde0cc501c093146c165385a15d2a_5df5dcd51fb3d6da3c8e5516393e1bbf">
<Stmt>
<mce lb="30" cb="22" le="30" ce="36" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_a6a732538f9eff215cde1118981c29fa">
<exp pvirg="true"/>
<mex lb="30" cb="22" le="30" ce="26" id="f3e38a1416613d33acc33b0203c00d56_a6a732538f9eff215cde1118981c29fa" nm="isABI_N64" point="1">
<drx lb="30" cb="22" kind="lvalue" nm="STI"/>
</mex>
</mce>

</Stmt>
</initlist>
<Stmt>
<u lb="30" cb="39" le="30" ce="40"/>

</Stmt>
</c>
<m name="getRegisterInfo" id="c17db7851efa79c993183f4c0a5464d4_07ed6e338820883a1a7bffab0b17f18d" file="1" linestart="32" lineend="34" previous="7f3bde0cc501c093146c165385a15d2a_07ed6e338820883a1a7bffab0b17f18d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MipsRegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="c4dc788acc520c87ffe404171d63a0fa_1aeef722832b4ef58be607d0d1e0e77d"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="32" cb="66" le="34" ce="1">
<rx lb="33" cb="3" le="33" ce="10" pvirg="true">
<n32 lb="33" cb="10">
<mex lb="33" cb="10" kind="lvalue" id="7f3bde0cc501c093146c165385a15d2a_bd007f8cf51c435c4986b1d515736c0e" nm="RI" arrow="1">
<n19 lb="33" cb="10"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isLoadFromStackSlot" id="c17db7851efa79c993183f4c0a5464d4_d2a782d4647ad7fde425624b63029f24" file="1" linestart="41" lineend="57" previous="7f3bde0cc501c093146c165385a15d2a_d2a782d4647ad7fde425624b63029f24" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="43" cb="1" le="57" ce="1">
<dst lb="44" cb="3" le="44" ce="33">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
<n32 lb="44" cb="18" le="44" ce="32">
<mce lb="44" cb="18" le="44" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="44" cb="18" le="44" ce="22" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="44" cb="18">
<drx lb="44" cb="18" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<rx lb="56" cb="3" le="56" ce="10" pvirg="true">
<n32 lb="56" cb="10">
<n45 lb="56" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isStoreToStackSlot" id="c17db7851efa79c993183f4c0a5464d4_6661177d134da977b7bafdaf412aed16" file="1" linestart="64" lineend="79" previous="7f3bde0cc501c093146c165385a15d2a_6661177d134da977b7bafdaf412aed16" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="66" cb="1" le="79" ce="1">
<dst lb="67" cb="3" le="67" ce="33">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
<n32 lb="67" cb="18" le="67" ce="32">
<mce lb="67" cb="18" le="67" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73">
<exp pvirg="true"/>
<mex lb="67" cb="18" le="67" ce="22" id="d038367435b7928d04997491e912d58d_7b9d7ee4c7eb9962afc86e711d2a5f73" nm="getOpcode" arrow="1">
<n32 lb="67" cb="18">
<drx lb="67" cb="18" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<rx lb="78" cb="3" le="78" ce="10" pvirg="true">
<n32 lb="78" cb="10">
<n45 lb="78" cb="10">
<flit/>
</n45>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="copyPhysReg" id="c17db7851efa79c993183f4c0a5464d4_9a7acdf36a6389bb72a356a362e037b2" file="1" linestart="81" lineend="179" previous="7f3bde0cc501c093146c165385a15d2a_9a7acdf36a6389bb72a356a362e037b2" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="84" cb="55" le="179" ce="1">
<dst lb="85" cb="3" le="85" ce="32">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
<n32 lb="85" cb="18">
<n45 lb="85" cb="18">
<flit/>
</n45>
</n32>
</Var>
<Var nm="ZeroReg" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="85" cb="31">
<n45 lb="85" cb="31"/>
</n32>
</Var>
</dst>
<dst lb="86" cb="3" le="86" ce="49">
<exp pvirg="true"/>
<Var nm="isMicroMips" value="true">
<bt name="bool"/>
<mce lb="86" cb="22" le="86" ce="48" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_2883bedc7b55bd9e999e99e4b867c748">
<exp pvirg="true"/>
<mex lb="86" cb="22" le="86" ce="32" id="f3e38a1416613d33acc33b0203c00d56_2883bedc7b55bd9e999e99e4b867c748" nm="inMicroMipsMode" point="1">
<mex lb="86" cb="22" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="86" cb="22">
<n19 lb="86" cb="22"/>
</n32>
</mex>
</mex>
</mce>
</Var>
</dst>
<ocast lb="167" cb="3" le="167" ce="3">
<bt name="void"/>
<n46 lb="167" cb="3" le="167" ce="3">
<exp pvirg="true"/>
<xop lb="167" cb="3" le="167" ce="3" kind="||">
<n46 lb="167" cb="3" le="167" ce="3">
<exp pvirg="true"/>
<uo lb="167" cb="3" le="167" ce="3" kind="!">
<uo lb="167" cb="3" le="167" ce="3" kind="!">
<n46 lb="167" cb="3" le="167" ce="3">
<exp pvirg="true"/>
<xop lb="167" cb="3" le="167" ce="3" kind="&amp;&amp;">
<n32 lb="167" cb="3">
<n32 lb="167" cb="3">
<drx lb="167" cb="3" kind="lvalue" nm="Opc"/>
</n32>
</n32>
<n32 lb="167" cb="3">
<n32 lb="167" cb="3">
<n52 lb="167" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="167" cb="3" le="167" ce="3">
<n46 lb="167" cb="3" le="167" ce="3">
<exp pvirg="true"/>
<xop lb="167" cb="3" le="167" ce="3" kind=",">
<ce lb="167" cb="3" le="167" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="167" cb="3">
<drx lb="167" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="167" cb="3">
<n52 lb="167" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="167" cb="3">
<n52 lb="167" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="167" cb="3">
<n45 lb="167" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="167" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="169" cb="3" le="169" ce="58">
<exp pvirg="true"/>
<Var nm="MIB" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<if lb="171" cb="3" le="172" ce="41">
<n32 lb="171" cb="7">
<n32 lb="171" cb="7">
<drx lb="171" cb="7" kind="lvalue" nm="DestReg"/>
</n32>
</n32>
<mce lb="172" cb="5" le="172" ce="41" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="172" cb="5" le="172" ce="9" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="172" cb="5">
<drx lb="172" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="172" cb="16">
<drx lb="172" cb="16" kind="lvalue" nm="DestReg"/>
</n32>
<n32 lb="172" cb="25" le="172" ce="35">
<drx lb="172" cb="25" le="172" ce="35" id="32975a63c2ff844fe8824398e471d60a_877ae10f8e7184c779325d6c128d898d" nm="Define"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</if>
<if lb="174" cb="3" le="175" ce="48">
<n32 lb="174" cb="7">
<n32 lb="174" cb="7">
<drx lb="174" cb="7" kind="lvalue" nm="SrcReg"/>
</n32>
</n32>
<mce lb="175" cb="5" le="175" ce="48" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="175" cb="5" le="175" ce="9" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="175" cb="5">
<drx lb="175" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="175" cb="16">
<drx lb="175" cb="16" kind="lvalue" nm="SrcReg"/>
</n32>
<ce lb="175" cb="24" le="175" ce="47" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110">
<exp pvirg="true"/>
<n32 lb="175" cb="24">
<drx lb="175" cb="24" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110" nm="getKillRegState"/>
</n32>
<n32 lb="175" cb="40">
<drx lb="175" cb="40" kind="lvalue" nm="KillSrc"/>
</n32>
</ce>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</if>
<if lb="177" cb="3" le="178" ce="23">
<n32 lb="177" cb="7">
<n32 lb="177" cb="7">
<drx lb="177" cb="7" kind="lvalue" nm="ZeroReg"/>
</n32>
</n32>
<mce lb="178" cb="5" le="178" ce="23" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="178" cb="5" le="178" ce="9" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="178" cb="5">
<drx lb="178" cb="5" kind="lvalue" nm="MIB"/>
</n32>
</mex>
<n32 lb="178" cb="16">
<drx lb="178" cb="16" kind="lvalue" nm="ZeroReg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</if>
</u>

</Stmt>
</m>
<m name="storeRegToStack" id="c17db7851efa79c993183f4c0a5464d4_ef806e101db42f541afe60ccc4767269" file="1" linestart="181" lineend="222" previous="7f3bde0cc501c093146c165385a15d2a_ef806e101db42f541afe60ccc4767269" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="185" cb="39" le="222" ce="1">
<dst lb="186" cb="3" le="186" ce="14">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="186" cb="12">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n10>
</Var>
</dst>
<if lb="187" cb="3" le="187" ce="43">
<ocx lb="187" cb="7" le="187" ce="20" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="187" cb="9">
<drx lb="187" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="187" cb="7">
<drx lb="187" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="187" cb="12" le="187" ce="20">
<exp pvirg="true"/>
<n32 lb="187" cb="12" le="187" ce="20">
<mce lb="187" cb="12" le="187" ce="20" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="187" cb="12" le="187" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="187" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<ocx lb="187" cb="23" le="187" ce="43" nbparm="2" id="6ca53e77501a21bf88631b761a2f74a6_bff2e9cbceaf5c722741e8e20b4cefbb">
<exp pvirg="true"/>
<n32 lb="187" cb="26">
<drx lb="187" cb="26" kind="lvalue" id="6ca53e77501a21bf88631b761a2f74a6_bff2e9cbceaf5c722741e8e20b4cefbb" nm="operator="/>
</n32>
<drx lb="187" cb="23" kind="lvalue" nm="DL"/>
<mte lb="187" cb="28" le="187" ce="43">
<exp pvirg="true"/>
<mce lb="187" cb="28" le="187" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="187" cb="28" le="187" ce="31" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="187" cb="28">
<ocx lb="187" cb="28" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="187" cb="29">
<drx lb="187" cb="29" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="187" cb="28">
<drx lb="187" cb="28" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</ocx>
</if>
<dst lb="188" cb="3" le="188" ce="78">
<exp pvirg="true"/>
<Var nm="MMO">
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
<mce lb="188" cb="28" le="188" ce="77" nbparm="3" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229">
<exp pvirg="true"/>
<mex lb="188" cb="28" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229" nm="GetMemOperand" arrow="1">
<n32 lb="188" cb="28">
<n19 lb="188" cb="28"/>
</n32>
</mex>
<drx lb="188" cb="42" kind="lvalue" nm="MBB"/>
<n32 lb="188" cb="47">
<drx lb="188" cb="47" kind="lvalue" nm="FI"/>
</n32>
<n32 lb="188" cb="51" le="188" ce="70">
<drx lb="188" cb="51" le="188" ce="70" id="365e40649a6358896d82d795b1389064_f29cc3aca677d008a1ff063505ee6438" nm="MOStore"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="190" cb="3" le="190" ce="19">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
<n32 lb="190" cb="18">
<n45 lb="190" cb="18">
<flit/>
</n45>
</n32>
</Var>
</dst>
<ocast lb="219" cb="3" le="219" ce="3">
<bt name="void"/>
<n46 lb="219" cb="3" le="219" ce="3">
<exp pvirg="true"/>
<xop lb="219" cb="3" le="219" ce="3" kind="||">
<n46 lb="219" cb="3" le="219" ce="3">
<exp pvirg="true"/>
<uo lb="219" cb="3" le="219" ce="3" kind="!">
<uo lb="219" cb="3" le="219" ce="3" kind="!">
<n46 lb="219" cb="3" le="219" ce="3">
<exp pvirg="true"/>
<xop lb="219" cb="3" le="219" ce="3" kind="&amp;&amp;">
<n32 lb="219" cb="3">
<n32 lb="219" cb="3">
<drx lb="219" cb="3" kind="lvalue" nm="Opc"/>
</n32>
</n32>
<n32 lb="219" cb="3">
<n32 lb="219" cb="3">
<n52 lb="219" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="219" cb="3" le="219" ce="3">
<n46 lb="219" cb="3" le="219" ce="3">
<exp pvirg="true"/>
<xop lb="219" cb="3" le="219" ce="3" kind=",">
<ce lb="219" cb="3" le="219" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="219" cb="3">
<drx lb="219" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="219" cb="3">
<n52 lb="219" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="219" cb="3">
<n52 lb="219" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="219" cb="3">
<n45 lb="219" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="219" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>

</Stmt>
</m>
<m name="loadRegFromStack" id="c17db7851efa79c993183f4c0a5464d4_e9d23bbd5aeb2d0d23b172c3c892bdf1" file="1" linestart="224" lineend="263" previous="7f3bde0cc501c093146c165385a15d2a_e9d23bbd5aeb2d0d23b172c3c892bdf1" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FI" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="227" cb="71" le="263" ce="1">
<dst lb="228" cb="3" le="228" ce="14">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="228" cb="12">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n10>
</Var>
</dst>
<if lb="229" cb="3" le="229" ce="43">
<ocx lb="229" cb="7" le="229" ce="20" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="229" cb="9">
<drx lb="229" cb="9" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="229" cb="7">
<drx lb="229" cb="7" kind="lvalue" nm="I"/>
</n32>
<mte lb="229" cb="12" le="229" ce="20">
<exp pvirg="true"/>
<n32 lb="229" cb="12" le="229" ce="20">
<mce lb="229" cb="12" le="229" ce="20" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="229" cb="12" le="229" ce="16" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="229" cb="12" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<ocx lb="229" cb="23" le="229" ce="43" nbparm="2" id="6ca53e77501a21bf88631b761a2f74a6_bff2e9cbceaf5c722741e8e20b4cefbb">
<exp pvirg="true"/>
<n32 lb="229" cb="26">
<drx lb="229" cb="26" kind="lvalue" id="6ca53e77501a21bf88631b761a2f74a6_bff2e9cbceaf5c722741e8e20b4cefbb" nm="operator="/>
</n32>
<drx lb="229" cb="23" kind="lvalue" nm="DL"/>
<mte lb="229" cb="28" le="229" ce="43">
<exp pvirg="true"/>
<mce lb="229" cb="28" le="229" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="229" cb="28" le="229" ce="31" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="229" cb="28">
<ocx lb="229" cb="28" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="229" cb="29">
<drx lb="229" cb="29" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="229" cb="28">
<drx lb="229" cb="28" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</ocx>
</if>
<dst lb="230" cb="3" le="230" ce="77">
<exp pvirg="true"/>
<Var nm="MMO">
<pt>
<rt>
<cr id="365e40649a6358896d82d795b1389064_23b023a6f010a76d0665a045d8701626"/>
</rt>
</pt>
<mce lb="230" cb="28" le="230" ce="76" nbparm="3" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229">
<exp pvirg="true"/>
<mex lb="230" cb="28" id="8b794fa58ed357412d226e3fdb07300b_452ebfbeb53558f98ed03ab2cbf6f229" nm="GetMemOperand" arrow="1">
<n32 lb="230" cb="28">
<n19 lb="230" cb="28"/>
</n32>
</mex>
<drx lb="230" cb="42" kind="lvalue" nm="MBB"/>
<n32 lb="230" cb="47">
<drx lb="230" cb="47" kind="lvalue" nm="FI"/>
</n32>
<n32 lb="230" cb="51" le="230" ce="70">
<drx lb="230" cb="51" le="230" ce="70" id="365e40649a6358896d82d795b1389064_fe3e2bfe20d7c6c15b9b914fe96f3e09" nm="MOLoad"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="231" cb="3" le="231" ce="19">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
<n32 lb="231" cb="18">
<n45 lb="231" cb="18">
<flit/>
</n45>
</n32>
</Var>
</dst>
<ocast lb="260" cb="3" le="260" ce="3">
<bt name="void"/>
<n46 lb="260" cb="3" le="260" ce="3">
<exp pvirg="true"/>
<xop lb="260" cb="3" le="260" ce="3" kind="||">
<n46 lb="260" cb="3" le="260" ce="3">
<exp pvirg="true"/>
<uo lb="260" cb="3" le="260" ce="3" kind="!">
<uo lb="260" cb="3" le="260" ce="3" kind="!">
<n46 lb="260" cb="3" le="260" ce="3">
<exp pvirg="true"/>
<xop lb="260" cb="3" le="260" ce="3" kind="&amp;&amp;">
<n32 lb="260" cb="3">
<n32 lb="260" cb="3">
<drx lb="260" cb="3" kind="lvalue" nm="Opc"/>
</n32>
</n32>
<n32 lb="260" cb="3">
<n32 lb="260" cb="3">
<n52 lb="260" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="260" cb="3" le="260" ce="3">
<n46 lb="260" cb="3" le="260" ce="3">
<exp pvirg="true"/>
<xop lb="260" cb="3" le="260" ce="3" kind=",">
<ce lb="260" cb="3" le="260" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="260" cb="3">
<drx lb="260" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="260" cb="3">
<n52 lb="260" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="260" cb="3">
<n52 lb="260" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="260" cb="3">
<n45 lb="260" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="260" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>

</Stmt>
</m>
<m name="expandPostRAPseudo" id="c17db7851efa79c993183f4c0a5464d4_112ca77803bf098de8de7f3056893d8e" file="1" linestart="265" lineend="334" previous="7f3bde0cc501c093146c165385a15d2a_112ca77803bf098de8de7f3056893d8e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="265" cb="80" le="334" ce="1">
<dst lb="266" cb="3" le="266" ce="44">
<exp pvirg="true"/>
<Var nm="MBB">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<uo lb="266" cb="28" le="266" ce="43" kind="*">
<mce lb="266" cb="29" le="266" ce="43" nbparm="0" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1">
<exp pvirg="true"/>
<mex lb="266" cb="29" le="266" ce="33" id="d038367435b7928d04997491e912d58d_791f27289e8d2d327c65368df68674e1" nm="getParent" arrow="1">
<ocx lb="266" cb="29" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="266" cb="31">
<drx lb="266" cb="31" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="266" cb="29">
<drx lb="266" cb="29" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="267" cb="3" le="267" ce="49">
<exp pvirg="true"/>
<Var nm="isMicroMips" value="true">
<bt name="bool"/>
<mce lb="267" cb="22" le="267" ce="48" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_2883bedc7b55bd9e999e99e4b867c748">
<exp pvirg="true"/>
<mex lb="267" cb="22" le="267" ce="32" id="f3e38a1416613d33acc33b0203c00d56_2883bedc7b55bd9e999e99e4b867c748" nm="inMicroMipsMode" point="1">
<mex lb="267" cb="22" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="267" cb="22">
<n19 lb="267" cb="22"/>
</n32>
</mex>
</mex>
</mce>
</Var>
</dst>
<dst lb="268" cb="3" le="268" ce="15">
<exp pvirg="true"/>
<Var nm="Opc" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<sy lb="270" cb="3" le="330" ce="3">
<mce lb="270" cb="10" le="270" ce="34" nbparm="0" id="4a2ff077d443c99e1182a35779fbc93e_f20021729c045d2344a4504f4016820a">
<exp pvirg="true"/>
<mex lb="270" cb="10" le="270" ce="24" id="4a2ff077d443c99e1182a35779fbc93e_f20021729c045d2344a4504f4016820a" nm="getOpcode" point="1">
<mce lb="270" cb="10" le="270" ce="22" nbparm="0" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b">
<exp pvirg="true"/>
<mex lb="270" cb="10" le="270" ce="14" id="d038367435b7928d04997491e912d58d_5e5eae97b83bcc7b0922c0306d95da9b" nm="getDesc" arrow="1">
<n32 lb="270" cb="10">
<ocx lb="270" cb="10" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="270" cb="12">
<drx lb="270" cb="12" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="270" cb="10">
<drx lb="270" cb="10" kind="lvalue" nm="MI"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mex>
</mce>
<u lb="270" cb="37" le="330" ce="3">
<dx lb="271" cb="3" le="272" ce="12">
<rx lb="272" cb="5" le="272" ce="12" pvirg="true">
<n9 lb="272" cb="12"/>
</rx>
</dx>
<mce lb="274" cb="5" le="274" ce="24" nbparm="2" id="7f3bde0cc501c093146c165385a15d2a_8da0a657d1439268ab1b245e1e203fe8">
<exp pvirg="true"/>
<mex lb="274" cb="5" id="7f3bde0cc501c093146c165385a15d2a_8da0a657d1439268ab1b245e1e203fe8" nm="expandRetRA" arrow="1">
<n19 lb="274" cb="5"/>
</mex>
<drx lb="274" cb="17" kind="lvalue" nm="MBB"/>
<n10 lb="274" cb="22">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="274" cb="22">
<drx lb="274" cb="22" kind="lvalue" nm="MI"/>
</n32>
</n10>
</mce>
<bks lb="275" cb="5"/>
<mce lb="278" cb="5" le="278" ce="36" nbparm="3" id="7f3bde0cc501c093146c165385a15d2a_4e009c95a7fcc77278c8bf42680ba903">
<exp pvirg="true"/>
<mex lb="278" cb="5" id="7f3bde0cc501c093146c165385a15d2a_4e009c95a7fcc77278c8bf42680ba903" nm="expandPseudoMFHiLo" arrow="1">
<n19 lb="278" cb="5"/>
</mex>
<drx lb="278" cb="24" kind="lvalue" nm="MBB"/>
<n10 lb="278" cb="29">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="278" cb="29">
<drx lb="278" cb="29" kind="lvalue" nm="MI"/>
</n32>
</n10>
<n32 lb="278" cb="33">
<drx lb="278" cb="33" kind="lvalue" nm="Opc"/>
</n32>
</mce>
<bks lb="279" cb="5"/>
<mce lb="282" cb="5" le="282" ce="36" nbparm="3" id="7f3bde0cc501c093146c165385a15d2a_4e009c95a7fcc77278c8bf42680ba903">
<exp pvirg="true"/>
<mex lb="282" cb="5" id="7f3bde0cc501c093146c165385a15d2a_4e009c95a7fcc77278c8bf42680ba903" nm="expandPseudoMFHiLo" arrow="1">
<n19 lb="282" cb="5"/>
</mex>
<drx lb="282" cb="24" kind="lvalue" nm="MBB"/>
<n10 lb="282" cb="29">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="282" cb="29">
<drx lb="282" cb="29" kind="lvalue" nm="MI"/>
</n32>
</n10>
<n32 lb="282" cb="33">
<drx lb="282" cb="33" kind="lvalue" nm="Opc"/>
</n32>
</mce>
<bks lb="283" cb="5"/>
<bks lb="286" cb="5"/>
<bks lb="289" cb="5"/>
<bks lb="292" cb="5"/>
<bks lb="295" cb="5"/>
<bks lb="298" cb="5"/>
<bks lb="301" cb="5"/>
<bks lb="304" cb="5"/>
<bks lb="307" cb="5"/>
<bks lb="310" cb="5"/>
<bks lb="313" cb="5"/>
<mce lb="315" cb="5" le="315" ce="38" nbparm="3" id="7f3bde0cc501c093146c165385a15d2a_6c448aba75214da2d9bc91a87b55911b">
<exp pvirg="true"/>
<mex lb="315" cb="5" id="7f3bde0cc501c093146c165385a15d2a_6c448aba75214da2d9bc91a87b55911b" nm="expandBuildPairF64" arrow="1">
<n19 lb="315" cb="5"/>
</mex>
<drx lb="315" cb="24" kind="lvalue" nm="MBB"/>
<n10 lb="315" cb="29">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="315" cb="29">
<drx lb="315" cb="29" kind="lvalue" nm="MI"/>
</n32>
</n10>
<n9 lb="315" cb="33"/>
</mce>
<bks lb="316" cb="5"/>
<mce lb="318" cb="5" le="318" ce="37" nbparm="3" id="7f3bde0cc501c093146c165385a15d2a_6c448aba75214da2d9bc91a87b55911b">
<exp pvirg="true"/>
<mex lb="318" cb="5" id="7f3bde0cc501c093146c165385a15d2a_6c448aba75214da2d9bc91a87b55911b" nm="expandBuildPairF64" arrow="1">
<n19 lb="318" cb="5"/>
</mex>
<drx lb="318" cb="24" kind="lvalue" nm="MBB"/>
<n10 lb="318" cb="29">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="318" cb="29">
<drx lb="318" cb="29" kind="lvalue" nm="MI"/>
</n32>
</n10>
<n9 lb="318" cb="33"/>
</mce>
<bks lb="319" cb="5"/>
<mce lb="321" cb="5" le="321" ce="43" nbparm="3" id="7f3bde0cc501c093146c165385a15d2a_902dd277f3191314bb492a2599ed7884">
<exp pvirg="true"/>
<mex lb="321" cb="5" id="7f3bde0cc501c093146c165385a15d2a_902dd277f3191314bb492a2599ed7884" nm="expandExtractElementF64" arrow="1">
<n19 lb="321" cb="5"/>
</mex>
<drx lb="321" cb="29" kind="lvalue" nm="MBB"/>
<n10 lb="321" cb="34">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="321" cb="34">
<drx lb="321" cb="34" kind="lvalue" nm="MI"/>
</n32>
</n10>
<n9 lb="321" cb="38"/>
</mce>
<bks lb="322" cb="5"/>
<mce lb="324" cb="5" le="324" ce="42" nbparm="3" id="7f3bde0cc501c093146c165385a15d2a_902dd277f3191314bb492a2599ed7884">
<exp pvirg="true"/>
<mex lb="324" cb="5" id="7f3bde0cc501c093146c165385a15d2a_902dd277f3191314bb492a2599ed7884" nm="expandExtractElementF64" arrow="1">
<n19 lb="324" cb="5"/>
</mex>
<drx lb="324" cb="29" kind="lvalue" nm="MBB"/>
<n10 lb="324" cb="34">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="324" cb="34">
<drx lb="324" cb="34" kind="lvalue" nm="MI"/>
</n32>
</n10>
<n9 lb="324" cb="38"/>
</mce>
<bks lb="325" cb="5"/>
<mce lb="328" cb="5" le="328" ce="27" nbparm="2" id="7f3bde0cc501c093146c165385a15d2a_1e9841ae0756c124eab9bb62c40d6ccf">
<exp pvirg="true"/>
<mex lb="328" cb="5" id="7f3bde0cc501c093146c165385a15d2a_1e9841ae0756c124eab9bb62c40d6ccf" nm="expandEhReturn" arrow="1">
<n19 lb="328" cb="5"/>
</mex>
<drx lb="328" cb="20" kind="lvalue" nm="MBB"/>
<n10 lb="328" cb="25">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="328" cb="25">
<drx lb="328" cb="25" kind="lvalue" nm="MI"/>
</n32>
</n10>
</mce>
<bks lb="329" cb="5"/>
</u>
</sy>
<mce lb="332" cb="3" le="332" ce="15" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_e1cd20785fe91b291e48bc81492c9ebe">
<exp pvirg="true"/>
<mex lb="332" cb="3" le="332" ce="7" id="dc2fe1ce3eab105adc926f5848f1baa6_e1cd20785fe91b291e48bc81492c9ebe" nm="erase" point="1">
<drx lb="332" cb="3" kind="lvalue" nm="MBB"/>
</mex>
<n10 lb="332" cb="13">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="332" cb="13">
<drx lb="332" cb="13" kind="lvalue" nm="MI"/>
</n32>
</n10>
</mce>
<rx lb="333" cb="3" le="333" ce="10" pvirg="true">
<n9 lb="333" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="getOppositeBranchOpc" id="c17db7851efa79c993183f4c0a5464d4_1939c9af056a4affbf43de993d857e1b" file="1" linestart="338" lineend="356" previous="7f3bde0cc501c093146c165385a15d2a_1939c9af056a4affbf43de993d857e1b" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="338" cb="68" le="356" ce="1">
<sy lb="339" cb="3" le="355" ce="3">
<n32 lb="339" cb="11">
<drx lb="339" cb="11" kind="lvalue" nm="Opc"/>
</n32>
<u lb="339" cb="16" le="355" ce="3">
<dx lb="340" cb="3" le="340" ce="22">
<ce lb="340" cb="22" le="340" ce="22" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="340" cb="22" le="340" ce="22">
<drx lb="340" cb="22" le="340" ce="22" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="340" cb="22">
<n52 lb="340" cb="22">
<slit/>
</n52>
</n32>
<n32 lb="340" cb="22">
<n52 lb="340" cb="22">
<slit/>
</n52>
</n32>
<n32 lb="340" cb="22">
<n45 lb="340" cb="22">
<flit/>
</n45>
</n32>
</ce>
</dx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="adjustStackPtr" id="c17db7851efa79c993183f4c0a5464d4_00e5655ea062df51fd49a47bda00f0ad" file="1" linestart="359" lineend="373" previous="7f3bde0cc501c093146c165385a15d2a_00e5655ea062df51fd49a47bda00f0ad" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="SP" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Amount" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="361" cb="75" le="373" ce="1">
<dst lb="362" cb="3" le="362" ce="39">
<exp pvirg="true"/>
<Var nm="STI">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<mex lb="362" cb="30" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="362" cb="30">
<n19 lb="362" cb="30"/>
</n32>
</mex>
</Var>
</dst>
<dst lb="363" cb="3" le="363" ce="63">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="363" cb="17" le="363" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="363" cb="17" le="363" ce="62">
<exp pvirg="true"/>
<co lb="363" cb="17" le="363" ce="62">
<exp pvirg="true"/>
<ocx lb="363" cb="17" le="363" ce="30" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="363" cb="19">
<drx lb="363" cb="19" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="363" cb="17">
<drx lb="363" cb="17" kind="lvalue" nm="I"/>
</n32>
<mte lb="363" cb="22" le="363" ce="30">
<exp pvirg="true"/>
<n32 lb="363" cb="22" le="363" ce="30">
<mce lb="363" cb="22" le="363" ce="30" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="363" cb="22" le="363" ce="26" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="363" cb="22" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mte>
</ocx>
<n10 lb="363" cb="34" le="363" ce="49">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="363" cb="34" le="363" ce="49">
<exp pvirg="true"/>
<mce lb="363" cb="34" le="363" ce="49" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="363" cb="34" le="363" ce="37" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="363" cb="34">
<ocx lb="363" cb="34" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="363" cb="35">
<drx lb="363" cb="35" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="363" cb="34">
<drx lb="363" cb="34" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
<n10 lb="363" cb="53" le="363" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="363" cb="53" le="363" ce="62">
<exp pvirg="true"/>
<n11 lb="363" cb="53" le="363" ce="62">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_58ce885e08015959aac30905be9a2071"/>
<temp/>
</n11>
</mte>
</n10>
</co>
</mte>
</n10>
</Var>
</dst>
<dst lb="364" cb="3" le="364" ce="61">
<exp pvirg="true"/>
<Var nm="ADDu" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="365" cb="3" le="365" ce="64">
<exp pvirg="true"/>
<Var nm="ADDiu" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<if lb="367" cb="3" le="372" ce="3" else="true" elselb="369" elsecb="8">
<ce lb="367" cb="7" le="367" ce="23" nbparm="1" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da">
<exp pvirg="true"/>
<n32 lb="367" cb="7" le="367" ce="15">
<drx lb="367" cb="7" le="367" ce="15" kind="lvalue" id="6b4844737b7f76e51421b68d6e6c83cd_980830075977933cb9f242fdade872da" nm="isInt">
<template_arguments>
<integer value="16"/>
</template_arguments>
</drx>
</n32>
<n32 lb="367" cb="17">
<drx lb="367" cb="17" kind="lvalue" nm="Amount"/>
</n32>
</ce>
<n59 lb="368" cb="5"/>
<u lb="369" cb="8" le="372" ce="3">
<dst lb="370" cb="5" le="370" ce="62">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="370" cb="20" le="370" ce="61" nbparm="5" id="7f3bde0cc501c093146c165385a15d2a_4b3bd5b77445d74fb42f3c53ab4fe095">
<exp pvirg="true"/>
<mex lb="370" cb="20" id="7f3bde0cc501c093146c165385a15d2a_4b3bd5b77445d74fb42f3c53ab4fe095" nm="loadImmediate" arrow="1">
<n19 lb="370" cb="20"/>
</mex>
<n32 lb="370" cb="34">
<drx lb="370" cb="34" kind="lvalue" nm="Amount"/>
</n32>
<drx lb="370" cb="42" kind="lvalue" nm="MBB"/>
<n10 lb="370" cb="47">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="370" cb="47">
<drx lb="370" cb="47" kind="lvalue" nm="I"/>
</n32>
</n10>
<n10 lb="370" cb="50">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="370" cb="50">
<drx lb="370" cb="50" kind="lvalue" nm="DL"/>
</n32>
</n10>
<n32 lb="370" cb="54">
<n16 lb="370" cb="54">
<exp pvirg="true"/>
</n16>
</n32>
</mce>
</Var>
</dst>
</u>
</if>
</u>

</Stmt>
</m>
<m name="loadImmediate" id="c17db7851efa79c993183f4c0a5464d4_4b3bd5b77445d74fb42f3c53ab4fe095" file="1" linestart="377" lineend="417" previous="7f3bde0cc501c093146c165385a15d2a_4b3bd5b77445d74fb42f3c53ab4fe095" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Imm" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="II" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="NewImm" proto="unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="380" cb="56" le="417" ce="1">
<dst lb="381" cb="3" le="381" ce="34">
<exp pvirg="true"/>
<Var nm="AnalyzeImm" value="true">
<rt>
<cr id="705cce46465a4b15db27b094f937bd27_d8ab4d477e691946e4e92106f936b2ea"/>
</rt>
<n10 lb="381" cb="24">
<typeptr id="705cce46465a4b15db27b094f937bd27_b9925974231c22186a3e918e21f1107a"/>
<temp/>
</n10>
</Var>
</dst>
<dst lb="382" cb="3" le="382" ce="39">
<exp pvirg="true"/>
<Var nm="STI">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<mex lb="382" cb="30" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="382" cb="30">
<n19 lb="382" cb="30"/>
</n32>
</mex>
</Var>
</dst>
<dst lb="383" cb="3" le="383" ce="63">
<exp pvirg="true"/>
<Var nm="RegInfo">
<lrf>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</lrf>
<mce lb="383" cb="34" le="383" ce="62" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="383" cb="34" le="383" ce="51" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" arrow="1">
<mce lb="383" cb="34" le="383" ce="48" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="383" cb="34" le="383" ce="38" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="383" cb="34" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mex>
</mce>
</Var>
</dst>
<dst lb="384" cb="3" le="384" ce="44">
<exp pvirg="true"/>
<Var nm="Size" value="true">
<bt name="unsigned int"/>
<n32 lb="384" cb="19" le="384" ce="42">
<co lb="384" cb="19" le="384" ce="42">
<exp pvirg="true"/>
<mce lb="384" cb="19" le="384" ce="33" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_a6a732538f9eff215cde1118981c29fa">
<exp pvirg="true"/>
<mex lb="384" cb="19" le="384" ce="23" id="f3e38a1416613d33acc33b0203c00d56_a6a732538f9eff215cde1118981c29fa" nm="isABI_N64" point="1">
<drx lb="384" cb="19" kind="lvalue" nm="STI"/>
</mex>
</mce>
<n45 lb="384" cb="37">
<flit/>
</n45>
<n45 lb="384" cb="42">
<flit/>
</n45>
</co>
</n32>
</Var>
</dst>
<dst lb="385" cb="3" le="385" ce="59">
<exp pvirg="true"/>
<Var nm="LUi" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="386" cb="3" le="386" ce="66">
<exp pvirg="true"/>
<Var nm="ZEROReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="387" cb="3" le="388" ce="48">
<exp pvirg="true"/>
<Var nm="RC">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</Var>
</dst>
<dst lb="389" cb="3" le="389" ce="33">
<exp pvirg="true"/>
<Var nm="LastInstrIsADDiu" value="true">
<bt name="bool"/>
<n32 lb="389" cb="27">
<n32 lb="389" cb="27">
<drx lb="389" cb="27" kind="lvalue" nm="NewImm"/>
</n32>
</n32>
</Var>
</dst>
<dst lb="391" cb="3" le="392" ce="52">
<exp pvirg="true"/>
<Var nm="Seq">
<lrf>
<QualType const="true">
<ety>
<Tdef>
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<rt>
<cr id="705cce46465a4b15db27b094f937bd27_c19b9f752fb6f76984dc9158f37fe957"/>
</rt>
<Stmt>
<n45 lb="23" cb="31">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</ety>
</QualType>
</lrf>
<mce lb="392" cb="5" le="392" ce="51" nbparm="3" id="705cce46465a4b15db27b094f937bd27_0e98370db00be191d86056051ebcf1eb">
<exp pvirg="true"/>
<mex lb="392" cb="5" le="392" ce="16" id="705cce46465a4b15db27b094f937bd27_0e98370db00be191d86056051ebcf1eb" nm="Analyze" point="1">
<drx lb="392" cb="5" kind="lvalue" nm="AnalyzeImm"/>
</mex>
<n32 lb="392" cb="24">
<n32 lb="392" cb="24">
<drx lb="392" cb="24" kind="lvalue" nm="Imm"/>
</n32>
</n32>
<n32 lb="392" cb="29">
<drx lb="392" cb="29" kind="lvalue" nm="Size"/>
</n32>
<n32 lb="392" cb="35">
<drx lb="392" cb="35" kind="lvalue" nm="LastInstrIsADDiu"/>
</n32>
</mce>
</Var>
</dst>
<dst lb="393" cb="3" le="393" ce="67">
<exp pvirg="true"/>
<Var nm="Inst">
<ety>
<Tdef>
<pt>
<QualType const="true">
<sttp/>
</QualType>
</pt>
</Tdef>
</ety>
<mce lb="393" cb="56" le="393" ce="66" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_7b2e24508bc5d38c8c2ab57009e53e04">
<exp pvirg="true"/>
<mex lb="393" cb="56" le="393" ce="60" id="cc7c47255f6621964b49dbeb63bbaba4_7b2e24508bc5d38c8c2ab57009e53e04" nm="begin" point="1">
<n32 lb="393" cb="56">
<drx lb="393" cb="56" kind="lvalue" nm="Seq"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<ocast lb="395" cb="3" le="395" ce="3">
<bt name="void"/>
<n46 lb="395" cb="3" le="395" ce="3">
<exp pvirg="true"/>
<xop lb="395" cb="3" le="395" ce="3" kind="||">
<n46 lb="395" cb="3" le="395" ce="3">
<exp pvirg="true"/>
<uo lb="395" cb="3" le="395" ce="3" kind="!">
<uo lb="395" cb="3" le="395" ce="3" kind="!">
<n46 lb="395" cb="3" le="395" ce="3">
<exp pvirg="true"/>
<xop lb="395" cb="3" le="395" ce="3" kind="&amp;&amp;">
<n32 lb="395" cb="3" le="395" ce="3">
<mce lb="395" cb="3" le="395" ce="3" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="395" cb="3" le="395" ce="3" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="395" cb="3">
<drx lb="395" cb="3" kind="lvalue" nm="Seq"/>
</n32>
</mex>
</mce>
</n32>
<n46 lb="395" cb="3" le="395" ce="3">
<exp pvirg="true"/>
<xop lb="395" cb="3" le="395" ce="3" kind="||">
<uo lb="395" cb="3" le="395" ce="3" kind="!">
<n32 lb="395" cb="3">
<drx lb="395" cb="3" kind="lvalue" nm="LastInstrIsADDiu"/>
</n32>
</uo>
<n46 lb="395" cb="3" le="395" ce="3">
<exp pvirg="true"/>
<xop lb="395" cb="3" le="395" ce="3" kind="&gt;">
<mce lb="395" cb="3" le="395" ce="3" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4">
<exp pvirg="true"/>
<mex lb="395" cb="3" le="395" ce="3" id="cc7c47255f6621964b49dbeb63bbaba4_ff1807960381c13f37b239dabf81dea4" nm="size" point="1">
<n32 lb="395" cb="3">
<drx lb="395" cb="3" kind="lvalue" nm="Seq"/>
</n32>
</mex>
</mce>
<n32 lb="395" cb="3">
<n45 lb="395" cb="3">
<flit/>
</n45>
</n32>
</xop>
</n46>
</xop>
</n46>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="395" cb="3" le="395" ce="3">
<n46 lb="395" cb="3" le="395" ce="3">
<exp pvirg="true"/>
<xop lb="395" cb="3" le="395" ce="3" kind=",">
<ce lb="395" cb="3" le="395" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="395" cb="3">
<drx lb="395" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="395" cb="3">
<n52 lb="395" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="395" cb="3">
<n52 lb="395" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="395" cb="3">
<n45 lb="395" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="395" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="400" cb="3" le="400" ce="51">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="400" cb="18" le="400" ce="50" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c">
<exp pvirg="true"/>
<mex lb="400" cb="18" le="400" ce="26" id="ee4673395519b9f405c4d99dd06fa84f_dee0a6120b036b2e0b2077165c1ba59c" nm="createVirtualRegister" point="1">
<drx lb="400" cb="18" kind="lvalue" nm="RegInfo"/>
</mex>
<n32 lb="400" cb="48">
<drx lb="400" cb="48" kind="lvalue" nm="RC"/>
</n32>
</mce>
</Var>
</dst>
<if lb="413" cb="3" le="414" ce="21">
<n32 lb="413" cb="7">
<drx lb="413" cb="7" kind="lvalue" nm="LastInstrIsADDiu"/>
</n32>
<xop lb="414" cb="5" le="414" ce="21" kind="=">
<uo lb="414" cb="5" le="414" ce="6" kind="*">
<n32 lb="414" cb="6">
<drx lb="414" cb="6" kind="lvalue" nm="NewImm"/>
</n32>
</uo>
<n32 lb="414" cb="15" le="414" ce="21">
<mex lb="414" cb="15" le="414" ce="21" kind="lvalue" id="705cce46465a4b15db27b094f937bd27_a2d4fa79ec2f3e41c9030ebef98d5f22" nm="ImmOpnd" arrow="1">
<n32 lb="414" cb="15">
<drx lb="414" cb="15" kind="lvalue" nm="Inst"/>
</n32>
</mex>
</n32>
</xop>
</if>
<rx lb="416" cb="3" le="416" ce="10" pvirg="true">
<n32 lb="416" cb="10">
<drx lb="416" cb="10" kind="lvalue" nm="Reg"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getAnalyzableBrOpc" id="c17db7851efa79c993183f4c0a5464d4_9505a5e31acb9f721f7506578dd480f1" file="1" linestart="419" lineend="427" previous="7f3bde0cc501c093146c165385a15d2a_9505a5e31acb9f721f7506578dd480f1" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="419" cb="66" le="427" ce="1"/>

</Stmt>
</m>
<m name="expandRetRA" id="c17db7851efa79c993183f4c0a5464d4_8da0a657d1439268ab1b245e1e203fe8" file="1" linestart="429" lineend="436" previous="7f3bde0cc501c093146c165385a15d2a_8da0a657d1439268ab1b245e1e203fe8" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="430" cb="72" le="436" ce="1"/>

</Stmt>
</m>
<m name="compareOpndSize" id="c17db7851efa79c993183f4c0a5464d4_4556aae324d774638cc9457387fdcc76" file="1" linestart="438" lineend="448" previous="7f3bde0cc501c093146c165385a15d2a_4556aae324d774638cc9457387fdcc76" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="std::pair&lt;bool, bool&gt;">
<ety>
<tss>
<templatebase id="a32934a7929d7a50ec111aa40bc74d41_588c02fb583a80daabf4c37e3fd82a49"/>
<template_arguments>
<bt name="bool"/>
<bt name="bool"/>
</template_arguments>
</tss>
</ety>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="440" cb="67" le="448" ce="1">
<dst lb="441" cb="3" le="441" ce="37">
<exp pvirg="true"/>
<Var nm="Desc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<ocast lb="442" cb="3" le="442" ce="3">
<bt name="void"/>
<n46 lb="442" cb="3" le="442" ce="3">
<exp pvirg="true"/>
<xop lb="442" cb="3" le="442" ce="3" kind="||">
<n46 lb="442" cb="3" le="442" ce="3">
<exp pvirg="true"/>
<uo lb="442" cb="3" le="442" ce="3" kind="!">
<uo lb="442" cb="3" le="442" ce="3" kind="!">
<n46 lb="442" cb="3" le="442" ce="3">
<exp pvirg="true"/>
<xop lb="442" cb="3" le="442" ce="3" kind="&amp;&amp;">
<xop lb="442" cb="3" le="442" ce="3" kind="==">
<n32 lb="442" cb="3" le="442" ce="3">
<n32 lb="442" cb="3" le="442" ce="3">
<mex lb="442" cb="3" le="442" ce="3" kind="lvalue" id="4a2ff077d443c99e1182a35779fbc93e_36f47a1207c764a99d27ab8264ff7c5e" nm="NumOperands" point="1">
<drx lb="442" cb="3" kind="lvalue" nm="Desc"/>
</mex>
</n32>
</n32>
<n45 lb="442" cb="3">
<flit/>
</n45>
</xop>
<n32 lb="442" cb="3">
<n32 lb="442" cb="3">
<n52 lb="442" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="442" cb="3" le="442" ce="3">
<n46 lb="442" cb="3" le="442" ce="3">
<exp pvirg="true"/>
<xop lb="442" cb="3" le="442" ce="3" kind=",">
<ce lb="442" cb="3" le="442" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="442" cb="3">
<drx lb="442" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="442" cb="3">
<n52 lb="442" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="442" cb="3">
<n52 lb="442" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="442" cb="3">
<n45 lb="442" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="442" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="443" cb="3" le="443" ce="50">
<exp pvirg="true"/>
<Var nm="RI">
<pt>
<QualType const="true">
<rt>
<cr id="c4dc788acc520c87ffe404171d63a0fa_1aeef722832b4ef58be607d0d1e0e77d"/>
</rt>
</QualType>
</pt>
<uo lb="443" cb="32" le="443" ce="49" kind="&amp;">
<mce lb="443" cb="33" le="443" ce="49" nbparm="0" id="7f3bde0cc501c093146c165385a15d2a_07ed6e338820883a1a7bffab0b17f18d">
<exp pvirg="true"/>
<mex lb="443" cb="33" id="7f3bde0cc501c093146c165385a15d2a_07ed6e338820883a1a7bffab0b17f18d" nm="getRegisterInfo" arrow="1">
<n19 lb="443" cb="33"/>
</mex>
</mce>
</uo>
</Var>
</dst>
<dst lb="444" cb="3" le="444" ce="64">
<exp pvirg="true"/>
<Var nm="DstRegSize" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="445" cb="3" le="445" ce="64">
<exp pvirg="true"/>
<Var nm="SrcRegSize" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<rx lb="447" cb="3" le="447" ce="73" pvirg="true">
<n10 lb="447" cb="10" le="447" ce="73">
<typeptr id="a32934a7929d7a50ec111aa40bc74d41_8478c0ef279fd4e0efe57dc146ac8a62">
<template_arguments>
<bt name="bool"/>
<bt name="bool"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="447" cb="10" le="447" ce="73">
<exp pvirg="true"/>
<ce lb="447" cb="10" le="447" ce="73" nbparm="2" id="a32934a7929d7a50ec111aa40bc74d41_7c81cda5854d9965ae58144ae781d793">
<exp pvirg="true"/>
<n32 lb="447" cb="10" le="447" ce="15">
<drx lb="447" cb="10" le="447" ce="15" kind="lvalue" id="a32934a7929d7a50ec111aa40bc74d41_7c81cda5854d9965ae58144ae781d793" nm="make_pair">
<template_arguments>
<bt name="bool"/>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<mte lb="447" cb="25" le="447" ce="38">
<exp pvirg="true"/>
<xop lb="447" cb="25" le="447" ce="38" kind="&gt;">
<n32 lb="447" cb="25">
<drx lb="447" cb="25" kind="lvalue" nm="DstRegSize"/>
</n32>
<n32 lb="447" cb="38">
<drx lb="447" cb="38" kind="lvalue" nm="SrcRegSize"/>
</n32>
</xop>
</mte>
<mte lb="447" cb="50" le="447" ce="63">
<exp pvirg="true"/>
<xop lb="447" cb="50" le="447" ce="63" kind="&lt;">
<n32 lb="447" cb="50">
<drx lb="447" cb="50" kind="lvalue" nm="DstRegSize"/>
</n32>
<n32 lb="447" cb="63">
<drx lb="447" cb="63" kind="lvalue" nm="SrcRegSize"/>
</n32>
</xop>
</mte>
</ce>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="expandPseudoMFHiLo" id="c17db7851efa79c993183f4c0a5464d4_4e009c95a7fcc77278c8bf42680ba903" file="1" linestart="450" lineend="454" previous="7f3bde0cc501c093146c165385a15d2a_4e009c95a7fcc77278c8bf42680ba903" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="NewOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="452" cb="65" le="454" ce="1"/>

</Stmt>
</m>
<m name="expandPseudoMTLoHi" id="c17db7851efa79c993183f4c0a5464d4_ad8cc2ad661a5e6c658d8c833e0c563d" file="1" linestart="456" lineend="483" previous="7f3bde0cc501c093146c165385a15d2a_ad8cc2ad661a5e6c658d8c833e0c563d" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="LoOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="HiOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="HasExplicitDef" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="460" cb="69" le="483" ce="1">
<dst lb="467" cb="3" le="467" ce="33">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="467" cb="17" le="467" ce="32">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="467" cb="17" le="467" ce="32">
<exp pvirg="true"/>
<mce lb="467" cb="17" le="467" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="467" cb="17" le="467" ce="20" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="467" cb="17">
<ocx lb="467" cb="17" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="467" cb="18">
<drx lb="467" cb="18" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="467" cb="17">
<drx lb="467" cb="17" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="468" cb="3" le="468" ce="76">
<exp pvirg="true"/>
<Var nm="SrcLo">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<n32 lb="468" cb="33" le="468" ce="48">
<mce lb="468" cb="33" le="468" ce="48" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="468" cb="33" le="468" ce="36" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="468" cb="33" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="468" cb="34">
<drx lb="468" cb="34" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="468" cb="33">
<drx lb="468" cb="33" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="468" cb="47">
<n45 lb="468" cb="47">
<flit/>
</n45>
</n32>
</mce>
</n32>
</Var>
<Var nm="SrcHi" virg="true">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<n32 lb="468" cb="60" le="468" ce="75">
<mce lb="468" cb="60" le="468" ce="75" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="468" cb="60" le="468" ce="63" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="468" cb="60" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="468" cb="61">
<drx lb="468" cb="61" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="468" cb="60">
<drx lb="468" cb="60" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="468" cb="74">
<n45 lb="468" cb="74">
<flit/>
</n45>
</n32>
</mce>
</n32>
</Var>
</dst>
<dst lb="469" cb="3" le="469" ce="63">
<exp pvirg="true"/>
<Var nm="LoInst" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<dst lb="470" cb="3" le="470" ce="63">
<exp pvirg="true"/>
<Var nm="HiInst" value="true">
<rt>
<cr id="32975a63c2ff844fe8824398e471d60a_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</Var>
</dst>
<mce lb="471" cb="3" le="471" ce="64" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="471" cb="3" le="471" ce="10" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="471" cb="3">
<drx lb="471" cb="3" kind="lvalue" nm="LoInst"/>
</n32>
</mex>
<mce lb="471" cb="17" le="471" ce="30" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="471" cb="17" le="471" ce="23" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="471" cb="17" kind="lvalue" nm="SrcLo"/>
</mex>
</mce>
<ce lb="471" cb="33" le="471" ce="63" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110">
<exp pvirg="true"/>
<n32 lb="471" cb="33">
<drx lb="471" cb="33" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110" nm="getKillRegState"/>
</n32>
<mce lb="471" cb="49" le="471" ce="62" nbparm="0" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b">
<exp pvirg="true"/>
<mex lb="471" cb="49" le="471" ce="55" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b" nm="isKill" point="1">
<drx lb="471" cb="49" kind="lvalue" nm="SrcLo"/>
</mex>
</mce>
</ce>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="472" cb="3" le="472" ce="64" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="472" cb="3" le="472" ce="10" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="472" cb="3">
<drx lb="472" cb="3" kind="lvalue" nm="HiInst"/>
</n32>
</mex>
<mce lb="472" cb="17" le="472" ce="30" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="472" cb="17" le="472" ce="23" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="472" cb="17" kind="lvalue" nm="SrcHi"/>
</mex>
</mce>
<ce lb="472" cb="33" le="472" ce="63" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110">
<exp pvirg="true"/>
<n32 lb="472" cb="33">
<drx lb="472" cb="33" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110" nm="getKillRegState"/>
</n32>
<mce lb="472" cb="49" le="472" ce="62" nbparm="0" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b">
<exp pvirg="true"/>
<mex lb="472" cb="49" le="472" ce="55" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b" nm="isKill" point="1">
<drx lb="472" cb="49" kind="lvalue" nm="SrcHi"/>
</mex>
</mce>
</ce>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<if lb="476" cb="3" le="482" ce="3">
<n32 lb="476" cb="7">
<drx lb="476" cb="7" kind="lvalue" nm="HasExplicitDef"/>
</n32>
<u lb="476" cb="23" le="482" ce="3">
<dst lb="477" cb="5" le="477" ce="48">
<exp pvirg="true"/>
<Var nm="DstReg" value="true">
<bt name="unsigned int"/>
<mce lb="477" cb="23" le="477" ce="47" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="477" cb="23" le="477" ce="40" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="477" cb="23" le="477" ce="38">
<mce lb="477" cb="23" le="477" ce="38" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="477" cb="23" le="477" ce="26" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="477" cb="23" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="477" cb="24">
<drx lb="477" cb="24" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="477" cb="23">
<drx lb="477" cb="23" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="477" cb="37">
<n45 lb="477" cb="37">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="478" cb="5" le="478" ce="71">
<exp pvirg="true"/>
<Var nm="DstLo" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="479" cb="5" le="479" ce="71">
<exp pvirg="true"/>
<Var nm="DstHi" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<mce lb="480" cb="5" le="480" ce="42" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="480" cb="5" le="480" ce="12" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="480" cb="5">
<drx lb="480" cb="5" kind="lvalue" nm="LoInst"/>
</n32>
</mex>
<n32 lb="480" cb="19">
<drx lb="480" cb="19" kind="lvalue" nm="DstLo"/>
</n32>
<n32 lb="480" cb="26" le="480" ce="36">
<drx lb="480" cb="26" le="480" ce="36" id="32975a63c2ff844fe8824398e471d60a_877ae10f8e7184c779325d6c128d898d" nm="Define"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="481" cb="5" le="481" ce="42" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="481" cb="5" le="481" ce="12" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="481" cb="5">
<drx lb="481" cb="5" kind="lvalue" nm="HiInst"/>
</n32>
</mex>
<n32 lb="481" cb="19">
<drx lb="481" cb="19" kind="lvalue" nm="DstHi"/>
</n32>
<n32 lb="481" cb="26" le="481" ce="36">
<drx lb="481" cb="26" le="481" ce="36" id="32975a63c2ff844fe8824398e471d60a_877ae10f8e7184c779325d6c128d898d" nm="Define"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</u>
</if>
</u>

</Stmt>
</m>
<m name="expandCvtFPInt" id="c17db7851efa79c993183f4c0a5464d4_bc977b53f4aec678a66f28b3f526399e" file="1" linestart="485" lineend="507" previous="7f3bde0cc501c093146c165385a15d2a_bc977b53f4aec678a66f28b3f526399e" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="CvtOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="MovOpc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="IsI64" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="488" cb="56" le="507" ce="1">
<dst lb="489" cb="3" le="489" ce="67">
<exp pvirg="true"/>
<Var nm="CvtDesc">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
<Var nm="MovDesc" virg="true">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<dst lb="490" cb="3" le="490" ce="72">
<exp pvirg="true"/>
<Var nm="Dst">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<n32 lb="490" cb="31" le="490" ce="46">
<mce lb="490" cb="31" le="490" ce="46" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="490" cb="31" le="490" ce="34" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="490" cb="31" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="490" cb="32">
<drx lb="490" cb="32" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="490" cb="31">
<drx lb="490" cb="31" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="490" cb="45">
<n45 lb="490" cb="45">
<flit/>
</n45>
</n32>
</mce>
</n32>
</Var>
<Var nm="Src" virg="true">
<lrf>
<QualType const="true">
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</QualType>
</lrf>
<n32 lb="490" cb="56" le="490" ce="71">
<mce lb="490" cb="56" le="490" ce="71" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="490" cb="56" le="490" ce="59" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="490" cb="56" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="490" cb="57">
<drx lb="490" cb="57" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="490" cb="56">
<drx lb="490" cb="56" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="490" cb="70">
<n45 lb="490" cb="70">
<flit/>
</n45>
</n32>
</mce>
</n32>
</Var>
</dst>
<dst lb="491" cb="3" le="491" ce="73">
<exp pvirg="true"/>
<Var nm="DstReg" value="true">
<bt name="unsigned int"/>
<mce lb="491" cb="21" le="491" ce="32" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="491" cb="21" le="491" ce="25" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="491" cb="21" kind="lvalue" nm="Dst"/>
</mex>
</mce>
</Var>
<Var nm="SrcReg" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="491" cb="44" le="491" ce="55" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="491" cb="44" le="491" ce="48" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<drx lb="491" cb="44" kind="lvalue" nm="Src"/>
</mex>
</mce>
</Var>
<Var nm="TmpReg" value="true" virg="true">
<bt name="unsigned int"/>
<n32 lb="491" cb="67">
<drx lb="491" cb="67" kind="lvalue" nm="DstReg"/>
</n32>
</Var>
</dst>
<dst lb="492" cb="3" le="492" ce="52">
<exp pvirg="true"/>
<Var nm="KillSrc" value="true">
<bt name="unsigned int"/>
<ce lb="492" cb="23" le="492" ce="51" nbparm="1" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110">
<exp pvirg="true"/>
<n32 lb="492" cb="23">
<drx lb="492" cb="23" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_de9a8a4a6a6e8a54872a5f90e7f44110" nm="getKillRegState"/>
</n32>
<mce lb="492" cb="39" le="492" ce="50" nbparm="0" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b">
<exp pvirg="true"/>
<mex lb="492" cb="39" le="492" ce="43" id="84c010a1a9c2223bad1481218c714125_ffd44ed358156a5bc3f2b27d0bc62b0b" nm="isKill" point="1">
<drx lb="492" cb="39" kind="lvalue" nm="Src"/>
</mex>
</mce>
</ce>
</Var>
</dst>
<dst lb="493" cb="3" le="493" ce="33">
<exp pvirg="true"/>
<Var nm="DL" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="493" cb="17" le="493" ce="32">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="493" cb="17" le="493" ce="32">
<exp pvirg="true"/>
<mce lb="493" cb="17" le="493" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="493" cb="17" le="493" ce="20" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="493" cb="17">
<ocx lb="493" cb="17" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="493" cb="18">
<drx lb="493" cb="18" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="493" cb="17">
<drx lb="493" cb="17" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="494" cb="3" le="494" ce="32">
<exp pvirg="true"/>
<Var nm="DstIsLarger" value="true">
<bt name="bool"/>
</Var>
<Var nm="SrcIsLarger" value="true" virg="true">
<bt name="bool"/>
</Var>
</dst>
<ocx lb="496" cb="3" le="497" ce="47" nbparm="2" id="ceed3683c899ae2e8476dd99bb3cbfb0_226e4c4a4335a4eee92f3c7863627868">
<exp pvirg="true"/>
<n32 lb="496" cb="38">
<drx lb="496" cb="38" kind="lvalue" id="ceed3683c899ae2e8476dd99bb3cbfb0_226e4c4a4335a4eee92f3c7863627868" nm="operator=">
<template_arguments>
<bt name="bool"/>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<ce lb="496" cb="3" le="496" ce="36" nbparm="2" id="ceed3683c899ae2e8476dd99bb3cbfb0_d889403242340625e2f2742889b62b43">
<exp pvirg="true"/>
<n32 lb="496" cb="3" le="496" ce="8">
<drx lb="496" cb="3" le="496" ce="8" kind="lvalue" id="ceed3683c899ae2e8476dd99bb3cbfb0_d889403242340625e2f2742889b62b43" nm="tie">
<template_arguments>
<bt name="bool"/>
<bt name="bool"/>
</template_arguments>
</drx>
</n32>
<drx lb="496" cb="12" kind="lvalue" nm="DstIsLarger"/>
<drx lb="496" cb="25" kind="lvalue" nm="SrcIsLarger"/>
</ce>
<mte lb="497" cb="7" le="497" ce="47">
<exp pvirg="true"/>
<mce lb="497" cb="7" le="497" ce="47" nbparm="2" id="7f3bde0cc501c093146c165385a15d2a_4556aae324d774638cc9457387fdcc76">
<exp pvirg="true"/>
<mex lb="497" cb="7" id="7f3bde0cc501c093146c165385a15d2a_4556aae324d774638cc9457387fdcc76" nm="compareOpndSize" arrow="1">
<n19 lb="497" cb="7"/>
</mex>
<n32 lb="497" cb="23">
<drx lb="497" cb="23" kind="lvalue" nm="CvtOpc"/>
</n32>
<n32 lb="497" cb="31" le="497" ce="46">
<uo lb="497" cb="31" le="497" ce="46" kind="*">
<mce lb="497" cb="32" le="497" ce="46" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="497" cb="32" le="497" ce="36" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="497" cb="32" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</uo>
</n32>
</mce>
</mte>
</ocx>
<mce lb="505" cb="3" le="505" ce="62" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="505" cb="3" le="505" ce="40" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="505" cb="3" le="505" ce="38">
<ce lb="505" cb="3" le="505" ce="38" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="505" cb="3">
<drx lb="505" cb="3" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="505" cb="11" kind="lvalue" nm="MBB"/>
<n10 lb="505" cb="16">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="505" cb="16">
<drx lb="505" cb="16" kind="lvalue" nm="I"/>
</n32>
</n10>
<n10 lb="505" cb="19">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="505" cb="19">
<drx lb="505" cb="19" kind="lvalue" nm="DL"/>
</n32>
</n10>
<drx lb="505" cb="23" kind="lvalue" nm="MovDesc"/>
<n32 lb="505" cb="32">
<drx lb="505" cb="32" kind="lvalue" nm="TmpReg"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="505" cb="47">
<drx lb="505" cb="47" kind="lvalue" nm="SrcReg"/>
</n32>
<n32 lb="505" cb="55">
<drx lb="505" cb="55" kind="lvalue" nm="KillSrc"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="506" cb="3" le="506" ce="69" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="506" cb="3" le="506" ce="40" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="506" cb="3" le="506" ce="38">
<ce lb="506" cb="3" le="506" ce="38" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="506" cb="3">
<drx lb="506" cb="3" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="506" cb="11" kind="lvalue" nm="MBB"/>
<n10 lb="506" cb="16">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="506" cb="16">
<drx lb="506" cb="16" kind="lvalue" nm="I"/>
</n32>
</n10>
<n10 lb="506" cb="19">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_590d1877f41736b3e6fa51c328a88a20"/>
<temp/>
<n32 lb="506" cb="19">
<drx lb="506" cb="19" kind="lvalue" nm="DL"/>
</n32>
</n10>
<drx lb="506" cb="23" kind="lvalue" nm="CvtDesc"/>
<n32 lb="506" cb="32">
<drx lb="506" cb="32" kind="lvalue" nm="DstReg"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="506" cb="47">
<drx lb="506" cb="47" kind="lvalue" nm="TmpReg"/>
</n32>
<n32 lb="506" cb="55" le="506" ce="65">
<drx lb="506" cb="55" le="506" ce="65" id="32975a63c2ff844fe8824398e471d60a_ba8e237948891b40211d5ea97cc45689" nm="Kill"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</u>

</Stmt>
</m>
<m name="expandExtractElementF64" id="c17db7851efa79c993183f4c0a5464d4_902dd277f3191314bb492a2599ed7884" file="1" linestart="509" lineend="546" previous="7f3bde0cc501c093146c165385a15d2a_902dd277f3191314bb492a2599ed7884" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FP64" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="511" cb="64" le="546" ce="1">
<dst lb="512" cb="3" le="512" ce="46">
<exp pvirg="true"/>
<Var nm="DstReg" value="true">
<bt name="unsigned int"/>
<mce lb="512" cb="21" le="512" ce="45" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="512" cb="21" le="512" ce="38" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="512" cb="21" le="512" ce="36">
<mce lb="512" cb="21" le="512" ce="36" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="512" cb="21" le="512" ce="24" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="512" cb="21" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="512" cb="22">
<drx lb="512" cb="22" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="512" cb="21">
<drx lb="512" cb="21" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="512" cb="35">
<n45 lb="512" cb="35">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="513" cb="3" le="513" ce="46">
<exp pvirg="true"/>
<Var nm="SrcReg" value="true">
<bt name="unsigned int"/>
<mce lb="513" cb="21" le="513" ce="45" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="513" cb="21" le="513" ce="38" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="513" cb="21" le="513" ce="36">
<mce lb="513" cb="21" le="513" ce="36" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="513" cb="21" le="513" ce="24" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="513" cb="21" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="513" cb="22">
<drx lb="513" cb="22" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="513" cb="21">
<drx lb="513" cb="21" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="513" cb="35">
<n45 lb="513" cb="35">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="514" cb="3" le="514" ce="41">
<exp pvirg="true"/>
<Var nm="N" value="true">
<bt name="unsigned int"/>
<n32 lb="514" cb="16" le="514" ce="40">
<mce lb="514" cb="16" le="514" ce="40" nbparm="0" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95">
<exp pvirg="true"/>
<mex lb="514" cb="16" le="514" ce="33" id="84c010a1a9c2223bad1481218c714125_054472938e7819d3a3b1e6b4a923fd95" nm="getImm" point="1">
<n32 lb="514" cb="16" le="514" ce="31">
<mce lb="514" cb="16" le="514" ce="31" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="514" cb="16" le="514" ce="19" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="514" cb="16" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="514" cb="17">
<drx lb="514" cb="17" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="514" cb="16">
<drx lb="514" cb="16" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="514" cb="30">
<n45 lb="514" cb="30">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</n32>
</Var>
</dst>
<dst lb="515" cb="3" le="515" ce="33">
<exp pvirg="true"/>
<Var nm="dl" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="515" cb="17" le="515" ce="32">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="515" cb="17" le="515" ce="32">
<exp pvirg="true"/>
<mce lb="515" cb="17" le="515" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="515" cb="17" le="515" ce="20" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="515" cb="17">
<ocx lb="515" cb="17" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="515" cb="18">
<drx lb="515" cb="18" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="515" cb="17">
<drx lb="515" cb="17" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocast lb="517" cb="3" le="517" ce="3">
<bt name="void"/>
<n46 lb="517" cb="3" le="517" ce="3">
<exp pvirg="true"/>
<xop lb="517" cb="3" le="517" ce="3" kind="||">
<n46 lb="517" cb="3" le="517" ce="3">
<exp pvirg="true"/>
<uo lb="517" cb="3" le="517" ce="3" kind="!">
<uo lb="517" cb="3" le="517" ce="3" kind="!">
<n46 lb="517" cb="3" le="517" ce="3">
<exp pvirg="true"/>
<xop lb="517" cb="3" le="517" ce="3" kind="&amp;&amp;">
<xop lb="517" cb="3" le="517" ce="3" kind="&lt;">
<n32 lb="517" cb="3">
<drx lb="517" cb="3" kind="lvalue" nm="N"/>
</n32>
<n32 lb="517" cb="3">
<n45 lb="517" cb="3"/>
</n32>
</xop>
<n32 lb="517" cb="3">
<n32 lb="517" cb="3">
<n52 lb="517" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="517" cb="3" le="517" ce="3">
<n46 lb="517" cb="3" le="517" ce="3">
<exp pvirg="true"/>
<xop lb="517" cb="3" le="517" ce="3" kind=",">
<ce lb="517" cb="3" le="517" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="517" cb="3">
<drx lb="517" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="517" cb="3">
<n52 lb="517" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="517" cb="3">
<n52 lb="517" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="517" cb="3">
<n45 lb="517" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="517" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="518" cb="3" le="518" ce="52">
<exp pvirg="true"/>
<Var nm="SubIdx" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="519" cb="3" le="519" ce="64">
<exp pvirg="true"/>
<Var nm="SubReg" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<ocast lb="523" cb="3" le="523" ce="3">
<bt name="void"/>
<n46 lb="523" cb="3" le="523" ce="3">
<exp pvirg="true"/>
<xop lb="523" cb="3" le="523" ce="3" kind="||">
<n46 lb="523" cb="3" le="523" ce="3">
<exp pvirg="true"/>
<uo lb="523" cb="3" le="523" ce="3" kind="!">
<uo lb="523" cb="3" le="523" ce="3" kind="!">
<n46 lb="523" cb="3" le="523" ce="3">
<exp pvirg="true"/>
<uo lb="523" cb="3" le="523" ce="3" kind="!">
<n46 lb="523" cb="3" le="523" ce="3">
<exp pvirg="true"/>
<xop lb="523" cb="3" le="523" ce="3" kind="&amp;&amp;">
<mce lb="523" cb="3" le="523" ce="3" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_5205a63fe11a6b461a4f78a443c30700">
<exp pvirg="true"/>
<mex lb="523" cb="3" le="523" ce="3" id="f3e38a1416613d33acc33b0203c00d56_5205a63fe11a6b461a4f78a443c30700" nm="isABI_FPXX" point="1">
<mex lb="523" cb="3" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="523" cb="3">
<n19 lb="523" cb="3"/>
</n32>
</mex>
</mex>
</mce>
<uo lb="523" cb="3" le="523" ce="3" kind="!">
<mce lb="523" cb="3" le="523" ce="3" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_52c179a603f74a813b78e4439eb6bc11">
<exp pvirg="true"/>
<mex lb="523" cb="3" le="523" ce="3" id="f3e38a1416613d33acc33b0203c00d56_52c179a603f74a813b78e4439eb6bc11" nm="hasMips32r2" point="1">
<mex lb="523" cb="3" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="523" cb="3">
<n19 lb="523" cb="3"/>
</n32>
</mex>
</mex>
</mce>
</uo>
</xop>
</n46>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="523" cb="3" le="523" ce="3">
<n46 lb="523" cb="3" le="523" ce="3">
<exp pvirg="true"/>
<xop lb="523" cb="3" le="523" ce="3" kind=",">
<ce lb="523" cb="3" le="523" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="523" cb="3">
<drx lb="523" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="523" cb="3">
<n52 lb="523" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="523" cb="3">
<n52 lb="523" cb="3"/>
</n32>
<n32 lb="523" cb="3">
<n45 lb="523" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="523" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="527" cb="3" le="527" ce="3">
<bt name="void"/>
<n46 lb="527" cb="3" le="527" ce="3">
<exp pvirg="true"/>
<xop lb="527" cb="3" le="527" ce="3" kind="||">
<n46 lb="527" cb="3" le="527" ce="3">
<exp pvirg="true"/>
<uo lb="527" cb="3" le="527" ce="3" kind="!">
<uo lb="527" cb="3" le="527" ce="3" kind="!">
<n46 lb="527" cb="3" le="527" ce="3">
<exp pvirg="true"/>
<uo lb="527" cb="3" le="527" ce="3" kind="!">
<n46 lb="527" cb="3" le="527" ce="3">
<exp pvirg="true"/>
<xop lb="527" cb="3" le="527" ce="3" kind="&amp;&amp;">
<mce lb="527" cb="3" le="527" ce="3" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_c47cedd3073fb9365262d3c0f8a9458b">
<exp pvirg="true"/>
<mex lb="527" cb="3" le="527" ce="3" id="f3e38a1416613d33acc33b0203c00d56_c47cedd3073fb9365262d3c0f8a9458b" nm="isFP64bit" point="1">
<mex lb="527" cb="3" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="527" cb="3">
<n19 lb="527" cb="3"/>
</n32>
</mex>
</mex>
</mce>
<uo lb="527" cb="3" le="527" ce="3" kind="!">
<mce lb="527" cb="3" le="527" ce="3" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_253125f3c05d8609cfd648b05514d76d">
<exp pvirg="true"/>
<mex lb="527" cb="3" le="527" ce="3" id="f3e38a1416613d33acc33b0203c00d56_253125f3c05d8609cfd648b05514d76d" nm="useOddSPReg" point="1">
<mex lb="527" cb="3" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="527" cb="3">
<n19 lb="527" cb="3"/>
</n32>
</mex>
</mex>
</mce>
</uo>
</xop>
</n46>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="527" cb="3" le="527" ce="3">
<n46 lb="527" cb="3" le="527" ce="3">
<exp pvirg="true"/>
<xop lb="527" cb="3" le="527" ce="3" kind=",">
<ce lb="527" cb="3" le="527" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="527" cb="3">
<drx lb="527" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="527" cb="3">
<n52 lb="527" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="527" cb="3">
<n52 lb="527" cb="3"/>
</n32>
<n32 lb="527" cb="3">
<n45 lb="527" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="527" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>

</Stmt>
</m>
<m name="expandBuildPairF64" id="c17db7851efa79c993183f4c0a5464d4_6c448aba75214da2d9bc91a87b55911b" file="1" linestart="548" lineend="603" previous="7f3bde0cc501c093146c165385a15d2a_6c448aba75214da2d9bc91a87b55911b" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="FP64" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="550" cb="59" le="603" ce="1">
<dst lb="551" cb="3" le="551" ce="46">
<exp pvirg="true"/>
<Var nm="DstReg" value="true">
<bt name="unsigned int"/>
<mce lb="551" cb="21" le="551" ce="45" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="551" cb="21" le="551" ce="38" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="551" cb="21" le="551" ce="36">
<mce lb="551" cb="21" le="551" ce="36" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="551" cb="21" le="551" ce="24" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="551" cb="21" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="551" cb="22">
<drx lb="551" cb="22" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="551" cb="21">
<drx lb="551" cb="21" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="551" cb="35">
<n45 lb="551" cb="35">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="552" cb="3" le="552" ce="80">
<exp pvirg="true"/>
<Var nm="LoReg" value="true">
<bt name="unsigned int"/>
<mce lb="552" cb="20" le="552" ce="44" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="552" cb="20" le="552" ce="37" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="552" cb="20" le="552" ce="35">
<mce lb="552" cb="20" le="552" ce="35" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="552" cb="20" le="552" ce="23" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="552" cb="20" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="552" cb="21">
<drx lb="552" cb="21" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="552" cb="20">
<drx lb="552" cb="20" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="552" cb="34">
<n45 lb="552" cb="34">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
<Var nm="HiReg" value="true" virg="true">
<bt name="unsigned int"/>
<mce lb="552" cb="55" le="552" ce="79" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="552" cb="55" le="552" ce="72" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="552" cb="55" le="552" ce="70">
<mce lb="552" cb="55" le="552" ce="70" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="552" cb="55" le="552" ce="58" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="552" cb="55" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="552" cb="56">
<drx lb="552" cb="56" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="552" cb="55">
<drx lb="552" cb="55" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="552" cb="69">
<n45 lb="552" cb="69">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="553" cb="3" le="553" ce="47">
<exp pvirg="true"/>
<Var nm="Mtc1Tdd">
<lrf>
<QualType const="true">
<rt>
<cr id="4a2ff077d443c99e1182a35779fbc93e_909e0cc90563445957ef8449584561cd"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<dst lb="554" cb="3" le="554" ce="33">
<exp pvirg="true"/>
<Var nm="dl" value="true">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<n10 lb="554" cb="17" le="554" ce="32">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="554" cb="17" le="554" ce="32">
<exp pvirg="true"/>
<mce lb="554" cb="17" le="554" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="554" cb="17" le="554" ce="20" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="554" cb="17">
<ocx lb="554" cb="17" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="554" cb="18">
<drx lb="554" cb="18" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="554" cb="17">
<drx lb="554" cb="17" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<dst lb="555" cb="3" le="555" ce="52">
<exp pvirg="true"/>
<Var nm="TRI">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</lrf>
</Var>
</dst>
<ocast lb="574" cb="3" le="574" ce="3">
<bt name="void"/>
<n46 lb="574" cb="3" le="574" ce="3">
<exp pvirg="true"/>
<xop lb="574" cb="3" le="574" ce="3" kind="||">
<n46 lb="574" cb="3" le="574" ce="3">
<exp pvirg="true"/>
<uo lb="574" cb="3" le="574" ce="3" kind="!">
<uo lb="574" cb="3" le="574" ce="3" kind="!">
<n46 lb="574" cb="3" le="574" ce="3">
<exp pvirg="true"/>
<uo lb="574" cb="3" le="574" ce="3" kind="!">
<n46 lb="574" cb="3" le="574" ce="3">
<exp pvirg="true"/>
<xop lb="574" cb="3" le="574" ce="3" kind="&amp;&amp;">
<mce lb="574" cb="3" le="574" ce="3" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_5205a63fe11a6b461a4f78a443c30700">
<exp pvirg="true"/>
<mex lb="574" cb="3" le="574" ce="3" id="f3e38a1416613d33acc33b0203c00d56_5205a63fe11a6b461a4f78a443c30700" nm="isABI_FPXX" point="1">
<mex lb="574" cb="3" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="574" cb="3">
<n19 lb="574" cb="3"/>
</n32>
</mex>
</mex>
</mce>
<uo lb="574" cb="3" le="574" ce="3" kind="!">
<mce lb="574" cb="3" le="574" ce="3" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_52c179a603f74a813b78e4439eb6bc11">
<exp pvirg="true"/>
<mex lb="574" cb="3" le="574" ce="3" id="f3e38a1416613d33acc33b0203c00d56_52c179a603f74a813b78e4439eb6bc11" nm="hasMips32r2" point="1">
<mex lb="574" cb="3" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="574" cb="3">
<n19 lb="574" cb="3"/>
</n32>
</mex>
</mex>
</mce>
</uo>
</xop>
</n46>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="574" cb="3" le="574" ce="3">
<n46 lb="574" cb="3" le="574" ce="3">
<exp pvirg="true"/>
<xop lb="574" cb="3" le="574" ce="3" kind=",">
<ce lb="574" cb="3" le="574" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="574" cb="3">
<drx lb="574" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="574" cb="3">
<n52 lb="574" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="574" cb="3">
<n52 lb="574" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="574" cb="3">
<n45 lb="574" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="574" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<ocast lb="578" cb="3" le="578" ce="3">
<bt name="void"/>
<n46 lb="578" cb="3" le="578" ce="3">
<exp pvirg="true"/>
<xop lb="578" cb="3" le="578" ce="3" kind="||">
<n46 lb="578" cb="3" le="578" ce="3">
<exp pvirg="true"/>
<uo lb="578" cb="3" le="578" ce="3" kind="!">
<uo lb="578" cb="3" le="578" ce="3" kind="!">
<n46 lb="578" cb="3" le="578" ce="3">
<exp pvirg="true"/>
<uo lb="578" cb="3" le="578" ce="3" kind="!">
<n46 lb="578" cb="3" le="578" ce="3">
<exp pvirg="true"/>
<xop lb="578" cb="3" le="578" ce="3" kind="&amp;&amp;">
<mce lb="578" cb="3" le="578" ce="3" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_c47cedd3073fb9365262d3c0f8a9458b">
<exp pvirg="true"/>
<mex lb="578" cb="3" le="578" ce="3" id="f3e38a1416613d33acc33b0203c00d56_c47cedd3073fb9365262d3c0f8a9458b" nm="isFP64bit" point="1">
<mex lb="578" cb="3" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="578" cb="3">
<n19 lb="578" cb="3"/>
</n32>
</mex>
</mex>
</mce>
<uo lb="578" cb="3" le="578" ce="3" kind="!">
<mce lb="578" cb="3" le="578" ce="3" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_253125f3c05d8609cfd648b05514d76d">
<exp pvirg="true"/>
<mex lb="578" cb="3" le="578" ce="3" id="f3e38a1416613d33acc33b0203c00d56_253125f3c05d8609cfd648b05514d76d" nm="useOddSPReg" point="1">
<mex lb="578" cb="3" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="578" cb="3">
<n19 lb="578" cb="3"/>
</n32>
</mex>
</mex>
</mce>
</uo>
</xop>
</n46>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="578" cb="3" le="578" ce="3">
<n46 lb="578" cb="3" le="578" ce="3">
<exp pvirg="true"/>
<xop lb="578" cb="3" le="578" ce="3" kind=",">
<ce lb="578" cb="3" le="578" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="578" cb="3">
<drx lb="578" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="578" cb="3">
<n52 lb="578" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="578" cb="3">
<n52 lb="578" cb="3"/>
</n32>
<n32 lb="578" cb="3">
<n45 lb="578" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="578" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="583" cb="3" le="601" ce="5" else="true" elselb="598" elsecb="10">
<mce lb="583" cb="7" le="583" ce="26" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_2e4462cb30b4bdd2181fd42916e4aa0f">
<exp pvirg="true"/>
<mex lb="583" cb="7" le="583" ce="17" id="f3e38a1416613d33acc33b0203c00d56_2e4462cb30b4bdd2181fd42916e4aa0f" nm="hasMTHC1" point="1">
<mex lb="583" cb="7" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="583" cb="7">
<n19 lb="583" cb="7"/>
</n32>
</mex>
</mex>
</mce>
<u lb="583" cb="29" le="598" ce="3"/>
<if lb="598" cb="10" le="601" ce="5" else="true" elselb="601" elsecb="5">
<mce lb="598" cb="14" le="598" ce="35" nbparm="0" id="f3e38a1416613d33acc33b0203c00d56_5205a63fe11a6b461a4f78a443c30700">
<exp pvirg="true"/>
<mex lb="598" cb="14" le="598" ce="24" id="f3e38a1416613d33acc33b0203c00d56_5205a63fe11a6b461a4f78a443c30700" nm="isABI_FPXX" point="1">
<mex lb="598" cb="14" kind="lvalue" id="8b794fa58ed357412d226e3fdb07300b_6d0103a8dec0bfa98068dea4e5ca2e33" nm="Subtarget" arrow="1">
<n32 lb="598" cb="14">
<n19 lb="598" cb="14"/>
</n32>
</mex>
</mex>
</mce>
<ce lb="599" cb="5" le="599" ce="5" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="599" cb="5" le="599" ce="5">
<drx lb="599" cb="5" le="599" ce="5" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="599" cb="5">
<n52 lb="599" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="599" cb="5">
<n52 lb="599" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="599" cb="5">
<n45 lb="599" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n59 lb="601" cb="5"/>
</if>
</if>
</u>

</Stmt>
</m>
<m name="expandEhReturn" id="c17db7851efa79c993183f4c0a5464d4_1e9841ae0756c124eab9bb62c40d6ccf" file="1" linestart="605" lineend="633" previous="7f3bde0cc501c093146c165385a15d2a_1e9841ae0756c124eab9bb62c40d6ccf" access="private" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="606" cb="75" le="633" ce="1">
<dst lb="610" cb="3" le="610" ce="67">
<exp pvirg="true"/>
<Var nm="ADDU" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="611" cb="3" le="611" ce="63">
<exp pvirg="true"/>
<Var nm="SP" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="612" cb="3" le="612" ce="63">
<exp pvirg="true"/>
<Var nm="RA" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="613" cb="3" le="613" ce="63">
<exp pvirg="true"/>
<Var nm="T9" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="614" cb="3" le="614" ce="69">
<exp pvirg="true"/>
<Var nm="ZERO" value="true">
<bt name="unsigned int"/>
</Var>
</dst>
<dst lb="615" cb="3" le="615" ce="49">
<exp pvirg="true"/>
<Var nm="OffsetReg" value="true">
<bt name="unsigned int"/>
<mce lb="615" cb="24" le="615" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="615" cb="24" le="615" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="615" cb="24" le="615" ce="39">
<mce lb="615" cb="24" le="615" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="615" cb="24" le="615" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="615" cb="24" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="615" cb="25">
<drx lb="615" cb="25" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="615" cb="24">
<drx lb="615" cb="24" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="615" cb="38">
<n45 lb="615" cb="38">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="616" cb="3" le="616" ce="49">
<exp pvirg="true"/>
<Var nm="TargetReg" value="true">
<bt name="unsigned int"/>
<mce lb="616" cb="24" le="616" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="616" cb="24" le="616" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="616" cb="24" le="616" ce="39">
<mce lb="616" cb="24" le="616" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="616" cb="24" le="616" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<ocx lb="616" cb="24" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="616" cb="25">
<drx lb="616" cb="25" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="616" cb="24">
<drx lb="616" cb="24" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mex>
<n32 lb="616" cb="38">
<n45 lb="616" cb="38">
<flit/>
</n45>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="621" cb="3" le="621" ce="57">
<exp pvirg="true"/>
<Var nm="TM">
<lrf>
<QualType const="true">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</QualType>
</lrf>
<mce lb="621" cb="29" le="621" ce="56" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="621" cb="29" le="621" ce="46" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" arrow="1">
<n32 lb="621" cb="29" le="621" ce="43">
<mce lb="621" cb="29" le="621" ce="43" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee">
<exp pvirg="true"/>
<mex lb="621" cb="29" le="621" ce="33" id="dc2fe1ce3eab105adc926f5848f1baa6_cff8bb6caa2f342b83a06d5c2b1984ee" nm="getParent" point="1">
<drx lb="621" cb="29" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="622" cb="3" le="625" ce="21">
<xop lb="622" cb="7" le="622" ce="41" kind="==">
<n32 lb="622" cb="7" le="622" ce="29">
<mce lb="622" cb="7" le="622" ce="29" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_3a5d5aa48abaae31bef1cfcb5d2c7e69">
<exp pvirg="true"/>
<mex lb="622" cb="7" le="622" ce="10" id="d4e05c6b0f4f04a6e13045c31301b1c4_3a5d5aa48abaae31bef1cfcb5d2c7e69" nm="getRelocationModel" point="1">
<drx lb="622" cb="7" kind="lvalue" nm="TM"/>
</mex>
</mce>
</n32>
<n32 lb="622" cb="34" le="622" ce="41">
<drx lb="622" cb="34" le="622" ce="41" id="45c615104112f38418593d19b274cd4b_f00175e9c511841d93299163ab73d72a" nm="PIC_"/>
</n32>
</xop>
<mce lb="623" cb="5" le="625" ce="21" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="623" cb="5" le="625" ce="10" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<mce lb="623" cb="5" le="624" ce="26" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="623" cb="5" le="624" ce="10" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="623" cb="5" le="623" ce="71">
<ce lb="623" cb="5" le="623" ce="71" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="623" cb="5">
<drx lb="623" cb="5" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="623" cb="13" kind="lvalue" nm="MBB"/>
<n10 lb="623" cb="18">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="623" cb="18">
<drx lb="623" cb="18" kind="lvalue" nm="I"/>
</n32>
</n10>
<n10 lb="623" cb="21" le="623" ce="36">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="623" cb="21" le="623" ce="36">
<exp pvirg="true"/>
<mce lb="623" cb="21" le="623" ce="36" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="623" cb="21" le="623" ce="24" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="623" cb="21">
<ocx lb="623" cb="21" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="623" cb="22">
<drx lb="623" cb="22" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="623" cb="21">
<drx lb="623" cb="21" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
<mce lb="623" cb="39" le="623" ce="66" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="623" cb="39" le="623" ce="58" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" arrow="1">
<n32 lb="623" cb="39" le="623" ce="55">
<mce lb="623" cb="39" le="623" ce="55" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="623" cb="39" le="623" ce="42" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<drx lb="623" cb="39" kind="lvalue" nm="TM"/>
</mex>
</mce>
</n32>
</mex>
<n32 lb="623" cb="62">
<drx lb="623" cb="62" kind="lvalue" nm="ADDU"/>
</n32>
</mce>
<n32 lb="623" cb="69">
<drx lb="623" cb="69" kind="lvalue" nm="T9"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="624" cb="17">
<drx lb="624" cb="17" kind="lvalue" nm="TargetReg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
<n32 lb="625" cb="17">
<drx lb="625" cb="17" kind="lvalue" nm="ZERO"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</if>
<mce lb="626" cb="3" le="628" ce="19" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="626" cb="3" le="628" ce="8" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<mce lb="626" cb="3" le="627" ce="24" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="626" cb="3" le="627" ce="8" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="626" cb="3" le="626" ce="69">
<ce lb="626" cb="3" le="626" ce="69" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="626" cb="3">
<drx lb="626" cb="3" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="626" cb="11" kind="lvalue" nm="MBB"/>
<n10 lb="626" cb="16">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="626" cb="16">
<drx lb="626" cb="16" kind="lvalue" nm="I"/>
</n32>
</n10>
<n10 lb="626" cb="19" le="626" ce="34">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="626" cb="19" le="626" ce="34">
<exp pvirg="true"/>
<mce lb="626" cb="19" le="626" ce="34" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="626" cb="19" le="626" ce="22" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="626" cb="19">
<ocx lb="626" cb="19" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="626" cb="20">
<drx lb="626" cb="20" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="626" cb="19">
<drx lb="626" cb="19" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
<mce lb="626" cb="37" le="626" ce="64" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="626" cb="37" le="626" ce="56" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" arrow="1">
<n32 lb="626" cb="37" le="626" ce="53">
<mce lb="626" cb="37" le="626" ce="53" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="626" cb="37" le="626" ce="40" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<drx lb="626" cb="37" kind="lvalue" nm="TM"/>
</mex>
</mce>
</n32>
</mex>
<n32 lb="626" cb="60">
<drx lb="626" cb="60" kind="lvalue" nm="ADDU"/>
</n32>
</mce>
<n32 lb="626" cb="67">
<drx lb="626" cb="67" kind="lvalue" nm="RA"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="627" cb="15">
<drx lb="627" cb="15" kind="lvalue" nm="TargetReg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
<n32 lb="628" cb="15">
<drx lb="628" cb="15" kind="lvalue" nm="ZERO"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="629" cb="3" le="631" ce="24" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="629" cb="3" le="631" ce="8" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<mce lb="629" cb="3" le="630" ce="17" nbparm="3" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116">
<exp pvirg="true"/>
<mex lb="629" cb="3" le="630" ce="8" id="32975a63c2ff844fe8824398e471d60a_fba4d8b69d4dfa532fb65cfbe39da116" nm="addReg" point="1">
<n32 lb="629" cb="3" le="629" ce="69">
<ce lb="629" cb="3" le="629" ce="69" nbparm="5" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e">
<exp pvirg="true"/>
<n32 lb="629" cb="3">
<drx lb="629" cb="3" kind="lvalue" id="32975a63c2ff844fe8824398e471d60a_9e8e4565aa0bd0d5b43b126e53c5329e" nm="BuildMI"/>
</n32>
<drx lb="629" cb="11" kind="lvalue" nm="MBB"/>
<n10 lb="629" cb="16">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="629" cb="16">
<drx lb="629" cb="16" kind="lvalue" nm="I"/>
</n32>
</n10>
<n10 lb="629" cb="19" le="629" ce="34">
<typeptr id="6ca53e77501a21bf88631b761a2f74a6_196a3ac28c9d772616f160f9f96ee27b"/>
<temp/>
<mte lb="629" cb="19" le="629" ce="34">
<exp pvirg="true"/>
<mce lb="629" cb="19" le="629" ce="34" nbparm="0" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a">
<exp pvirg="true"/>
<mex lb="629" cb="19" le="629" ce="22" id="d038367435b7928d04997491e912d58d_15826f3d175844558c17e91a25be7a7a" nm="getDebugLoc" arrow="1">
<n32 lb="629" cb="19">
<ocx lb="629" cb="19" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05">
<exp pvirg="true"/>
<n32 lb="629" cb="20">
<drx lb="629" cb="20" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_7d480c7d53b813bf0cdf6625e80b3d05" nm="operator-&gt;"/>
</n32>
<n32 lb="629" cb="19">
<drx lb="629" cb="19" kind="lvalue" nm="I"/>
</n32>
</ocx>
</n32>
</mex>
</mce>
</mte>
</n10>
<mce lb="629" cb="37" le="629" ce="64" nbparm="1" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223">
<exp pvirg="true"/>
<mex lb="629" cb="37" le="629" ce="56" id="d6b10d7686695b47468ecfa764698418_f16ad2550ea4301bba74685952220223" nm="get" arrow="1">
<n32 lb="629" cb="37" le="629" ce="53">
<mce lb="629" cb="37" le="629" ce="53" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="629" cb="37" le="629" ce="40" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<drx lb="629" cb="37" kind="lvalue" nm="TM"/>
</mex>
</mce>
</n32>
</mex>
<n32 lb="629" cb="60">
<drx lb="629" cb="60" kind="lvalue" nm="ADDU"/>
</n32>
</mce>
<n32 lb="629" cb="67">
<drx lb="629" cb="67" kind="lvalue" nm="SP"/>
</n32>
</ce>
</n32>
</mex>
<n32 lb="630" cb="15">
<drx lb="630" cb="15" kind="lvalue" nm="SP"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</mex>
<n32 lb="631" cb="15">
<drx lb="631" cb="15" kind="lvalue" nm="OffsetReg"/>
</n32>
<n12>
<exp pvirg="true"/>
</n12>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
<mce lb="632" cb="3" le="632" ce="21" nbparm="2" id="7f3bde0cc501c093146c165385a15d2a_8da0a657d1439268ab1b245e1e203fe8">
<exp pvirg="true"/>
<mex lb="632" cb="3" id="7f3bde0cc501c093146c165385a15d2a_8da0a657d1439268ab1b245e1e203fe8" nm="expandRetRA" arrow="1">
<n19 lb="632" cb="3"/>
</mex>
<drx lb="632" cb="15" kind="lvalue" nm="MBB"/>
<n10 lb="632" cb="20">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_dd1eea613f7664c83f6c41f4f5e691ed">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="632" cb="20">
<drx lb="632" cb="20" kind="lvalue" nm="I"/>
</n32>
</n10>
</mce>
</u>

</Stmt>
</m>
<f namespace="llvm" name="createMipsSEInstrInfo" id="c17db7851efa79c993183f4c0a5464d4_be80c35ac62d39ddba274bda820d634d" file="1" linestart="635" lineend="637" previous="8b794fa58ed357412d226e3fdb07300b_be80c35ac62d39ddba274bda820d634d" access="none" hasbody="true" isdef="true">
<fpt proto="const llvm::MipsInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="8b794fa58ed357412d226e3fdb07300b_0b854d255e8c5f999bd593ff98344b24"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="STI" proto="const llvm::MipsSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="f3e38a1416613d33acc33b0203c00d56_1597f5fd665f48fb7d56fb7e9e005ba5"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="635" cb="76" le="637" ce="1">
<rx lb="636" cb="3" le="636" ce="33" pvirg="true">
<n32 lb="636" cb="10" le="636" ce="33">
<new lb="636" cb="10" le="636" ce="33">
<typeptr id="7f3bde0cc501c093146c165385a15d2a_4cc651f1e9afb4a49de92f1527a1e5dc"/>
<exp pvirg="true"/>
<n10 lb="636" cb="14" le="636" ce="33">
<typeptr id="7f3bde0cc501c093146c165385a15d2a_4cc651f1e9afb4a49de92f1527a1e5dc"/>
<temp/>
<drx lb="636" cb="30" kind="lvalue" nm="STI"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
</tun>
</Root>
