$date
	Sat Oct 22 22:07:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#746681
b100 !
1"
#746682
b100 &
b100 %
1$
#746683
0"
#746686
b10 &
b10 %
#746690
b1 &
b1 %
1#
#746694
b0 &
0#
b0 %
0$
#1706745
b1011 !
1"
#1706746
b1011 &
b1011 %
1$
#1706747
0"
#1706750
b100010 &
b100010 %
#1706754
b10001 &
b10001 %
#1706758
b110100 &
b110100 %
#1706762
b11010 &
b11010 %
#1706766
b1101 &
b1101 %
#1706770
b101000 &
b101000 %
#1706774
b10100 &
b10100 %
#1706778
b1010 &
b1010 %
#1706782
b101 &
b101 %
#1706786
b10000 &
b10000 %
#1706790
b1000 &
b1000 %
#1706794
b100 &
b100 %
#1706798
b10 &
b10 %
#1706802
b1 &
b1 %
1#
#1706806
b0 &
0#
b0 %
0$
#2720726
b10 &
b10 %
1$
b10 !
1"
#2720727
0"
#2720730
b1 &
b1 %
1#
#2720734
b0 &
0#
b0 %
0$
#4500012
