Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 27 09:41:35 2020
| Host         : Neilsons running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_2_timing_summary_routed.rpt -pb lab4_2_timing_summary_routed.pb -rpx lab4_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (134)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (223)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (134)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BCD3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: o_en/one_pulsed_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: o_record/one_pulsed_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: o_rst/one_pulsed_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slowed_clk_for_4bits_flushing/num_reg[14]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: slowed_clk_for_buttons_to_record/num_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: slowed_clk_for_counting/num_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (223)
--------------------------------------------------
 There are 223 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.673        0.000                      0                   43        0.252        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.673        0.000                      0                   43        0.252        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.924ns (27.551%)  route 2.430ns (72.449%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    slowed_clk_for_counting/clk
    SLICE_X36Y45         FDRE                                         r  slowed_clk_for_counting/num_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  slowed_clk_for_counting/num_reg[22]/Q
                         net (fo=1, routed)           0.709     6.252    slowed_for_counting
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.348 r  slowed_for_counting_BUFG_inst/O
                         net (fo=36, routed)          1.720     8.068    slowed_clk_for_counting/CLK
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.440 r  slowed_clk_for_counting/num_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.440    slowed_clk_for_counting/num_reg[20]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  slowed_clk_for_counting/num_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    slowed_clk_for_counting/clk
    SLICE_X36Y45         FDRE                                         r  slowed_clk_for_counting/num_reg[22]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.113    slowed_clk_for_counting/num_reg[22]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563     5.084    slowed_clk_for_counting/clk
    SLICE_X36Y40         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.753    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  slowed_clk_for_counting/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    slowed_clk_for_counting/num_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.543 r  slowed_clk_for_counting/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.543    slowed_clk_for_counting/num_reg[20]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  slowed_clk_for_counting/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    slowed_clk_for_counting/clk
    SLICE_X36Y45         FDRE                                         r  slowed_clk_for_counting/num_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_counting/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563     5.084    slowed_clk_for_counting/clk
    SLICE_X36Y40         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.753    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  slowed_clk_for_counting/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    slowed_clk_for_counting/num_reg[16]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.432 r  slowed_clk_for_counting/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.432    slowed_clk_for_counting/num_reg[20]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  slowed_clk_for_counting/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    slowed_clk_for_counting/clk
    SLICE_X36Y45         FDRE                                         r  slowed_clk_for_counting/num_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_counting/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.659ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563     5.084    slowed_clk_for_counting/clk
    SLICE_X36Y40         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.753    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.429 r  slowed_clk_for_counting/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.429    slowed_clk_for_counting/num_reg[16]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  slowed_clk_for_counting/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    slowed_clk_for_counting/clk
    SLICE_X36Y44         FDRE                                         r  slowed_clk_for_counting/num_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_counting/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.659    

Slack (MET) :             7.680ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563     5.084    slowed_clk_for_counting/clk
    SLICE_X36Y40         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.753    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.408 r  slowed_clk_for_counting/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.408    slowed_clk_for_counting/num_reg[16]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  slowed_clk_for_counting/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    slowed_clk_for_counting/clk
    SLICE_X36Y44         FDRE                                         r  slowed_clk_for_counting/num_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_counting/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  7.680    

Slack (MET) :             7.754ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563     5.084    slowed_clk_for_counting/clk
    SLICE_X36Y40         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.753    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.334 r  slowed_clk_for_counting/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.334    slowed_clk_for_counting/num_reg[16]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  slowed_clk_for_counting/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    slowed_clk_for_counting/clk
    SLICE_X36Y44         FDRE                                         r  slowed_clk_for_counting/num_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_counting/num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.334    
  -------------------------------------------------------------------
                         slack                                  7.754    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563     5.084    slowed_clk_for_counting/clk
    SLICE_X36Y40         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.753    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  slowed_clk_for_counting/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    slowed_clk_for_counting/num_reg[12]_i_1__0_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.318 r  slowed_clk_for_counting/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.318    slowed_clk_for_counting/num_reg[16]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  slowed_clk_for_counting/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    slowed_clk_for_counting/clk
    SLICE_X36Y44         FDRE                                         r  slowed_clk_for_counting/num_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_counting/num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563     5.084    slowed_clk_for_counting/clk
    SLICE_X36Y40         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.753    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.315 r  slowed_clk_for_counting/num_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.315    slowed_clk_for_counting/num_reg[12]_i_1__0_n_6
    SLICE_X36Y43         FDRE                                         r  slowed_clk_for_counting/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    slowed_clk_for_counting/clk
    SLICE_X36Y43         FDRE                                         r  slowed_clk_for_counting/num_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_counting/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.794ns  (required time - arrival time)
  Source:                 slowed_clk_for_counting/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563     5.084    slowed_clk_for_counting/clk
    SLICE_X36Y40         FDRE                                         r  slowed_clk_for_counting/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  slowed_clk_for_counting/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.079    slowed_clk_for_counting/num_reg_n_0_[1]
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.753 r  slowed_clk_for_counting/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.753    slowed_clk_for_counting/num_reg[0]_i_1__0_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.867 r  slowed_clk_for_counting/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.867    slowed_clk_for_counting/num_reg[4]_i_1__0_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  slowed_clk_for_counting/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowed_clk_for_counting/num_reg[8]_i_1__0_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.294 r  slowed_clk_for_counting/num_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.294    slowed_clk_for_counting/num_reg[12]_i_1__0_n_4
    SLICE_X36Y43         FDRE                                         r  slowed_clk_for_counting/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.445    14.786    slowed_clk_for_counting/clk
    SLICE_X36Y43         FDRE                                         r  slowed_clk_for_counting/num_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.062    15.088    slowed_clk_for_counting/num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  7.794    

Slack (MET) :             7.830ns  (required time - arrival time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.565     5.086    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y42         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  slowed_clk_for_4bits_flushing/num_reg[1]/Q
                         net (fo=1, routed)           0.480     6.023    slowed_clk_for_4bits_flushing/num_reg_n_0_[1]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.697 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.697    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.811 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.811    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.925 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.925    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.259 r  slowed_clk_for_4bits_flushing/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.259    slowed_clk_for_4bits_flushing/num_reg[12]_i_1_n_6
    SLICE_X41Y45         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447    14.788    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y45         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[13]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.062    15.089    slowed_clk_for_4bits_flushing/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  7.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y42         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  slowed_clk_for_4bits_flushing/num_reg[3]/Q
                         net (fo=1, routed)           0.108     1.694    slowed_clk_for_4bits_flushing/num_reg_n_0_[3]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_4
    SLICE_X41Y42         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.959    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y42         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    slowed_clk_for_4bits_flushing/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y44         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowed_clk_for_4bits_flushing/num_reg[11]/Q
                         net (fo=1, routed)           0.108     1.695    slowed_clk_for_4bits_flushing/num_reg_n_0_[11]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_4
    SLICE_X41Y44         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y44         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    slowed_clk_for_4bits_flushing/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y43         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowed_clk_for_4bits_flushing/num_reg[7]/Q
                         net (fo=1, routed)           0.108     1.695    slowed_clk_for_4bits_flushing/num_reg_n_0_[7]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_4
    SLICE_X41Y43         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y43         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[7]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    slowed_clk_for_4bits_flushing/num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y45         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowed_clk_for_4bits_flushing/num_reg[12]/Q
                         net (fo=1, routed)           0.105     1.692    slowed_clk_for_4bits_flushing/num_reg_n_0_[12]
    SLICE_X41Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  slowed_clk_for_4bits_flushing/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    slowed_clk_for_4bits_flushing/num_reg[12]_i_1_n_7
    SLICE_X41Y45         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y45         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[12]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    slowed_clk_for_4bits_flushing/num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y43         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowed_clk_for_4bits_flushing/num_reg[4]/Q
                         net (fo=1, routed)           0.105     1.692    slowed_clk_for_4bits_flushing/num_reg_n_0_[4]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_7
    SLICE_X41Y43         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y43         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[4]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    slowed_clk_for_4bits_flushing/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y44         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowed_clk_for_4bits_flushing/num_reg[8]/Q
                         net (fo=1, routed)           0.105     1.692    slowed_clk_for_4bits_flushing/num_reg_n_0_[8]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_7
    SLICE_X41Y44         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y44         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[8]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    slowed_clk_for_4bits_flushing/num_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y42         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  slowed_clk_for_4bits_flushing/num_reg[2]/Q
                         net (fo=1, routed)           0.109     1.696    slowed_clk_for_4bits_flushing/num_reg_n_0_[2]
    SLICE_X41Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.807 r  slowed_clk_for_4bits_flushing/num_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.807    slowed_clk_for_4bits_flushing/num_reg[0]_i_1_n_5
    SLICE_X41Y42         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.959    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y42         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[2]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    slowed_clk_for_4bits_flushing/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y44         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowed_clk_for_4bits_flushing/num_reg[10]/Q
                         net (fo=1, routed)           0.109     1.697    slowed_clk_for_4bits_flushing/num_reg_n_0_[10]
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  slowed_clk_for_4bits_flushing/num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    slowed_clk_for_4bits_flushing/num_reg[8]_i_1_n_5
    SLICE_X41Y44         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y44         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[10]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    slowed_clk_for_4bits_flushing/num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowed_clk_for_4bits_flushing/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_4bits_flushing/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y43         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  slowed_clk_for_4bits_flushing/num_reg[6]/Q
                         net (fo=1, routed)           0.109     1.697    slowed_clk_for_4bits_flushing/num_reg_n_0_[6]
    SLICE_X41Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.808 r  slowed_clk_for_4bits_flushing/num_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.808    slowed_clk_for_4bits_flushing/num_reg[4]_i_1_n_5
    SLICE_X41Y43         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    slowed_clk_for_4bits_flushing/clk
    SLICE_X41Y43         FDRE                                         r  slowed_clk_for_4bits_flushing/num_reg[6]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    slowed_clk_for_4bits_flushing/num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 slowed_clk_for_counting/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowed_clk_for_counting/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.562     1.445    slowed_clk_for_counting/clk
    SLICE_X36Y42         FDRE                                         r  slowed_clk_for_counting/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  slowed_clk_for_counting/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.708    slowed_clk_for_counting/num_reg_n_0_[10]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  slowed_clk_for_counting/num_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.819    slowed_clk_for_counting/num_reg[8]_i_1__0_n_5
    SLICE_X36Y42         FDRE                                         r  slowed_clk_for_counting/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.831     1.958    slowed_clk_for_counting/clk
    SLICE_X36Y42         FDRE                                         r  slowed_clk_for_counting/num_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    slowed_clk_for_counting/num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y44   slowed_clk_for_4bits_flushing/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y44   slowed_clk_for_4bits_flushing/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y45   slowed_clk_for_4bits_flushing/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y45   slowed_clk_for_4bits_flushing/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y45   slowed_clk_for_4bits_flushing/num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   slowed_clk_for_4bits_flushing/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y44   slowed_clk_for_4bits_flushing/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   slowed_clk_for_4bits_flushing/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   slowed_clk_for_4bits_flushing/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y45   slowed_clk_for_4bits_flushing/num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y43   slowed_clk_for_4bits_flushing/num_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y42   slowed_clk_for_4bits_flushing/num_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   slowed_clk_for_buttons_to_record/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   slowed_clk_for_buttons_to_record/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   slowed_clk_for_buttons_to_record/num_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   slowed_clk_for_buttons_to_record/num_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   slowed_clk_for_buttons_to_record/num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   slowed_clk_for_counting/num_reg[0]/C



