# Auto-generated project tcl file to read all sources

set search_path [concat [list .] $search_path]
analyze -format sverilog -define { } -work work ../../../../hdl/bfp_bitWidthAcc.sv
analyze -format sverilog -define { } -work work ../../../../hdl/bfp_bitWidthDetector.sv
analyze -format sverilog -define { } -work work ../../../../hdl/bfp_maxBitWidth.sv
analyze -format sverilog -define { } -work work ../../../../hdl/bfp_Shifter.sv
analyze -format sverilog -define { } -work work ../../../../hdl/bitReverseCounter.sv
analyze -format sverilog -define { } -work work ../../../../hdl/butterflyCore.sv
analyze -format sverilog -define { } -work work ../../../../hdl/butterflyUnit.sv
analyze -format sverilog -define { } -work work ../../../../hdl/fftAddressGenerator.sv
analyze -format sverilog -define { } -work work ../../../../hdl/R2FFT.sv
analyze -format sverilog -define { } -work work ../../../../hdl/radix2Butterfly.sv
analyze -format sverilog -define { } -work work ../../../../hdl/ramPipelineBridge.sv
analyze -format sverilog -define { } -work work ../../../../hdl/readBusMux.sv
analyze -format sverilog -define { } -work work ../../../../hdl/writeBusMux.sv
analyze -format sverilog -define { } -work work ../../../../hdl/r2fft_top.sv
