Loading plugins phase: Elapsed time ==> 1s.316ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\projects\microcontrollers-part2\Workspace01\Lab1.cydsn\Lab1.cyprj -d CY8C4247AZI-M485 -s D:\projects\microcontrollers-part2\Workspace01\Lab1.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.951ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.263ms
<CYPRESSTAG name="Synthesis results...">
CYPRESS_DIR    : D:\????????\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : D:\????????\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\projects\microcontrollers-part2\Workspace01\Lab1.cydsn\Lab1.cyprj -dcpsoc3 Lab1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.608ms
Warp synthesis phase: Elapsed time ==> 0s.000ms
Warp synthesis phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.113ms
Cleanup phase: Elapsed time ==> 0s.004ms
