{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653501060841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653501060852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 12:51:00 2022 " "Processing started: Wed May 25 12:51:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653501060852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501060852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ElMicro -c ElMicro " "Command: quartus_map --read_settings_files=on --write_settings_files=off ElMicro -c ElMicro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501060852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653501061423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653501061424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/ram/ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/ram/ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM/RAM.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/RAM/RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501070941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501070941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/ram/r1_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/ram/r1_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/ram/r1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/ram/r1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r1-SYN " "Found design unit 1: r1-SYN" {  } { { "../RAM/R1.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/RAM/R1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071341 ""} { "Info" "ISGN_ENTITY_NAME" "1 R1 " "Found entity 1: R1" {  } { { "../RAM/R1.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/RAM/R1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/danielc/desktop/proyecto/miqroeva/miqrov11/alu_1/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/danielc/desktop/proyecto/miqroeva/miqrov11/alu_1/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-A " "Found design unit 1: ALU-A" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071346 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "universalshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file universalshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UniversalShiftRegister-Behavioral " "Found design unit 1: UniversalShiftRegister-Behavioral" {  } { { "UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071351 ""} { "Info" "ISGN_ENTITY_NAME" "1 UniversalShiftRegister " "Found entity 1: UniversalShiftRegister" {  } { { "UniversalShiftRegister.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elmicro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file elmicro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ElMicro " "Found entity 1: ElMicro" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux16to1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file busmux16to1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 busmux16to1 " "Found entity 1: busmux16to1" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 r2-SYN " "Found design unit 1: r2-SYN" {  } { { "R2.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071367 ""} { "Info" "ISGN_ENTITY_NAME" "1 R2 " "Found entity 1: R2" {  } { { "R2.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rp-SYN " "Found design unit 1: rp-SYN" {  } { { "RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071373 ""} { "Info" "ISGN_ENTITY_NAME" "1 RP " "Found entity 1: RP" {  } { { "RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec-Behavioral " "Found design unit 1: Dec-Behavioral" {  } { { "Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071378 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec " "Found entity 1: Dec" {  } { { "Dec.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_programa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_programa-rtl " "Found design unit 1: mem_programa-rtl" {  } { { "mem_programa.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071383 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_programa " "Found entity 1: mem_programa" {  } { { "mem_programa.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UControl-archUControl " "Found design unit 1: UControl-archUControl" {  } { { "UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UControl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071389 ""} { "Info" "ISGN_ENTITY_NAME" "1 UControl " "Found entity 1: UControl" {  } { { "UControl.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ElMicro " "Elaborating entity \"ElMicro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653501071669 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[7..0\] data1 " "Bus \"data10\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071671 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[7..0\] data1 " "Bus \"data11\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071671 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[7..0\] data1 " "Bus \"data12\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data13\[7..0\] data1 " "Bus \"data13\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data14\[7..0\] data1 " "Bus \"data14\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data15\[7..0\] data1 " "Bus \"data15\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data16\[7..0\] data1 " "Bus \"data16\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data17\[7..0\] data1 " "Bus \"data17\[7..0\]\" found using same base name as \"data1\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data20\[7..0\] data2 " "Bus \"data20\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data21\[7..0\] data2 " "Bus \"data21\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data22\[7..0\] data2 " "Bus \"data22\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data23\[7..0\] data2 " "Bus \"data23\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data24\[7..0\] data2 " "Bus \"data24\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data25\[7..0\] data2 " "Bus \"data25\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data26\[7..0\] data2 " "Bus \"data26\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data27\[7..0\] data2 " "Bus \"data27\[7..0\]\" found using same base name as \"data2\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data30\[7..0\] data3 " "Bus \"data30\[7..0\]\" found using same base name as \"data3\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data31\[7..0\] data3 " "Bus \"data31\[7..0\]\" found using same base name as \"data3\", which might lead to a name conflict." {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } { 8 256 544 600 "inst16" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data1 " "Converted elements in bus name \"data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[7..0\] data17..0 " "Converted element name(s) from \"data1\[7..0\]\" to \"data17..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071672 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data10 " "Converted elements in bus name \"data10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[7..0\] data107..0 " "Converted element name(s) from \"data10\[7..0\]\" to \"data107..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071672 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data11 " "Converted elements in bus name \"data11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[7..0\] data117..0 " "Converted element name(s) from \"data11\[7..0\]\" to \"data117..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071672 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071672 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data12 " "Converted elements in bus name \"data12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[7..0\] data127..0 " "Converted element name(s) from \"data12\[7..0\]\" to \"data127..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data13 " "Converted elements in bus name \"data13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data13\[7..0\] data137..0 " "Converted element name(s) from \"data13\[7..0\]\" to \"data137..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data14 " "Converted elements in bus name \"data14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data14\[7..0\] data147..0 " "Converted element name(s) from \"data14\[7..0\]\" to \"data147..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data15 " "Converted elements in bus name \"data15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data15\[7..0\] data157..0 " "Converted element name(s) from \"data15\[7..0\]\" to \"data157..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data16 " "Converted elements in bus name \"data16\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data16\[7..0\] data167..0 " "Converted element name(s) from \"data16\[7..0\]\" to \"data167..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data17 " "Converted elements in bus name \"data17\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data17\[7..0\] data177..0 " "Converted element name(s) from \"data17\[7..0\]\" to \"data177..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data2 " "Converted elements in bus name \"data2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data2\[7..0\] data27..0 " "Converted element name(s) from \"data2\[7..0\]\" to \"data27..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data20 " "Converted elements in bus name \"data20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data20\[7..0\] data207..0 " "Converted element name(s) from \"data20\[7..0\]\" to \"data207..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data21 " "Converted elements in bus name \"data21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data21\[7..0\] data217..0 " "Converted element name(s) from \"data21\[7..0\]\" to \"data217..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data22 " "Converted elements in bus name \"data22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data22\[7..0\] data227..0 " "Converted element name(s) from \"data22\[7..0\]\" to \"data227..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data23 " "Converted elements in bus name \"data23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data23\[7..0\] data237..0 " "Converted element name(s) from \"data23\[7..0\]\" to \"data237..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data24 " "Converted elements in bus name \"data24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data24\[7..0\] data247..0 " "Converted element name(s) from \"data24\[7..0\]\" to \"data247..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data25 " "Converted elements in bus name \"data25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data25\[7..0\] data257..0 " "Converted element name(s) from \"data25\[7..0\]\" to \"data257..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data26 " "Converted elements in bus name \"data26\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data26\[7..0\] data267..0 " "Converted element name(s) from \"data26\[7..0\]\" to \"data267..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data27 " "Converted elements in bus name \"data27\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data27\[7..0\] data277..0 " "Converted element name(s) from \"data27\[7..0\]\" to \"data277..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data3 " "Converted elements in bus name \"data3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data3\[7..0\] data37..0 " "Converted element name(s) from \"data3\[7..0\]\" to \"data37..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071673 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071673 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data30 " "Converted elements in bus name \"data30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data30\[7..0\] data307..0 " "Converted element name(s) from \"data30\[7..0\]\" to \"data307..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071674 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071674 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data31 " "Converted elements in bus name \"data31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data31\[7..0\] data317..0 " "Converted element name(s) from \"data31\[7..0\]\" to \"data317..0\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071674 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1653501071674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_programa mem_programa:inst25 " "Elaborating entity \"mem_programa\" for hierarchy \"mem_programa:inst25\"" {  } { { "ElMicro.bdf" "inst25" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 984 56 264 1064 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UniversalShiftRegister UniversalShiftRegister:inst8 " "Elaborating entity \"UniversalShiftRegister\" for hierarchy \"UniversalShiftRegister:inst8\"" {  } { { "ElMicro.bdf" "inst8" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 168 1600 1776 312 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec Dec:inst21 " "Elaborating entity \"Dec\" for hierarchy \"Dec:inst21\"" {  } { { "ElMicro.bdf" "inst21" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 984 2496 2680 1064 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux16to1 busmux16to1:inst16 " "Elaborating entity \"busmux16to1\" for hierarchy \"busmux16to1:inst16\"" {  } { { "ElMicro.bdf" "inst16" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071689 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "sel " "Group name \"sel\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 44 7 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 46 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 48 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 50 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 52 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 54 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 56 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 58 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 60 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 62 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 64 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 66 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 68 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 70 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 72 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 74 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 76 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 78 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 80 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 82 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071691 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 84 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 86 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 88 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 90 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 92 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 94 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 96 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 98 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 100 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 102 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 104 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 106 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "result " "Group name \"result\" is missing brackets (\[ \])" {  } { { "busmux16to1.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf" 108 4 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 8 256 544 600 "inst16" "" } } } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1653501071692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst15\"" {  } { { "ElMicro.bdf" "inst15" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst15 " "Elaborated megafunction instantiation \"BUSMUX:inst15\"" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst15 " "Instantiated megafunction \"BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501071725 ""}  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653501071725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst15\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst15\|lpm_mux:\$00000 BUSMUX:inst15 " "Elaborated megafunction instantiation \"BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { -344 688 800 -256 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_46c " "Found entity 1: mux_46c" {  } { { "db/mux_46c.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/db/mux_46c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501071840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_46c BUSMUX:inst15\|lpm_mux:\$00000\|mux_46c:auto_generated " "Elaborating entity \"mux_46c\" for hierarchy \"BUSMUX:inst15\|lpm_mux:\$00000\|mux_46c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst24 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst24\"" {  } { { "ElMicro.bdf" "inst24" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 376 808 952 584 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071882 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Greater ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"Greater\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501071883 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Less ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"Less\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501071883 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Equal ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"Equal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653501071883 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501071883 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501071883 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "L ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"L\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501071883 "|ElMicro|ALU:inst24"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653501071883 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E ALU.vhd(46) " "Inferred latch for \"E\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071883 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "L ALU.vhd(46) " "Inferred latch for \"L\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071883 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G ALU.vhd(46) " "Inferred latch for \"G\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071884 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[0\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071884 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[1\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071884 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[2\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071884 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[3\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071884 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[4\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071884 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[5\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071884 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[6\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071884 "|ElMicro|ALU:inst24"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] ALU.vhd(46) " "Inferred latch for \"ALU_Result\[7\]\" at ALU.vhd(46)" {  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501071884 "|ElMicro|ALU:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP RP:inst " "Elaborating entity \"RP\" for hierarchy \"RP:inst\"" {  } { { "ElMicro.bdf" "inst" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 984 1704 1920 1112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP:inst\|altsyncram:altsyncram_component\"" {  } { { "RP.vhd" "altsyncram_component" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501071982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP:inst\|altsyncram:altsyncram_component\"" {  } { { "RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501072016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653501072016 ""}  } { { "RP.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653501072016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jo3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jo3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jo3 " "Found entity 1: altsyncram_1jo3" {  } { { "db/altsyncram_1jo3.tdf" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/db/altsyncram_1jo3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653501072081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501072081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jo3 RP:inst\|altsyncram:altsyncram_component\|altsyncram_1jo3:auto_generated " "Elaborating entity \"altsyncram_1jo3\" for hierarchy \"RP:inst\|altsyncram:altsyncram_component\|altsyncram_1jo3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501072084 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "mem_programa:inst25\|ROM " "RAM logic \"mem_programa:inst25\|ROM\" is uninferred because MIF is not supported for the selected family" {  } { { "mem_programa.vhd" "ROM" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd" 93 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1653501072418 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1653501072418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[7\] " "Latch ALU:inst24\|ALU_Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[3\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[3\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653501073437 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653501073437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[6\] " "Latch ALU:inst24\|ALU_Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[2\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[2\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653501073437 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653501073437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[5\] " "Latch ALU:inst24\|ALU_Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[3\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[3\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653501073437 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653501073437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[4\] " "Latch ALU:inst24\|ALU_Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[2\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[2\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653501073437 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653501073437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[3\] " "Latch ALU:inst24\|ALU_Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[3\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[3\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653501073437 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653501073437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[2\] " "Latch ALU:inst24\|ALU_Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[2\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[2\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653501073437 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653501073437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[1\] " "Latch ALU:inst24\|ALU_Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[3\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[3\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653501073437 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653501073437 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst24\|ALU_Result\[0\] " "Latch ALU:inst24\|ALU_Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluSel\[2\] " "Ports D and ENA on the latch are fed by the same signal AluSel\[2\]" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 344 688 864 360 "AluSel\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653501073437 ""}  } { { "../ALU_1/ALU.vhd" "" { Text "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653501073437 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cacheOut\[7\] GND " "Pin \"cacheOut\[7\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "cacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653501073614 "|ElMicro|cacheOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cacheOut\[4\] GND " "Pin \"cacheOut\[4\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "cacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653501073614 "|ElMicro|cacheOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cacheOut\[3\] GND " "Pin \"cacheOut\[3\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "cacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653501073614 "|ElMicro|cacheOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cacheOut\[2\] GND " "Pin \"cacheOut\[2\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "cacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653501073614 "|ElMicro|cacheOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cacheOut\[1\] GND " "Pin \"cacheOut\[1\]\" is stuck at GND" {  } { { "ElMicro.bdf" "" { Schematic "C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf" { { 1008 296 472 1024 "cacheOut\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653501073614 "|ElMicro|cacheOut[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653501073614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653501073688 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653501074441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653501074441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1030 " "Implemented 1030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "59 " "Implemented 59 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653501074526 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653501074526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "947 " "Implemented 947 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653501074526 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1653501074526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653501074526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653501074544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 12:51:14 2022 " "Processing ended: Wed May 25 12:51:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653501074544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653501074544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653501074544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653501074544 ""}
