
*** Running vivado
    with args -log b2000t_c2c_bram_system_ila2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source b2000t_c2c_bram_system_ila2_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source b2000t_c2c_bram_system_ila2_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1306.086 ; gain = 290.898 ; free physical = 87071 ; free virtual = 192266
INFO: [Synth 8-638] synthesizing module 'b2000t_c2c_bram_system_ila2_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila2_0/synth/b2000t_c2c_bram_system_ila2_0.v:203]
INFO: [Synth 8-638] synthesizing module 'bd_22d1' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila2_0/bd_0/hdl/bd_22d1.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_22d1_ila_lib_0' [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila2_0/bd_0/ip/ip_0/synth/bd_22d1_ila_lib_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_22d1_ila_lib_0' (46#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila2_0/bd_0/ip/ip_0/synth/bd_22d1_ila_lib_0.v:84]
INFO: [Synth 8-256] done synthesizing module 'bd_22d1' (47#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila2_0/bd_0/hdl/bd_22d1.v:13]
INFO: [Synth 8-256] done synthesizing module 'b2000t_c2c_bram_system_ila2_0' (48#1) [/home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/b2000t_c2c_bram.srcs/sources_1/bd/b2000t_c2c_bram/ip/b2000t_c2c_bram_system_ila2_0/synth/b2000t_c2c_bram_system_ila2_0.v:203]
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1611.902 ; gain = 596.715 ; free physical = 86419 ; free virtual = 191615
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1611.902 ; gain = 596.715 ; free physical = 86419 ; free virtual = 191615
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2181.438 ; gain = 0.004 ; free physical = 85660 ; free virtual = 190857
Finished Constraint Validation : Time (s): cpu = 00:01:55 ; elapsed = 00:01:56 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85546 ; free virtual = 190743
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:55 ; elapsed = 00:01:56 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85546 ; free virtual = 190743
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:01:57 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85546 ; free virtual = 190743
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85543 ; free virtual = 190740
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85528 ; free virtual = 190726
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85512 ; free virtual = 190709
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:18 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85510 ; free virtual = 190708
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:19 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85498 ; free virtual = 190696
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85497 ; free virtual = 190695
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85497 ; free virtual = 190695
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85497 ; free virtual = 190695
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85497 ; free virtual = 190695
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85497 ; free virtual = 190695
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85497 ; free virtual = 190695

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    42|
|2     |CFGLUT5  |   132|
|3     |LUT1     |    19|
|4     |LUT2     |    59|
|5     |LUT3     |    96|
|6     |LUT4     |   137|
|7     |LUT5     |   113|
|8     |LUT6     |   457|
|9     |MUXF7    |    33|
|10    |RAMB36E1 |     4|
|11    |SRL16E   |   144|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |  1679|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:20 . Memory (MB): peak = 2181.438 ; gain = 1166.250 ; free physical = 85497 ; free virtual = 190695
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 2181.438 ; gain = 997.848 ; free physical = 85493 ; free virtual = 190691
