vhdl xil_defaultlib  \
"../../../bd/bd_top/ip/bd_top_microblaze_0_0/sim/bd_top_microblaze_0_0.vhd" \
"../../../bd/bd_top/ip/bd_top_dlmb_v10_0/sim/bd_top_dlmb_v10_0.vhd" \
"../../../bd/bd_top/ip/bd_top_ilmb_v10_0/sim/bd_top_ilmb_v10_0.vhd" \
"../../../bd/bd_top/ip/bd_top_dlmb_bram_if_cntlr_0/sim/bd_top_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/bd_top/ip/bd_top_ilmb_bram_if_cntlr_0/sim/bd_top_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/bd_top/ip/bd_top_mdm_1_0/sim/bd_top_mdm_1_0.vhd" \
"../../../bd/bd_top/ip/bd_top_rst_clk_wiz_1_100M_0/sim/bd_top_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/bd_top/ip/bd_top_axi_uartlite_0_0/sim/bd_top_axi_uartlite_0_0.vhd" \
"../../../bd/bd_top/ip/bd_top_rst_mig_7series_0_100M_0/sim/bd_top_rst_mig_7series_0_100M_0.vhd" \

# Do not sort compile order
nosort
