#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Jan 11 17:15:56 2025
# Process ID: 4008
# Current directory: D:/FPGA_Learning_Journey/Pro/SPI/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14196 D:\FPGA_Learning_Journey\Pro\SPI\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/SPI/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/SPI/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/SPI/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_drive_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_drive_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_drive_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim'
"xelab -wto 9103709da55f414aa1b50531c7e389c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_drive_tb_behav xil_defaultlib.spi_drive_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9103709da55f414aa1b50531c7e389c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_drive_tb_behav xil_defaultlib.spi_drive_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v" Line 1. Module spi_drive_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_drive_default
Compiling module xil_defaultlib.spi_drive_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_drive_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_drive_tb_behav -key {Behavioral:sim_1:Functional:spi_drive_tb} -tclbatch {spi_drive_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source spi_drive_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_drive_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.453 ; gain = 27.441
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 8450 ns : File "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v" Line 69
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/spi_drive_tb/uut/data_rec_r}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 8450 ns : File "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v" Line 69
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Sat Jan 11 17:26:01 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SPI/project/project.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_drive_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_drive_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_drive_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim'
"xelab -wto 9103709da55f414aa1b50531c7e389c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_drive_tb_behav xil_defaultlib.spi_drive_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9103709da55f414aa1b50531c7e389c0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_drive_tb_behav xil_defaultlib.spi_drive_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_drive.v" Line 1. Module spi_drive_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_drive_default
Compiling module xil_defaultlib.spi_drive_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot spi_drive_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/SPI/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "spi_drive_tb_behav -key {Behavioral:sim_1:Functional:spi_drive_tb} -tclbatch {spi_drive_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source spi_drive_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'spi_drive_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 8450 ns : File "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v" Line 69
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/spi_drive_tb/uut/spi_busy}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
$finish called at time : 8450 ns : File "D:/FPGA_Learning_Journey/Pro/SPI/src/spi_dirve_tb.v" Line 69
