<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rcc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup STM32F1xx_rcc_defines RCC Defines</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">@brief &lt;b&gt;libopencm3 STM32F1xx Reset and Clock Control&lt;/b&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">@ingroup STM32F1xx_defines</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">@version 1.0.0</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2009 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">@date 18 August 2012</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * Copyright (C) 2009 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Copyright (C) 2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span><span class="comment"></span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/**@{*/</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef LIBOPENCM3_RCC_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LIBOPENCM3_RCC_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;libopencm3/stm32/memorymap.h&gt;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html">libopencm3/cm3/common.h</a>&gt;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* Note: Regs/bits marked (**) only exist in &quot;connectivity line&quot; STM32s. */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Note: Regs/bits marked (XX) do NOT exist in &quot;connectivity line&quot; STM32s. */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* --- RCC registers ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">   48</a></span>&#160;<span class="preprocessor">#define RCC_CR                                  MMIO32(RCC_BASE + 0x00)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">   49</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR                                MMIO32(RCC_BASE + 0x04)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">   50</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR                                 MMIO32(RCC_BASE + 0x08)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">   51</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR                            MMIO32(RCC_BASE + 0x0c)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">   52</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR                            MMIO32(RCC_BASE + 0x10)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">   53</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR                              MMIO32(RCC_BASE + 0x14)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">   54</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR                             MMIO32(RCC_BASE + 0x18)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">   55</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR                             MMIO32(RCC_BASE + 0x1c)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">   56</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR                                MMIO32(RCC_BASE + 0x20)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">   57</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR                                 MMIO32(RCC_BASE + 0x24)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">   58</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR                             MMIO32(RCC_BASE + 0x28) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">   59</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2                               MMIO32(RCC_BASE + 0x2c) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* --- RCC_CR values ------------------------------------------------------- */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">   63</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLL3RDY                          (1 &lt;&lt; 29) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga7e7f10468741ab47dc34808af0e49b2b">   64</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLL3ON                           (1 &lt;&lt; 28) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga24fa002379ec3fd9063457f412250327">   65</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLL2RDY                          (1 &lt;&lt; 27) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">   66</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLL2ON                           (1 &lt;&lt; 26) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">   67</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLRDY                           (1 &lt;&lt; 25)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">   68</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLON                            (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">   69</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_CSSON                            (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">   70</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEBYP                           (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">   71</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSERDY                           (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">   72</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEON                            (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="comment">/* HSICAL: [15:8] */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* HSITRIM: [7:3] */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">   75</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                           (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">   76</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSION                            (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/* --- RCC_CFGR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* MCO: Microcontroller clock output */</span><span class="comment"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_co RCC_CFGR Microcontroller Clock Output Source</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__co.html#gae5cca64c29290cda14213761e3f69830">   85</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLK                      0x0</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__co.html#gaecf3b078108fdaf7e66d15ae71ec4181">   86</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                     0x4</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__co.html#ga8d3d47b43c4a3f97ba2365df114766c1">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_HSICLK                     0x5</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__co.html#ga29638cf404bfccc933434221c6cd7362">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_HSECLK                     0x6</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__co.html#gaf501b78192ef13a7016e1f2089c9f8a3">   89</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_PLLCLK_DIV2                0x7</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__co.html#ga67f0710fb7f789f54fccd6251ed42a4b">   90</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_PLL2CLK                    0x8 </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__co.html#ga0c4a11f74a62e4afbe31911878f860fc">   91</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_PLL3CLK_DIV2               0x9 </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__co.html#gab74219fe4e57853a65c23831dbbf7844">   92</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_XT1                        0xa </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__co.html#gaab650e8e44501d2a9961fc6ea18481e9">   93</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_PLL3                       0xb </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* USBPRE: USB prescaler (RCC_CFGR[22]) */</span><span class="comment"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_usbpre RCC_CFGR USB prescale Factors</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__usbpre.html#gaf3b20f691a1f3189072ed383dc9994d0">  101</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_CLK_DIV1_5          0x0</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__usbpre.html#gae29da6a19335a48cee00327e32a01474">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_CLK_NODIV           0x1</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/* OTGFSPRE: USB OTG FS prescaler (RCC_CFGR[22]; only in conn. line STM32s) */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga9ed985d9488fd0a558ee5be632a86744">  106</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3        0x0</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga66a295e433f36c83f511a7ac3e74453a">  107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2        0x1</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* PLLMUL: PLL multiplication factor */</span><span class="comment"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_pmf RCC_CFGR PLL Multiplication Factor</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga8ca669cb9c3f3f371c81058f9a5cd77f">  114</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL2            0x0 </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga3bd70f927de3222b4e60fbfc6c01a42a">  115</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL3            0x1 </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga7b22ad26586dc63d760bcdd1c223ba05">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL4            0x2</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#gafb24cd58beb5fda1eb5b91a720a28eb2">  117</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL5            0x3</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga941f0c02ee62a1322e9696bffca43d6f">  118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL6            0x4</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga0f8b45cd82db96882e668267dc42658d">  119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL7            0x5</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#gacb1a373d3635d1bb189bd82f5291ad8d">  120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL8            0x6</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">  121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL9            0x7</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#gae7e5e6f18d736ebc4e940e749ad5e697">  122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL10           0x8 </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga1beafd1f9964bf9c98a8cdb411a8edaa">  123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL11           0x9 </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#gaf06acc20cc61d92fac6b2296c7cff576">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL12           0xa </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga664382c0879f1c5785690b7232a35bf6">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL13           0xb </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga431c9274847a300efd9231d13c1320bf">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL14           0xc </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#gadff147f80398a85842c9eac19b6f1e51">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL15           0xd </span><span class="comment">/* 0xd: PLL x 15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga5aab8aef2a5ad1a9d102e21e3683d3f0">  128</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL6_5          0xd </span><span class="comment">/* 0xd: PLL x 6.5 for conn. line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pmf.html#ga3aa8fed034d89d3dab603ff65f8eebd9">  129</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL16           0xe </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="comment">// #define PLLMUL_PLL_CLK_MUL16         0xf /* (XX) */ /* Errata? 17? */</span><span class="comment"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* TODO: conn. line differs. */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* PLLXTPRE: HSE divider for PLL entry */</span><span class="comment"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_hsepre RCC_CFGR HSE Divider for PLL</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__hsepre.html#gaf76a3e67c0ccd7d58ded96d9ad6b8b1e">  139</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_CLK               0x0</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__hsepre.html#ga15d3f6df78807020267171081ef97b82">  140</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2          0x1</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* PLLSRC: PLL entry clock source */</span><span class="comment"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_pcs RCC_CFGR PLL Clock Source</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">  148</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_CLK_DIV2            0x0</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">  149</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE_CLK                 0x1</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__pcs.html#gac2711eb7f3f3496ce6a17bb310eda290">  150</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PLLSRC_PREDIV1_CLK             0x1 </span><span class="comment">/* On conn. line */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* ADCPRE: ADC prescaler */</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/****************************************************************************/</span><span class="comment"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_adcpre RCC ADC Clock Prescaler enable values</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__adcpre.html#ga50bd290837f7ae680b618759ad27bad9">  159</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV2              0x0</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__adcpre.html#gab33a430c4371cb3fa4f45fac5cf54f39">  160</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV4              0x1</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__adcpre.html#ga1e5ae2f3dc2573181cf03b032b3e03b7">  161</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV6              0x2</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__adcpre.html#gabf7cee95d3f96dc8f6db6e9169339d9d">  162</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_ADCPRE_PCLK2_DIV8              0x3</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* PPRE2: APB high-speed prescaler (APB2) */</span><span class="comment"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_apb2pre RCC_CFGR APB2 Prescale Factors</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb2pre.html#ga1a780d4b6db101967459b5af2477d43d">  170</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_NODIV               0x0</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb2pre.html#ga29c729d03a8e109b3fcbab256cc91fbd">  171</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV2                0x4</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb2pre.html#ga12a4ef2243261b35dff52d4d9ca2a168">  172</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV4                0x5</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb2pre.html#gaa86bd8b7295aa4b086fdbf77584aeb1f">  173</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV8                0x6</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb2pre.html#ga129b052c1e232ce982b3793335d5aecd">  174</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_HCLK_DIV16               0x7</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/* PPRE1: APB low-speed prescaler (APB1) */</span><span class="comment"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_apb1pre RCC_CFGR APB1 Prescale Factors</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb1pre.html#ga2f566d03233f7da450d0e3575694cfb1">  182</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_NODIV               0x0</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb1pre.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">  183</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV2                0x4</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb1pre.html#gae7f3ac3b95111b2255b13ae26098e8a1">  184</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV4                0x5</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb1pre.html#ga5e8eb17532dc779e98abcb5b4d877aa6">  185</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV8                0x6</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__apb1pre.html#ga1c08b15bfcdddd7cd1fcfe0088ff5632">  186</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_HCLK_DIV16               0x7</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/* HPRE: AHB prescaler */</span><span class="comment"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_ahbpre RCC_CFGR AHB Prescale Factors</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__ahbpre.html#ga40c164dc946f4cba1e3fc87b0c997016">  194</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_NODIV              0x0</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__ahbpre.html#gad7a5dc47685ce3efb764848512e0c862">  195</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV2               0x8</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__ahbpre.html#ga184a0c682421a2321442448a3918b434">  196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV4               0x9</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__ahbpre.html#gaefb930af5334ee30be8179dbd7a816ea">  197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV8               0xa</span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__ahbpre.html#gab8246eb4443f6ad431f68e288c657c25">  198</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV16              0xb</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__ahbpre.html#ga47d0a7e326c0acf2e2f834aa22e0faf3">  199</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV64              0xc</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__ahbpre.html#gaf008cd8819deee072bd97bf975e7d14a">  200</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV128             0xd</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__ahbpre.html#ga431e24972b5319db8aa2cac25bba73ed">  201</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV256             0xe</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__ahbpre.html#ga91a35a9a7294fbc6375cc53e35d544c2">  202</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SYSCLK_DIV512             0xf</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* SWS: System clock switch status */</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">  206</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_HSICLK           0x0</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">  207</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_HSECLK           0x1</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">  208</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_SYSCLKSEL_PLLCLK           0x2</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* SW: System clock switch */</span><span class="comment"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/** @defgroup rcc_cfgr_scs RCC_CFGR System Clock Selection</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">  215</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_HSICLK            0x0</span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__scs.html#gad3d957694199b9ed8475d2470fa3ecff">  216</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_HSECLK            0x1</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="code" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">  217</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK            0x2</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* --- RCC_CIR values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">/* Clock security system interrupt clear bit */</span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">  223</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                            (1 &lt;&lt; 23)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/* OSC ready interrupt clear bits */</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaa2657f572e9f24f599f8fd9ec9453718">  226</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLL3RDYC                        (1 &lt;&lt; 22) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gadc7fabc8e19c3085b93190142655ff28">  227</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLL2RDYC                        (1 &lt;&lt; 21) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">  228</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYC                         (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga9464e8188d717902990b467a9396d238">  229</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYC                         (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">  230</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYC                         (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">  231</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYC                         (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">  232</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYC                         (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* OSC ready interrupt enable bits */</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga9459caf4aa04950627a7f9aace92d6c1">  235</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLL3RDYIE                       (1 &lt;&lt; 14) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga76d5216c09e764ecd88869ae06377351">  236</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLL2RDYIE                       (1 &lt;&lt; 13) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">  237</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYIE                        (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">  238</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYIE                        (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gac714351a6f9dab4741354fb017638580">  239</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYIE                        (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">  240</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYIE                        (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">  241</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYIE                        (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* Clock security system interrupt flag bit */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">  244</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                            (1 &lt;&lt; 7)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* OSC ready interrupt flag bits */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga90cb7241f48c9caa1c569644b59e2e17">  247</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLL3RDYF                        (1 &lt;&lt; 6) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad77508f4113577c9cbdce5fc50cfcb9d">  248</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLL2RDYF                        (1 &lt;&lt; 5) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">  249</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYF                         (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">  250</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYF                         (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">  251</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYF                         (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">  252</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYF                         (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">  253</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSIRDYF                         (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/* --- RCC_APB2RSTR values ------------------------------------------------- */</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/** @defgroup rcc_apb2rstr_rst RCC_APB2RSTR reset values</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga285db3fa6eae87b5e23595bed50216ae">  261</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC3RST                    (1 &lt;&lt; 15) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">  262</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST                  (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#gaa129b34dbaf6c5301f751410ab4668ca">  263</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM8RST                    (1 &lt;&lt; 13) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga345f05d3508a9fd5128208761feb29fb">  264</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                    (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga5bd060cbefaef05487963bbd6c48d7c6">  265</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                    (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga080ce46887825380c2c3aa902f31c3ae">  266</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_ADC2RST                    (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga7b818d0d9747621c936ad16c93a4956a">  267</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_ADC1RST                    (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga5909d3306f632f4f3fcaa1d3319b3506">  268</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_IOPGRST                    (1 &lt;&lt; 8)  </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#gaeaf521ea67482ea73540f02db44d2f0e">  269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_IOPFRST                    (1 &lt;&lt; 7)  </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga881a72d9654ea036eabb104279b8d5e8">  270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_IOPERST                    (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga206daa5c302d774247f217d6eec788df">  271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_IOPDRST                    (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga2db2325306703e2f20b6ea2658b79ae9">  272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_IOPCRST                    (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga86b613f6af828f006926a59d2000c4d8">  273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_IOPBRST                    (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">  274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_IOPARST                    (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="code" href="group__rcc__apb2rstr__rst.html#ga54c01f7eac4d00d2011162116931a165">  275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_AFIORST                    (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">/* --- RCC_APB1RSTR values ------------------------------------------------- */</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">/** @defgroup rcc_apb1rstr_rst RCC_APB1RSTR reset values</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga7fb9c125237cfe5b6436ca795e7f3564">  284</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST                     (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga274d8cb48f0e89831efabea66d64af2a">  285</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST                     (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga3d90a520513e93163dd96058874ba7b0">  286</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_BKPRST                     (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga86b5d7042e23d54c7ecfcef2fbedad6e">  287</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_CAN2RST                    (1 &lt;&lt; 26) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga23f9a8bfc02baedd992d13e489234242">  288</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_CAN1RST                    (1 &lt;&lt; 25) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#gabc9931aa7274a24666d5f7c45f77849e">  289</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_CANRST                     (1 &lt;&lt; 25) </span><span class="comment">/* (XX) Alias for CAN1RST */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga51baa4f973f66eb9781d690fa061f97f">  290</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USBRST                     (1 &lt;&lt; 23) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">  291</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST                    (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#gadcd25346a7d7b0009090adfbca899b93">  292</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST                    (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga5e4d54359192c58725e5ece2b539f8ee">  293</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_UART5RST                   (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga0802e99fa9eb9388393af3135ca2cb2b">  294</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_UART4RST                   (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga766478ebdcbb647eb3f32962543bd194">  295</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART3RST                  (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga195c39f08384ca1fa13b53a31d65d0a5">  296</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST                  (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga261e0f1b39cd1cab41ec6bf40c21867b">  297</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_SPI3RST                    (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga0a6289a35547cf0d5300706f9baa18ea">  298</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST                    (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga0d2591ac0655a8798f4c16cef97e6f94">  299</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST                    (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga40b1d355ee76ad9a044ad37f1629e760">  300</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM7RST                    (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga8d64bd82cf47a209afebc7d663e28383">  301</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST                    (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga1d1233dd5266ba55d9951e3b1a334552">  302</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST                    (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga6a720364de988965b6d2f91ed6519570">  303</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM4RST                    (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga8680c562fd372b494a160594525d7ce9">  304</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM3RST                    (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="code" href="group__rcc__apb1rstr__rst.html#ga51ca4659706d0e00333d4abff049dc0d">  305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR_TIM2RST                    (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* --- RCC_AHBENR values --------------------------------------------------- */</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">/** @defgroup rcc_ahbenr_en RCC_AHBENR enable values</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga4e2f43c535bca0663f0c57d39f14aff0">  314</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_ETHMACENRX                   (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga7835a40cb1b699408007dcfd9c306d43">  315</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_ETHMACENTX                   (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga006485a3b0e4397f8e8b4218de5bdfb3">  316</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_ETHMACEN                     (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga677cdffa3a621f009cea9b073417fbd5">  317</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_OTGFSEN                      (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#gaaedfef4e0ebcbd9d052b33bb496801f4">  318</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_SDIOEN                       (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea">  319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_FSMCEN                       (1 &lt;&lt; 8)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#gade3ee302bf659a2bfbf75e1a00630242">  320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_CRCEN                        (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga67a12de126652d191a1bc2c114c3395a">  321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_FLITFEN                      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga295a704767cb94ee624cbc4dd4c4cd9a">  322</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_SRAMEN                       (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#ga5c1919d23da5027f6d44fda6963fc984">  323</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_DMA2EN                       (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="code" href="group__rcc__ahbenr__en.html#gac8c3053f1ce37c9f643f0e31471927ea">  324</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBENR_DMA1EN                       (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/* --- RCC_APB2ENR values -------------------------------------------------- */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/** @defgroup rcc_apb2enr_en RCC_APB2ENR enable values</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga5df23f931ddad97274ce7e2050b90a5a">  333</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC3EN                      (1 &lt;&lt; 15) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga4666bb90842e8134b32e6a34a0f165f3">  334</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN                    (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga3669393b3538bc4543184d4bccd0b292">  335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM8EN                      (1 &lt;&lt; 13) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#gae08a3510371b9234eb96369c91d3552f">  336</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN                      (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga25852ad4ebc09edc724814de967816bc">  337</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN                      (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga11a9732e1cef24f107e815caecdbb445">  338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_ADC2EN                      (1 &lt;&lt; 10)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga57b9f50cb96a2e4ceba37728b4a32a42">  339</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN                      (1 &lt;&lt; 9)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga3456ae618be58c593cff70c4b04e15cc">  340</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_IOPGEN                      (1 &lt;&lt; 8)  </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga362395fa4b2b8375717f4bf521411596">  341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_IOPFEN                      (1 &lt;&lt; 7)  </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#gae6193d7181f2f19656f08d40182b6f9d">  342</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_IOPEEN                      (1 &lt;&lt; 6)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga778a0ac70714122cf143a6b7b275cc83">  343</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_IOPDEN                      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#ga443ef1518a62fa7ecee3f1386b545d8c">  344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_IOPCEN                      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#gaa9ba85777143e752841c2e6a6977deb9">  345</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_IOPBEN                      (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#gad7b860fbeb386425bd7d4ef00ce17c27">  346</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_IOPAEN                      (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="code" href="group__rcc__apb2enr__en.html#gaf67d9fc402ce254dd914525bee7361a6">  347</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_AFIOEN                      (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/* --- RCC_APB1ENR values -------------------------------------------------- */</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/** @defgroup rcc_apb1enr_en RCC_APB1ENR enable values</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga087968e2786321fb8645c46b22eea132">  356</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN                       (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60">  357</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_PWREN                       (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gad32a0efcb7062b8ffbf77865951d2a54">  358</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_BKPEN                       (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gae64f792b7a3401cff4d95e31d3867422">  359</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_CAN2EN                      (1 &lt;&lt; 26) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga66b5172158cf0170d29091064ea63a29">  360</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_CAN1EN                      (1 &lt;&lt; 25) </span><span class="comment">/* (**) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gad447a7fe0f4949f283ea5617eb0535f7">  361</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_CANEN                       (1 &lt;&lt; 25) </span><span class="comment">/* (XX) Alias for CAN1EN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga563ec3f13e60adc91bc8741c5cc8184f">  362</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USBEN                       (1 &lt;&lt; 23) </span><span class="comment">/* (XX) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gafd7d1c3c7dbe20aea87a694ae15840f6">  363</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN                      (1 &lt;&lt; 22)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga5ca3afe0c517702b2d1366b692c8db0e">  364</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN                      (1 &lt;&lt; 21)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga24a9eea153892405f53007f521efee2e">  365</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_UART5EN                     (1 &lt;&lt; 20)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gae6b0fe571aa29ed30389f87bdbf37b46">  366</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_UART4EN                     (1 &lt;&lt; 19)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga8033e0312aea02ae7eb2d57da13e8298">  367</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART3EN                    (1 &lt;&lt; 18)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gab840af4f735ec36419d61c7db3cfa00d">  368</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN                    (1 &lt;&lt; 17)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga8757f8d1e1ff1447e08e5abea4615083">  369</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_SPI3EN                      (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gafdce64692c44bf95efbf2fed054e59be">  370</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN                      (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gaf712b922ee776a972d2efa3da0ea4733">  371</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN                      (1 &lt;&lt; 11)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gab595fbaf4167297d8fe2825e41f41990">  372</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM7EN                      (1 &lt;&lt; 5)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gafb0279b1f0ff35c2df728d9653cabc0c">  373</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN                      (1 &lt;&lt; 4)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga49abbbc8fd297c544df2d337b28f80e4">  374</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN                      (1 &lt;&lt; 3)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">  375</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM4EN                      (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">  376</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM3EN                      (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="code" href="group__rcc__apb1enr__en.html#gacd3966a4d6ae47f06b3c095eaf26a610">  377</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR_TIM2EN                      (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/* --- RCC_BDCR values ----------------------------------------------------- */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">  382</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                          (1 &lt;&lt; 16)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">  383</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_RTCEN                          (1 &lt;&lt; 15)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="comment">/* RCC_BDCR[9:8]: RTCSEL */</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">  385</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                         (1 &lt;&lt; 2)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">  386</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSERDY                         (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">  387</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSEON                          (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* --- RCC_CSR values ------------------------------------------------------ */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">  391</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                        (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">  392</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF                        (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">  393</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF                        (1 &lt;&lt; 29)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">  394</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_SFTRSTF                         (1 &lt;&lt; 28)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">  395</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PORRSTF                         (1 &lt;&lt; 27)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">  396</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PINRSTF                         (1 &lt;&lt; 26)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">  397</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RMVF                            (1 &lt;&lt; 24)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">  398</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSIRDY                          (1 &lt;&lt; 1)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">  399</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSION                           (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* --- RCC_AHBRSTR values -------------------------------------------------- */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/** @defgroup rcc_ahbrstr_rst RCC_AHBRSTR reset values</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">@ingroup STM32F1xx_rcc_defines</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">@{*/</span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="code" href="group__rcc__ahbrstr__rst.html#gae6caf96e98f5b8370a29838633ed0dc6">  407</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_ETHMACRST                   (1 &lt;&lt; 14)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="code" href="group__rcc__ahbrstr__rst.html#ga8d960c28bc23ce16f69b65c4862ad5e8">  408</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHBRSTR_OTGFSRST                    (1 &lt;&lt; 12)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/* --- RCC_CFGR2 values ---------------------------------------------------- */</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* I2S3SRC: I2S3 clock source */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga688695acc883e66c30c3c38f6131c796">  414</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_I2S3SRC_SYSCLK                0x0</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga415eaff0e448cde7adfb7c1014711862">  415</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK          0x1</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* I2S2SRC: I2S2 clock source */</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga9e24c3d1ff8857bd2dd21302eb228c47">  418</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_I2S2SRC_SYSCLK                0x0</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga84741a7e4d0d974e1fbb80718dee378d">  419</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK          0x1</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* PREDIV1SRC: PREDIV1 entry clock source */</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga1dfd5260c132d0d85e06be0cda8b6996">  422</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV1SRC_HSE_CLK            0x0</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga017674a2614bb741ddf187bbf6ebbb5f">  423</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV1SRC_PLL2_CLK           0x1</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga80323743f310bf9836ef1374a0e47425">  425</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL                       (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga02260a8205d4b876dcef7fb57569b6e6">  426</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2                       (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga29c2e4e6138d343351d8d234178b407b">  427</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV1                       (1 &lt;&lt; 0)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* PLL3MUL: PLL3 multiplication factor */</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga78f06a7233454e784fd122fe24a0f6d7">  430</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8         0x6</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga3ac4a0d55d9114dff5b5c194334849d6">  431</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9         0x7</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaa29ea494093701ee7f9e266ea02f82b4">  432</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10        0x8</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga151d395e54ca4ef56d63e68aa1af4d5b">  433</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11        0x9</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga7f1369a578c72e31c63b447ad3375d53">  434</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12        0xa</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad3e9845f7508f743092922937c586eaf">  435</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13        0xb</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad17c84d82ccfb1231af5a8e58510ad7b">  436</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14        0xc</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gacc13de3bb440446de2697a12f2ae602a">  437</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16        0xe</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga59542e4de3b134396f847aa7255d11fe">  438</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20        0xf</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* PLL2MUL: PLL2 multiplication factor */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga1195141f8cc44ef3f2b61c1e6208feff">  441</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8         0x6</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga61d62046329e0e6f39de67874d0f2b80">  442</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9         0x7</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga96e5ea3a79529110cf002929fb61593d">  443</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10        0x8</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaffb5109f7eba9988568e5047a6c16720">  444</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11        0x9</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga15ff4e94a07086cf706b6d160ebcd130">  445</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12        0xa</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gae489a738b93f2b17edce892834cf5c71">  446</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13        0xb</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaa053ec389f053d2b980a037b0450e997">  447</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14        0xc</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga9188dab3a5e82734ea75888c4be08223">  448</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16        0xe</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gae88afcd043f6ae31d055b0e862a10adc">  449</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20        0xf</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* PREDIV: PREDIV division factor */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">  452</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_NODIV                  0x0</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">  453</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV2                   0x1</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga554c3890138f4fabc86af31ec7508f26">  454</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV3                   0x2</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga03989668fed9fe564f60fb13cfcae681">  455</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV4                   0x3</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">  456</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV5                   0x4</span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad76c4165380e49e9d9784e7bf5fab1b6">  457</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV6                   0x5</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaa63b565a6b48cee1ea49a0be9f2f9185">  458</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV7                   0x6</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga25aec8f8ebb84c4716db308dc179339b">  459</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV8                   0x7</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga97a9c6bb08a63295636119df733d0f9f">  460</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV9                   0x8</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga2b94190a5066c1679c7d82c652536445">  461</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV10                  0x9</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gac9932904c30e68bb7b52cea28cbeae69">  462</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV11                  0xa</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga5402db0b8522c06ce3e1ff6813a508f0">  463</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV12                  0xb</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gae35fc61c8c5b86c6b1d484a132bb3e45">  464</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV13                  0xc</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga7d58f429410f5aaa9475a3a4b63492bc">  465</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV14                  0xd</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga579a0cc7dcca708fef65e3217c55666e">  466</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV15                  0xe</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga95d845a26c3d1e98a883e6e1007c401e">  467</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV16                  0xf</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/* PREDIV2: PREDIV2 division factor */</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga25973f81620adc104dc81c726fd6e7cb">  470</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV2_NODIV                 0x0</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga1713c33cac3cbbb7db662565b5522f66">  471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV2                  0x1</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga4fe9c72ed41134d0949fa8dff900ab9a">  472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV3                  0x2</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaeced6d5efa836ce65a07118e5b4ddece">  473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV4                  0x3</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gabf21dbdc54c80f40bcf9f9c7ed3563e9">  474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV5                  0x4</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga4fe5ecac82418c2b93632986669d6ba2">  475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV6                  0x5</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gadc4a6cac4e28b2031391f57954894399">  476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV7                  0x6</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga44fab2ce7085f913ab04a5b8bdd2b201">  477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV8                  0x7</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga091cc112601a0cc5500f1f1a2e8936a7">  478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV9                  0x8</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gac11c72c60ca011844875b4be8f1085f0">  479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV10                 0x9</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga64511610b9e7d177503c09a075ba566d">  480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV11                 0xa</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaf0f9dbdba62c75e8162072d64037aa50">  481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV12                 0xb</span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gac3ba9062bdaa5dacac8c28a949db7017">  482</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV13                 0xc</span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gad6aee9f108e92eaded7f71910a13e3a9">  483</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV14                 0xd</span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gabc0dc66cb6f2e90143262de87c6ecd63">  484</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV15                 0xe</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ga60a0120fe28c17e84b20bf25b269a838">  485</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR2_PREDIV2_DIV16                 0xf</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* --- Variable definitions ------------------------------------------------ */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="keyword">extern</span> <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga2ef92a5b2a7fffd75a80adb496391c8c" title="Default ppre1 peripheral clock frequency after reset.">rcc_ppre1_frequency</a>;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="keyword">extern</span> <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga734b4f30d6b0845a57f5e8d4dc434f85" title="Default ppre2 peripheral clock frequency after reset.">rcc_ppre2_frequency</a>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">  493</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="code" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a2be1996c2c7e2cdf1e614e4f9a18f10c">  494</a></span>&#160;        <a class="code" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>, <a class="code" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a98d505f310a7a1e3a1cb888397e8b456">PLL2</a>, <a class="code" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a2be1996c2c7e2cdf1e614e4f9a18f10c">PLL3</a>, <a class="code" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>, <a class="code" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>, <a class="code" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>, <a class="code" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;} <a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a>;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gafb2280aff17e5e44119435da2aec144d" title="RCC Clear the Oscillator Ready Interrupt Flag.">rcc_osc_ready_int_clear</a>(<a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078" title="RCC Enable the Oscillator Ready Interrupt.">rcc_osc_ready_int_enable</a>(<a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522" title="RCC Disable the Oscillator Ready Interrupt.">rcc_osc_ready_int_disable</a>(<a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71" title="RCC Read the Oscillator Ready Interrupt Flag.">rcc_osc_ready_int_flag</a>(<a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4" title="RCC Clear the Clock Security System Interrupt Flag.">rcc_css_int_clear</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d" title="RCC Read the Clock Security System Interrupt Flag.">rcc_css_int_flag</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a" title="RCC Wait for Oscillator Ready.">rcc_wait_for_osc_ready</a>(<a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd" title="RCC Turn on an Oscillator.">rcc_osc_on</a>(<a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28" title="RCC Turn off an Oscillator.">rcc_osc_off</a>(<a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373" title="RCC Enable the Clock Security System.">rcc_css_enable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66" title="RCC Disable the Clock Security System.">rcc_css_disable</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gac677415398035d6a65da1650789243ce">rcc_set_mco</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mcosrc);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3" title="RCC Enable Bypass.">rcc_osc_bypass_enable</a>(<a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916" title="RCC Disable Bypass.">rcc_osc_bypass_disable</a>(<a class="code" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc);</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2" title="RCC Enable Peripheral Clocks.">rcc_peripheral_enable_clock</a>(<span class="keyword">volatile</span> <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> en);</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga20b04813e5b27577fe2ef013a8337eee" title="RCC Disable Peripheral Clocks.">rcc_peripheral_disable_clock</a>(<span class="keyword">volatile</span> <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> en);</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga076c5e84cf8bf9293559648e72b0a04f" title="RCC Reset Peripherals.">rcc_peripheral_reset</a>(<span class="keyword">volatile</span> <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> reset);</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga6f657d65ef6704cf3fdc8a78b0a042a8" title="RCC Remove Reset on Peripherals.">rcc_peripheral_clear_reset</a>(<span class="keyword">volatile</span> <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> clear_reset);</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7" title="RCC Set the Source for the System Clock.">rcc_set_sysclk_source</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> clk);</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gac4e29905a035f775bae9d4273c3767af" title="RCC Set the PLL Multiplication Factor.">rcc_set_pll_multiplication_factor</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mul);</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga592aefe9e6864f9b5f3872006b05dc7e" title="RCC Set the PLL2 Multiplication Factor.">rcc_set_pll2_multiplication_factor</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mul);</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga94cea07a3bb5a95bbbaf3de4b7a8a23c" title="RCC Set the PLL3 Multiplication Factor.">rcc_set_pll3_multiplication_factor</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mul);</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga2c3543cb0fc5e01678bb6d5bae1a51a1" title="RCC Set the PLL Clock Source.">rcc_set_pll_source</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> pllsrc);</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga41ac1b6752615c234079c76a23a99989" title="RCC Set the HSE Frequency Divider used as PLL Clock Source.">rcc_set_pllxtpre</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> pllxtpre);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gab59dc079275228143e1c8922c2b124d2" title="ADC Setup the A/D Clock.">rcc_set_adcpre</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adcpre);</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763" title="RCC Set the APB2 Prescale Factor.">rcc_set_ppre2</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> ppre2);</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd" title="RCC Set the APB1 Prescale Factor.">rcc_set_ppre1</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> ppre1);</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0" title="RCC Set the AHB Prescale Factor.">rcc_set_hpre</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> hpre);</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gaa57d9566802a3e2df024cb679df1e990" title="RCC Set the USB Prescale Factor.">rcc_set_usbpre</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> usbpre);</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga404b3270910c8bf40125728b25b5f30a">rcc_set_prediv1</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> prediv);</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga62f650e3f349ef9b12b56e1964ac31ac">rcc_set_prediv2</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> prediv);</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga28b46eb99d3eaf3602229f378f874a66">rcc_set_prediv1_source</a>(<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rccsrc);</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga02ae4c7c3c5566f2d92738177d8f6367" title="RCC Get the System Clock Source.">rcc_system_clock_source</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gae75d09f5953c113b10c266937e0d36a7" title="RCC Set System Clock PLL at 64MHz from HSI.">rcc_clock_setup_in_hsi_out_64mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2" title="RCC Set System Clock PLL at 48MHz from HSI.">rcc_clock_setup_in_hsi_out_48mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga63c14a3f3ed2799c6ad21564f97d0e99" title="RCC Set System Clock PLL at 24MHz from HSI.">rcc_clock_setup_in_hsi_out_24mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga2a1d0a3e6272c2268ed5b560fb37262c" title="RCC Set System Clock PLL at 24MHz from HSE at 8MHz.">rcc_clock_setup_in_hse_8mhz_out_24mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#ga7de5e411afdd8f22d01d91613acfc844" title="RCC Set System Clock PLL at 72MHz from HSE at 8MHz.">rcc_clock_setup_in_hse_8mhz_out_72mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gae6012c8bf33f8cfa406a37ef88e9a47b" title="RCC Set System Clock PLL at 24MHz from HSE at 12MHz.">rcc_clock_setup_in_hse_12mhz_out_72mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gaec148e144431957a5a0dff4d3ce581b1" title="RCC Set System Clock PLL at 24MHz from HSE at 16MHz.">rcc_clock_setup_in_hse_16mhz_out_72mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gae61f5759a5cbcd628e873e951ade7f1b" title="RCC Set System Clock PLL at 72MHz from HSE at 25MHz.">rcc_clock_setup_in_hse_25mhz_out_72mhz</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__STM32F1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584" title="RCC Reset the backup domain.">rcc_backupdomain_reset</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<a class="codeRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="comment">/**@}*/</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ead20f0c10569fc5b4f0cc70c3cf6bea.html">include</a></li><li class="navelem"><a class="el" href="dir_e1040081471ffd682e8357aa53c82f70.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_45f2d6d22892326e20da1249658b8a7a.html">stm32</a></li><li class="navelem"><a class="el" href="dir_26e2099944f53a27f6cdf710ec04616c.html">f1</a></li><li class="navelem"><a class="el" href="rcc_8h.html">rcc.h</a></li>
    <li class="footer">Generated on Wed Feb 27 2013 23:21:20 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
