;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD @130, 9
	SLT 20, @12
	ADD @130, 9
	ADD @130, 9
	ADD @130, 9
	ADD @130, 9
	SUB @30, 22
	SUB @30, 22
	ADD 303, 228
	SUB @-127, 100
	SUB @30, 22
	DJN -1, @-20
	SUB @30, 22
	SUB #12, @0
	SUB #12, @0
	ADD @30, 20
	MOV -1, <-20
	MOV -1, <-20
	SPL @202, -104
	SPL 12, <10
	ADD 300, 50
	SUB @30, @82
	SUB 12, @10
	SUB #830, @82
	CMP @-127, 100
	CMP @-127, 100
	SUB #830, @82
	SUB #830, @82
	SUB @127, 106
	SUB @30, @82
	ADD 10, 50
	ADD #270, <1
	ADD #270, <1
	CMP 12, @10
	SLT 20, @12
	ADD 10, 20
	CMP @127, 106
	CMP -207, <-120
	DJN -1, @-20
	CMP -207, <-120
	SLT 0, -22
	ADD <170, <7
	CMP 12, @10
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	ADD @130, 9
