#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec  2 23:13:05 2019
# Process ID: 4824
# Current directory: C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.runs/impl_1
# Command line: vivado.exe -log mips_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mips_top.tcl -notrace
# Log file: C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.runs/impl_1/mips_top.vdi
# Journal file: C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mips_top.tcl -notrace
Command: link_design -top mips_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 755.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1056 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.srcs/constrs_1/imports/constrs_1/imports/temp2/nexsys4_ddr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 886.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 890.242 ; gain = 437.078
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 905.199 ; gain = 14.957

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13473490c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1459.824 ; gain = 554.625

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b2ececa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1656.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 180fae742

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1656.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: be6bb7d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 1656.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 9 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: be6bb7d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.435 . Memory (MB): peak = 1656.816 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: be6bb7d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.522 . Memory (MB): peak = 1656.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: be6bb7d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.540 . Memory (MB): peak = 1656.816 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              9  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1656.816 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 880eb1fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.588 . Memory (MB): peak = 1656.816 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 880eb1fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1656.816 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 880eb1fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1656.816 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1656.816 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 880eb1fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1656.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1656.816 ; gain = 766.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1656.816 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1656.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.runs/impl_1/mips_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mips_top_drc_opted.rpt -pb mips_top_drc_opted.pb -rpx mips_top_drc_opted.rpx
Command: report_drc -file mips_top_drc_opted.rpt -pb mips_top_drc_opted.pb -rpx mips_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.runs/impl_1/mips_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1656.816 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2d8f9b0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1656.816 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7dcd7ffe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11d1db288

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11d1db288

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1656.816 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 11d1db288

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 112ecbeeb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 42 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 20 nets or cells. Created 0 new cell, deleted 20 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1656.816 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             20  |                    20  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             20  |                    20  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c94d9a2d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1656.816 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 143ea1592

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.816 ; gain = 0.000
Phase 2 Global Placement | Checksum: 143ea1592

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ac255728

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: db41a7c5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c51c7343

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d1d7eb72

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 91ceb11d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11a924f45

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12657b714

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.816 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12657b714

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.816 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 138a8be12

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 138a8be12

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.301 ; gain = 20.484
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.749. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 222809aea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.301 ; gain = 20.484
Phase 4.1 Post Commit Optimization | Checksum: 222809aea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.301 ; gain = 20.484

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 222809aea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.301 ; gain = 20.484

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 222809aea

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.301 ; gain = 20.484

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1677.301 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 256abbce6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.301 ; gain = 20.484
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 256abbce6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.301 ; gain = 20.484
Ending Placer Task | Checksum: 1609bebc2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.301 ; gain = 20.484
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1677.301 ; gain = 20.484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1677.301 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 1678.320 ; gain = 1.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.runs/impl_1/mips_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mips_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1678.320 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mips_top_utilization_placed.rpt -pb mips_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mips_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1678.320 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 90fefa53 ConstDB: 0 ShapeSum: cf9cf16f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9209c391

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1811.082 ; gain = 118.773
Post Restoration Checksum: NetGraph: 8de504de NumContArr: 424beb3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9209c391

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1843.332 ; gain = 151.023

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9209c391

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1850.297 ; gain = 157.988

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9209c391

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1850.297 ; gain = 157.988
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2071aa329

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1876.504 ; gain = 184.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.747  | TNS=0.000  | WHS=-0.140 | THS=-1.448 |

Phase 2 Router Initialization | Checksum: 1427354cc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1876.504 ; gain = 184.195

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.431475 %
  Global Horizontal Routing Utilization  = 0.453964 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4001
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2852
  Number of Partially Routed Nets     = 1149
  Number of Node Overlaps             = 4597


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fafa314d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1876.504 ; gain = 184.195

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2230
 Number of Nodes with overlaps = 1191
 Number of Nodes with overlaps = 690
 Number of Nodes with overlaps = 373
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.350  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a8b0b63b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1878.340 ; gain = 186.031
Phase 4 Rip-up And Reroute | Checksum: a8b0b63b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1878.340 ; gain = 186.031

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9e34a72f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.340 ; gain = 186.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.357  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 9e34a72f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.340 ; gain = 186.031

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9e34a72f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.340 ; gain = 186.031
Phase 5 Delay and Skew Optimization | Checksum: 9e34a72f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.340 ; gain = 186.031

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 179e2263b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.340 ; gain = 186.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.357  | TNS=0.000  | WHS=0.131  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16b330ee8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.340 ; gain = 186.031
Phase 6 Post Hold Fix | Checksum: 16b330ee8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.340 ; gain = 186.031

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.2553 %
  Global Horizontal Routing Utilization  = 1.5341 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 182a341fc

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.340 ; gain = 186.031

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 182a341fc

Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.340 ; gain = 186.031

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ab6f5051

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1878.340 ; gain = 186.031

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.357  | TNS=0.000  | WHS=0.131  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ab6f5051

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1878.340 ; gain = 186.031
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 1878.340 ; gain = 186.031

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1878.340 ; gain = 200.020
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1878.340 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.632 . Memory (MB): peak = 1882.195 ; gain = 3.855
INFO: [Common 17-1381] The checkpoint 'C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.runs/impl_1/mips_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mips_top_drc_routed.rpt -pb mips_top_drc_routed.pb -rpx mips_top_drc_routed.rpx
Command: report_drc -file mips_top_drc_routed.rpt -pb mips_top_drc_routed.pb -rpx mips_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.runs/impl_1/mips_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mips_top_methodology_drc_routed.rpt -pb mips_top_methodology_drc_routed.pb -rpx mips_top_methodology_drc_routed.rpx
Command: report_methodology -file mips_top_methodology_drc_routed.rpt -pb mips_top_methodology_drc_routed.pb -rpx mips_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/milin_/Desktop/Advanced Computer Hardware Design/Mips_processorUARTAlphav2/Mips_processorUARTAlphav2.runs/impl_1/mips_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 1906.430 ; gain = 11.195
INFO: [runtcl-4] Executing : report_power -file mips_top_power_routed.rpt -pb mips_top_power_summary_routed.pb -rpx mips_top_power_routed.rpx
Command: report_power -file mips_top_power_routed.rpt -pb mips_top_power_summary_routed.pb -rpx mips_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 21 Warnings, 21 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mips_top_route_status.rpt -pb mips_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mips_top_timing_summary_routed.rpt -pb mips_top_timing_summary_routed.pb -rpx mips_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1933.914 ; gain = 18.434
INFO: [runtcl-4] Executing : report_incremental_reuse -file mips_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mips_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mips_top_bus_skew_routed.rpt -pb mips_top_bus_skew_routed.pb -rpx mips_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 23:15:27 2019...
