library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;

entity AND3V is 													
	port(a, b, c: in std_logic;
		s: out std_logic);
end AND3V;

architecture comportamiento of AND3V is

begin
	s <= a and b and c;        
end;