0.7
2020.2
Oct 13 2023
20:47:58
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.sim/sim_1/impl/timing/xsim/tdc_tb_time_impl.v,1721724241,verilog,,A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sim_1/imports/new/tdc_tb.v,,CFGLUT5_HD297;CFGLUT5_HD298;CFGLUT5_HD299;CFGLUT5_HD300;CFGLUT5_HD301;CFGLUT5_HD302;CFGLUT5_HD303;CFGLUT5_HD304;CFGLUT5_HD305;CFGLUT5_HD306;CFGLUT5_HD307;CFGLUT5_HD308;CFGLUT5_HD309;CFGLUT5_HD310;CFGLUT5_HD311;CFGLUT5_HD312;CFGLUT5_HD313;CFGLUT5_HD314;CFGLUT5_HD315;CFGLUT5_HD316;CFGLUT5_HD317;CFGLUT5_HD318;CFGLUT5_HD319;CFGLUT5_HD320;CFGLUT5_HD321;CFGLUT5_HD322;CFGLUT5_HD323;CFGLUT5_HD324;CFGLUT5_HD325;CFGLUT5_HD326;CFGLUT5_HD327;CFGLUT5_HD328;CFGLUT5_HD329;CFGLUT5_HD330;CFGLUT5_HD331;CFGLUT5_HD332;CFGLUT5_HD333;CFGLUT5_HD334;CFGLUT5_HD335;CFGLUT5_HD336;CFGLUT5_HD337;CFGLUT5_HD338;CFGLUT5_HD339;CFGLUT5_HD340;CFGLUT5_HD341;CFGLUT5_HD342;CFGLUT5_HD343;CFGLUT5_HD344;CFGLUT5_HD345;CFGLUT5_HD346;CFGLUT5_HD347;CFGLUT5_HD348;CFGLUT5_HD349;CFGLUT5_HD350;CFGLUT5_HD351;CFGLUT5_HD352;CFGLUT5_HD353;CFGLUT5_HD354;CFGLUT5_HD355;CFGLUT5_HD356;CFGLUT5_HD357;CFGLUT5_HD358;CFGLUT5_HD359;CFGLUT5_HD360;CFGLUT5_HD361;CFGLUT5_HD362;CFGLUT5_HD363;CFGLUT5_HD364;CFGLUT5_HD365;CFGLUT5_HD366;CFGLUT5_HD367;CFGLUT5_UNIQ_BASE_;RAM32M_HD368;RAM32M_HD369;RAM32M_HD370;RAM32M_HD371;RAM32M_HD372;RAM32M_UNIQ_BASE_;TDC;clk_x_pntrs;clk_x_pntrs_7;clocks;dbg_hub;debouncer;debouncer__1;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_5;fifo_generator_v13_1_5__parameterized0;fifo_generator_v13_1_5_synth;fifo_generator_v13_1_5_synth__parameterized0;glbl;ila_0;ila_0_blk_mem_gen_v8_4_7;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_7_synth;ila_0_ila_v6_2_14_ila;ila_0_ila_v6_2_14_ila_cap_addrgen;ila_0_ila_v6_2_14_ila_cap_ctrl_legacy;ila_0_ila_v6_2_14_ila_cap_sample_counter;ila_0_ila_v6_2_14_ila_cap_window_counter;ila_0_ila_v6_2_14_ila_core;ila_0_ila_v6_2_14_ila_register;ila_0_ila_v6_2_14_ila_reset_ctrl;ila_0_ila_v6_2_14_ila_trace_memory;ila_0_ila_v6_2_14_ila_trig_match;ila_0_ila_v6_2_14_ila_trigger;ila_0_ltlib_v1_0_1_all_typeA;ila_0_ltlib_v1_0_1_all_typeA_1;ila_0_ltlib_v1_0_1_all_typeA_15;ila_0_ltlib_v1_0_1_all_typeA_4;ila_0_ltlib_v1_0_1_all_typeA__parameterized0;ila_0_ltlib_v1_0_1_all_typeA__parameterized0_10;ila_0_ltlib_v1_0_1_all_typeA__parameterized1;ila_0_ltlib_v1_0_1_all_typeA__parameterized1_35;ila_0_ltlib_v1_0_1_all_typeA__parameterized1_39;ila_0_ltlib_v1_0_1_all_typeA_slice;ila_0_ltlib_v1_0_1_all_typeA_slice_14;ila_0_ltlib_v1_0_1_all_typeA_slice_16;ila_0_ltlib_v1_0_1_all_typeA_slice_2;ila_0_ltlib_v1_0_1_all_typeA_slice_5;ila_0_ltlib_v1_0_1_all_typeA_slice_8;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_11;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_12;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_13;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_6;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_7;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_36;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_40;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized2_37;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized2_41;ila_0_ltlib_v1_0_1_allx_typeA;ila_0_ltlib_v1_0_1_allx_typeA__parameterized0;ila_0_ltlib_v1_0_1_allx_typeA__parameterized0_9;ila_0_ltlib_v1_0_1_allx_typeA__parameterized1;ila_0_ltlib_v1_0_1_allx_typeA__parameterized1_0;ila_0_ltlib_v1_0_1_allx_typeA__parameterized1_3;ila_0_ltlib_v1_0_1_allx_typeA_nodelay;ila_0_ltlib_v1_0_1_allx_typeA_nodelay_34;ila_0_ltlib_v1_0_1_allx_typeA_nodelay_38;ila_0_ltlib_v1_0_1_async_edge_xfer;ila_0_ltlib_v1_0_1_async_edge_xfer__1;ila_0_ltlib_v1_0_1_async_edge_xfer__2;ila_0_ltlib_v1_0_1_async_edge_xfer__3;ila_0_ltlib_v1_0_1_cfglut4;ila_0_ltlib_v1_0_1_cfglut4__1;ila_0_ltlib_v1_0_1_cfglut5;ila_0_ltlib_v1_0_1_cfglut5__1;ila_0_ltlib_v1_0_1_cfglut5__2;ila_0_ltlib_v1_0_1_cfglut6;ila_0_ltlib_v1_0_1_cfglut6__1;ila_0_ltlib_v1_0_1_cfglut6__parameterized0;ila_0_ltlib_v1_0_1_cfglut7;ila_0_ltlib_v1_0_1_cfglut7__1;ila_0_ltlib_v1_0_1_generic_memrd;ila_0_ltlib_v1_0_1_match;ila_0_ltlib_v1_0_1_match__parameterized0;ila_0_ltlib_v1_0_1_match__parameterized0__1;ila_0_ltlib_v1_0_1_match__parameterized1;ila_0_ltlib_v1_0_1_match__parameterized1__1;ila_0_ltlib_v1_0_1_match__parameterized1__2;ila_0_ltlib_v1_0_1_match_nodelay;ila_0_ltlib_v1_0_1_match_nodelay__1;ila_0_ltlib_v1_0_1_match_nodelay__2;ila_0_ltlib_v1_0_1_rising_edge_detection;ila_0_ltlib_v1_0_1_rising_edge_detection__1;ila_0_xsdbs_v1_0_3_reg__parameterized19;ila_0_xsdbs_v1_0_3_reg__parameterized20;ila_0_xsdbs_v1_0_3_reg__parameterized21;ila_0_xsdbs_v1_0_3_reg__parameterized22;ila_0_xsdbs_v1_0_3_reg__parameterized34;ila_0_xsdbs_v1_0_3_reg__parameterized35;ila_0_xsdbs_v1_0_3_reg__parameterized36;ila_0_xsdbs_v1_0_3_reg__parameterized37;ila_0_xsdbs_v1_0_3_reg__parameterized38;ila_0_xsdbs_v1_0_3_reg__parameterized39;ila_0_xsdbs_v1_0_3_reg__parameterized40;ila_0_xsdbs_v1_0_3_reg__parameterized41;ila_0_xsdbs_v1_0_3_reg__parameterized42;ila_0_xsdbs_v1_0_3_reg__parameterized43;ila_0_xsdbs_v1_0_3_reg__parameterized44;ila_0_xsdbs_v1_0_3_reg__parameterized45;ila_0_xsdbs_v1_0_3_reg__parameterized47;ila_0_xsdbs_v1_0_3_reg__parameterized49;ila_0_xsdbs_v1_0_3_reg__parameterized52;ila_0_xsdbs_v1_0_3_reg_ctl;ila_0_xsdbs_v1_0_3_reg_ctl_20;ila_0_xsdbs_v1_0_3_reg_ctl_21;ila_0_xsdbs_v1_0_3_reg_ctl_22;ila_0_xsdbs_v1_0_3_reg_ctl_23;ila_0_xsdbs_v1_0_3_reg_ctl_26;ila_0_xsdbs_v1_0_3_reg_ctl_27;ila_0_xsdbs_v1_0_3_reg_ctl_28;ila_0_xsdbs_v1_0_3_reg_ctl_29;ila_0_xsdbs_v1_0_3_reg_ctl_30;ila_0_xsdbs_v1_0_3_reg_ctl_33;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized1_24;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized1_25;ila_0_xsdbs_v1_0_3_reg_p2s;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_3_reg_stat;ila_0_xsdbs_v1_0_3_reg_stat_17;ila_0_xsdbs_v1_0_3_reg_stat_18;ila_0_xsdbs_v1_0_3_reg_stat_19;ila_0_xsdbs_v1_0_3_reg_stat_31;ila_0_xsdbs_v1_0_3_reg_stat_32;ila_0_xsdbs_v1_0_3_reg_stream;ila_0_xsdbs_v1_0_3_reg_stream__parameterized0;ila_0_xsdbs_v1_0_3_xsdbs;ltlib_v1_0_1_bscan;ltlib_v1_0_1_generic_mux;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;top_level;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,,,,,,
A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sim_1/imports/new/tdc_tb.v,1721600272,verilog,,,,tdc_tb,,,,,,,,
