# Makefile for a project with multiple directories and dependencies

# Define variables for compiler and compiler flags
CC = gcc
CFLAGS = -Wall -c

# Define variable for project name
PROJECT = my_project

# Define variable for source directories
SRCDIRS = src1 src2 src3

# Define variable for object directories
OBJDIRS = obj1 obj2 obj3

# Define variable for library directories
LIBDIRS = lib1 lib2 lib3

# Define variable for target filenames
EXEC = main

# Define variable for linking libraries
LIBS = -lm

# Define variable for source files
SRCS := $(wildcard $(SRCDIRS)/*.c)

# Define variable for object files
OBJS := $(addprefix obj/,$(notdir $(SRCS:.c=.o)))

# Define variable for search paths for dependencies
VPATH := $(SRCDIRS)

# Default target
all : $(TARGET)

# Rule for building target
$(TARGET) : $(OBJS)
	$(CC) $^ -o $(EXEC) $(LIBDIRS) $(LIBS)

# Rule for building object files
obj/%.o : %.c
	$(CC) $(CFLAGS) $< -o $@

# Clean rule
.PHONY : clean
clean :
	rm -rf $(OBJDIRS) $(EXEC)