#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 10 00:22:33 2020
# Process ID: 8406
# Current directory: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1
# Command line: vivado -log tpu_transmit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tpu_transmit.tcl
# Log file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/tpu_transmit.vds
# Journal file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tpu_transmit.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top tpu_transmit -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8526 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2254.848 ; gain = 198.715 ; free physical = 39461 ; free virtual = 57476
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tpu_transmit' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:21]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tpu_transmit_clock' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-8406-ubuntu/realtime/tpu_transmit_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tpu_transmit_clock' (1#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-8406-ubuntu/realtime/tpu_transmit_clock_stub.v:5]
WARNING: [Synth 8-7023] instance 'tpu_transmit_clock' of module 'tpu_transmit_clock' has 5 connections declared, but only 4 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:37]
INFO: [Synth 8-6157] synthesizing module 'kcu105_10gbaser' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:22]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv:21]
	Parameter SHIFT_REG_LEN bound to: 4 - type: integer 
	Parameter ACTIVE_VAL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv:21]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen_mon_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:24]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b001000100010001000000000000000000000000000000000 
	Parameter EXT_MAC_ID bound to: 48'b001100110011001100000000000000000000000000000000 
	Parameter S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_MIN_SIZE bound to: 16'b1111111111111111 
	Parameter S_AXI_BASE_ADDRESS bound to: 1151336448 - type: integer 
	Parameter DESIGN_VERSION bound to: 17110065 - type: integer 
	Parameter ONE_SEC_CLOCK_COUNT bound to: 156250000 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter S_AXI_HIGH_ADDRESS bound to: 32'b01000100101000001111111111111111 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:68]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:69]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:70]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:71]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:72]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:73]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:74]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_interface' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:23]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:31]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:32]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:33]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:34]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:35]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:36]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:38]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:39]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:40]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:41]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:42]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:43]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:45]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:46]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:47]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:48]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:49]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:50]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:51]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:53]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:54]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:55]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:56]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:57]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "true" *) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bb_interface_fifo' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-8406-ubuntu/realtime/bb_interface_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bb_interface_fifo' (3#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-8406-ubuntu/realtime/bb_interface_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_interface' (4#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv:23]
INFO: [Synth 8-6157] synthesizing module 'axi_stream_gen' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv:43]
	Parameter AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXIS_TKEEP_WIDTH bound to: 8 - type: integer 
	Parameter XIL_MAC_ID_THIS bound to: 48'b000100010001000100000000000000000000000000000000 
	Parameter XIL_MAC_ID_OTHER bound to: 48'b001000100010001000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen' (5#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'axi_stream_gen_mon_0' (6#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:24]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_wrapper' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'mac_phy' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:13]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ch0_imp_15CV18U' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:210]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_mac_ch0_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-8406-ubuntu/realtime/mac_phy_ten_gig_eth_mac_ch0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_mac_ch0_0' (7#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-8406-ubuntu/realtime/mac_phy_ten_gig_eth_mac_ch0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_mac_ch0' of module 'mac_phy_ten_gig_eth_mac_ch0_0' has 52 connections declared, but only 50 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:479]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-8406-ubuntu/realtime/mac_phy_ten_gig_eth_pcs_pma_ch0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' (8#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/.Xil/Vivado-8406-ubuntu/realtime/mac_phy_ten_gig_eth_pcs_pma_ch0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ten_gig_eth_pcs_pma_ch0' of module 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' has 51 connections declared, but only 48 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:530]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_ch0_imp_15CV18U' (9#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:210]
WARNING: [Synth 8-7023] instance 'mac_phy_ch0' of module 'mac_phy_ch0_imp_15CV18U' has 63 connections declared, but only 45 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:154]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_1b0_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b0_0/synth/mac_phy_xlconstant_1b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (10#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_1b0_0' (11#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b0_0/synth/mac_phy_xlconstant_1b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_1b1_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b1_0/synth/mac_phy_xlconstant_1b1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (11#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_1b1_0' (12#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_1b1_0/synth/mac_phy_xlconstant_1b1_0.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:204]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_3b101_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_3b101_0/synth/mac_phy_xlconstant_3b101_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 5 - type: integer 
	Parameter CONST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (12#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_3b101_0' (13#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_3b101_0/synth/mac_phy_xlconstant_3b101_0.v:57]
WARNING: [Synth 8-7023] instance 'xlconstant_3b101' of module 'mac_phy_xlconstant_3b101_0' has 1 connections declared, but only 0 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:204]
INFO: [Synth 8-6157] synthesizing module 'mac_phy_xlconstant_8b0_0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_8b0_0/synth/mac_phy_xlconstant_8b0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized2' (13#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_xlconstant_8b0_0' (14#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_xlconstant_8b0_0/synth/mac_phy_xlconstant_8b0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy' (15#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mac_phy_wrapper' (16#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v:12]
WARNING: [Synth 8-3848] Net sim_speedup_control_ch in module/entity kcu105_10gbaser does not have driver. [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'kcu105_10gbaser' (17#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:22]
WARNING: [Synth 8-7023] instance 'datasource_10g' of module 'kcu105_10gbaser' has 16 connections declared, but only 15 given [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'tpu_transmit' (18#1) [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:21]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port enable_gen
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[15]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[14]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[13]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[12]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[11]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[10]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[9]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[8]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[7]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[6]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[5]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[4]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[3]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[2]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[1]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port packet_count[0]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[15]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[14]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[13]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[12]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[11]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[10]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[9]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[8]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[7]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[6]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[5]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[4]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[3]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[2]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[1]
WARNING: [Synth 8-3331] design axi_stream_gen has unconnected port data_payload[0]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port s_axi_clk
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[15]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[14]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[13]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[12]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[11]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[10]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[9]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[8]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[7]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[6]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[5]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[4]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[3]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[2]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port tg_config[0]
WARNING: [Synth 8-3331] design axi_stream_gen_mon_0 has unconnected port s_axi_areset_n
WARNING: [Synth 8-3331] design kcu105_10gbaser has unconnected port tx_disable[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2320.566 ; gain = 264.434 ; free physical = 39496 ; free virtual = 57511
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2320.566 ; gain = 264.434 ; free physical = 39491 ; free virtual = 57506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2320.566 ; gain = 264.434 ; free physical = 39491 ; free virtual = 57507
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2320.566 ; gain = 0.000 ; free physical = 39485 ; free virtual = 57500
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0_in_context.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0_in_context.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc] for cell 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo/bb_interface_fifo_in_context.xdc] for cell 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc] for cell 'tpu_transmit_clock'
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc] for cell 'tpu_transmit_clock'
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/constrs_1/new/tpu_transmit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tpu_transmit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tpu_transmit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.348 ; gain = 0.000 ; free physical = 39432 ; free virtual = 57448
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.348 ; gain = 0.000 ; free physical = 39432 ; free virtual = 57448
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx' at clock pin 'm_axis_aclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0' at clock pin 'dclk' is different from the actual clock period '6.400', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39470 ; free virtual = 57486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39470 ; free virtual = 57486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for refclk_n. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_n. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for refclk_p. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for refclk_p. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_rxn. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_rxn. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_rxp. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_rxp. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_txn. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_txn. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for xphy_txp. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for xphy_txp. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_125MHZ_N. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_125MHZ_N. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_125MHZ_P. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_125MHZ_P. (constraint file  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock/tpu_transmit_clock_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_1b0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_1b1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_3b101. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/xlconstant_8b0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for datasource_10g/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tpu_transmit_clock. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39470 ; free virtual = 57486
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_pkg_state_reg' in module 'axi_stream_gen'
INFO: [Synth 8-802] inferred FSM for state register 'tg_config_ch_state_reg' in module 'kcu105_10gbaser'
INFO: [Synth 8-5544] ROM "tb_tg_config_ch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                 0000000000000000
                 iSTATE0 |                              001 |                 0000000000000001
                 iSTATE2 |                              010 |                 0000000000000010
                 iSTATE1 |                              011 |                 0000000000000011
                 iSTATE3 |                              100 |                 0000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_pkg_state_reg' using encoding 'sequential' in module 'axi_stream_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                             0000
                 iSTATE0 |                               01 |                             0001
                 iSTATE1 |                               10 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tg_config_ch_state_reg' using encoding 'sequential' in module 'kcu105_10gbaser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39463 ; free virtual = 57480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_stream_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module kcu105_10gbaser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tuser_reg )
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[0]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[7]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[1]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[7]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[2]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[7]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[3]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[7]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[4]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[7]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[5]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[7]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[6]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tkeep_reg[7]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[1]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[2]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[3]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[4]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[36]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[5]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[6]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[7]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[8]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[40]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[9]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[10]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[11]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[12]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[44]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[13]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[14]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[15]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[16]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[32]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[18]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[34]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[19]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[35]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[22]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[38]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[23]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[39]'
INFO: [Synth 8-3886] merging instance 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[26]' (FDRE) to 'datasource_10g/axi_stream_gen_mon_0/axi_stream_gen_i/tx_axis_tdata_reg[42]'
WARNING: [Synth 8-3332] Sequential element (datasource_10g/FSM_sequential_tg_config_ch_state_reg[1]) is unused and will be removed from module tpu_transmit.
WARNING: [Synth 8-3332] Sequential element (datasource_10g/FSM_sequential_tg_config_ch_state_reg[0]) is unused and will be removed from module tpu_transmit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39448 ; free virtual = 57468
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39217 ; free virtual = 57239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39210 ; free virtual = 57231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39208 ; free virtual = 57229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39207 ; free virtual = 57229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39207 ; free virtual = 57229
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39207 ; free virtual = 57229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39207 ; free virtual = 57229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39207 ; free virtual = 57229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39207 ; free virtual = 57229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tpu_transmit | datasource_10g/reset_pulse_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |tpu_transmit_clock                |         1|
|2     |bb_interface_fifo                 |         2|
|3     |mac_phy_ten_gig_eth_mac_ch0_0     |         1|
|4     |mac_phy_ten_gig_eth_pcs_pma_ch0_0 |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |bb_interface_fifo                 |     1|
|2     |bb_interface_fifo__2              |     1|
|3     |mac_phy_ten_gig_eth_mac_ch0_0     |     1|
|4     |mac_phy_ten_gig_eth_pcs_pma_ch0_0 |     1|
|5     |tpu_transmit_clock                |     1|
|6     |CARRY8                            |     4|
|7     |LUT1                              |     6|
|8     |LUT2                              |    12|
|9     |LUT3                              |    28|
|10    |LUT4                              |    39|
|11    |LUT5                              |    22|
|12    |LUT6                              |    39|
|13    |SRL16E                            |     1|
|14    |FDRE                              |   121|
|15    |IBUF                              |     1|
+------+----------------------------------+------+

Report Instance Areas: 
+------+---------------------------+---------------------------+------+
|      |Instance                   |Module                     |Cells |
+------+---------------------------+---------------------------+------+
|1     |top                        |                           |   830|
|2     |  datasource_10g           |kcu105_10gbaser            |   826|
|3     |    axi_stream_gen_mon_0   |axi_stream_gen_mon_0       |   392|
|4     |      axi_stream_interface |axi_stream_interface       |   153|
|5     |      axi_stream_gen_i     |axi_stream_gen             |   238|
|6     |    debounce_reset         |debouncer                  |     8|
|7     |    mac_phy_wrapper_i      |mac_phy_wrapper            |   404|
|8     |      mac_phy_i            |mac_phy                    |   402|
|9     |        xlconstant_1b0     |mac_phy_xlconstant_1b0_0   |     0|
|10    |        xlconstant_1b1     |mac_phy_xlconstant_1b1_0   |     0|
|11    |        xlconstant_3b101   |mac_phy_xlconstant_3b101_0 |     0|
|12    |        xlconstant_8b0     |mac_phy_xlconstant_8b0_0   |     0|
|13    |        mac_phy_ch0        |mac_phy_ch0_imp_15CV18U    |   402|
+------+---------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39207 ; free virtual = 57229
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2550.348 ; gain = 264.434 ; free physical = 39231 ; free virtual = 57253
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2550.348 ; gain = 494.215 ; free physical = 39231 ; free virtual = 57253
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2553.996 ; gain = 0.000 ; free physical = 39299 ; free virtual = 57321
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.887 ; gain = 0.000 ; free physical = 39259 ; free virtual = 57281
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2599.887 ; gain = 1017.363 ; free physical = 39390 ; free virtual = 57411
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2599.887 ; gain = 0.000 ; free physical = 39390 ; free virtual = 57411
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/synth_1/tpu_transmit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tpu_transmit_utilization_synth.rpt -pb tpu_transmit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 00:23:40 2020...
