{"gems":{"name":"rggen-vhdl","downloads":4670,"version":"0.6.1","version_created_at":"2023-06-09T14:29:06.212Z","version_downloads":14,"platform":"ruby","authors":"Taichi Ishitani","info":"VHDL writer plugin for RgGen","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen-vhdl","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"0243b16ef8a593595a7e46309d16d30fd469eb9e66a35d9621c5a363c53b4650","project_uri":"https://rubygems.org/gems/rggen-vhdl","gem_uri":"https://rubygems.org/gems/rggen-vhdl-0.6.1.gem","homepage_uri":"https://github.com/rggen/rggen-vhdl","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen-vhdl","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[{"name":"bundler","requirements":">= 0"}],"runtime":[{"name":"rggen-systemverilog","requirements":">= 0.30.1"}]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen-vhdl"}