Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Sep 13 16:17:46 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AES_encoderOnBoard_control_sets_placed.rpt
| Design       : AES_encoderOnBoard
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             280 |          119 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal             |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | aes_enc/cu/inc_counter_reg_0[0]        | aes_enc/dp/keyGenerator/round_key_reg/SR[0] |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | aes_enc/cu/FSM_onehot_stato[5]_i_2_n_0 | aes_enc/dp/keyGenerator/round_key_reg/SR[0] |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG |                                        | aes_enc/dp/keyGenerator/round_key_reg/SR[0] |                5 |              9 |         1.80 |
|  CLK_IBUF_BUFG | start_IBUF                             | aes_enc/dp/keyGenerator/round_key_reg/SR[0] |                2 |             14 |         7.00 |
|  CLK_IBUF_BUFG | aes_enc/cu/E[0]                        | aes_enc/dp/keyGenerator/round_key_reg/SR[0] |              114 |            256 |         2.25 |
+----------------+----------------------------------------+---------------------------------------------+------------------+----------------+--------------+


