# Reading pref.tcl
# do arithmeticunit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/dev/Quartus/LabC/arithmeticunit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:47:06 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/arithmeticunit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity arithmeticunit
# -- Compiling architecture behavioral of arithmeticunit
# End time: 13:47:06 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/Quartus/LabC/half_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:47:07 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity half_adder
# -- Compiling architecture structural of half_adder
# End time: 13:47:07 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/Quartus/LabC/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:47:07 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture behavioral of full_adder
# End time: 13:47:07 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/Quartus/LabC/adder_subtractor_4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:47:07 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/adder_subtractor_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_subtractor_4bits
# -- Compiling architecture behavioral of adder_subtractor_4bits
# End time: 13:47:07 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/dev/Quartus/LabC/inner_arithmetic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:47:07 on Oct 31,2024
# vcom -reportprogress 300 -93 -work work C:/dev/Quartus/LabC/inner_arithmetic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity inner_arithmetic
# -- Compiling architecture behavioral of inner_arithmetic
# ** Error: C:/dev/Quartus/LabC/inner_arithmetic.vhd(60): (vcom-1436) Actual expression (infix expression) of formal "carry_in" is not globally static.
# ** Note: C:/dev/Quartus/LabC/inner_arithmetic.vhd(70): VHDL Compiler exiting
# End time: 13:47:07 on Oct 31,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./arithmeticunit_run_msim_rtl_vhdl.do line 12
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/dev/Quartus/LabC/inner_arithmetic.vhd}"
vsim work.arithmeticunit
# vsim work.arithmeticunit 
# Start time: 13:47:11 on Oct 31,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.arithmeticunit(behavioral)
# ** Error: (vsim-3173) Entity 'C:/dev/Quartus/LabC/simulation/modelsim/rtl_work.inner_arithmetic' has no architecture.
# Load interrupted
# Error loading design
# End time: 13:47:12 on Oct 31,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
