===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.7657 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.5911 ( 19.0%)    3.5911 ( 24.3%)  FIR Parser
    8.3567 ( 44.2%)    5.6945 ( 38.6%)  'firrtl.circuit' Pipeline
    1.5661 (  8.3%)    0.7842 (  5.3%)    'firrtl.module' Pipeline
    1.4119 (  7.5%)    0.7066 (  4.8%)      CSE
    0.0009 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1502 (  0.8%)    0.0751 (  0.5%)      LowerCHIRRTL
    0.1351 (  0.7%)    0.1351 (  0.9%)    InferWidths
    0.6045 (  3.2%)    0.6045 (  4.1%)    InferResets
    0.0453 (  0.2%)    0.0453 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5041 (  2.7%)    0.5041 (  3.4%)    LowerFIRRTLTypes
    2.5026 ( 13.3%)    1.2541 (  8.5%)    'firrtl.module' Pipeline
    0.8699 (  4.6%)    0.4430 (  3.0%)      ExpandWhens
    1.6286 (  8.6%)    0.8198 (  5.6%)      Canonicalizer
    0.3781 (  2.0%)    0.3781 (  2.6%)    Inliner
    1.4021 (  7.4%)    1.4021 (  9.5%)    IMConstProp
    0.0440 (  0.2%)    0.0440 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    1.2504 (  6.6%)    0.6262 (  4.2%)    'firrtl.module' Pipeline
    1.2481 (  6.6%)    0.6249 (  4.2%)      Canonicalizer
    0.8901 (  4.7%)    0.8901 (  6.0%)  LowerFIRRTLToHW
    0.2011 (  1.1%)    0.2011 (  1.4%)  HWMemSimImpl
    2.5247 ( 13.4%)    1.2631 (  8.6%)  'hw.module' Pipeline
    0.0598 (  0.3%)    0.0370 (  0.3%)    HWCleanup
    0.6871 (  3.6%)    0.3517 (  2.4%)    CSE
    0.0013 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.7596 (  9.3%)    0.8967 (  6.1%)    Canonicalizer
    0.0094 (  0.0%)    0.0052 (  0.0%)    HWLegalizeModules
    0.3633 (  1.9%)    0.3633 (  2.5%)  HWLegalizeNames
    0.3956 (  2.1%)    0.1979 (  1.3%)  'hw.module' Pipeline
    0.3922 (  2.1%)    0.1963 (  1.3%)    PrettifyVerilog
    2.5551 ( 13.5%)    2.5551 ( 17.3%)  ExportVerilog emission
    0.0056 (  0.0%)    0.0056 (  0.0%)  Rest
   18.8872 (100.0%)   14.7657 (100.0%)  Total

{
  totalTime: 14.796,
  maxMemory: 847380480
}
