{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 22:40:30 2012 " "Info: Processing started: Tue Feb 14 22:40:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Array_Multiplier -c Array_Multiplier " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Array_Multiplier -c Array_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/ripple_g.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/ripple_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_g " "Info (12023): Found entity 1: ripple_g" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/ripple_g.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/ripple_g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/fulladd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/fulladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Info (12023): Found entity 1: fulladd" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/fulladd.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/fulladd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/booth_encode.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/booth_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_encode " "Info (12023): Found entity 1: booth_encode" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m M Arrary_Mutiplier.v(3) " "Info (10281): Verilog HDL Declaration information at Arrary_Mutiplier.v(3): object \"m\" differs only in case from object \"M\" in the same scope" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/arrary_mutiplier.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/arrary_mutiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arrary_Mutiplier " "Info (12023): Found entity 1: Arrary_Mutiplier" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/add_input.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/add_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_input " "Info (12023): Found entity 1: add_input" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/add_input.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/add_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row1 Arrary_Mutiplier.v(33) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(33): created implicit net for \"S_row1\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryout Arrary_Mutiplier.v(33) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(33): created implicit net for \"carryout\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row2 Arrary_Mutiplier.v(34) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(34): created implicit net for \"S_row2\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row3 Arrary_Mutiplier.v(35) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(35): created implicit net for \"S_row3\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row4 Arrary_Mutiplier.v(36) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(36): created implicit net for \"S_row4\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row5 Arrary_Mutiplier.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(37): created implicit net for \"S_row5\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row6 Arrary_Mutiplier.v(38) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(38): created implicit net for \"S_row6\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row7 Arrary_Mutiplier.v(39) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(39): created implicit net for \"S_row7\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row8 Arrary_Mutiplier.v(40) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(40): created implicit net for \"S_row8\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arrary_Mutiplier " "Info (12127): Elaborating entity \"Arrary_Mutiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNSIZED_OPERANDS_NOT_ALLOWED" "Arrary_Mutiplier.v(36) " "Error (10257): Verilog HDL error at Arrary_Mutiplier.v(36): unsized constants are not allowed in concatenations" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 36 0 0 } }  } 0 10257 "Verilog HDL error at %1!s!: unsized constants are not allowed in concatenations" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error (12153): Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/albert/Documents/Quartus_workspace/2_Basic_array_Multiplier/Array_Multiplier.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/albert/Documents/Quartus_workspace/2_Basic_array_Multiplier/Array_Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Error: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 14 22:40:34 2012 " "Error: Processing ended: Tue Feb 14 22:40:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
