{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710842877151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710842877151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 17:07:57 2024 " "Processing started: Tue Mar 19 17:07:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710842877151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710842877151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map image_processing -c image_processing --generate_functional_sim_netlist " "Command: quartus_map image_processing -c image_processing --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710842877153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1710842877365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file image_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_mem " "Found entity 1: image_mem" {  } { { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877396 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877396 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0 " "Found entity 3: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877401 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877401 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0 " "Found entity 3: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing.v 1 1 " "Found 1 design units, including 1 entities, in source file processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 processing " "Found entity 1: processing" {  } { { "processing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/processing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877406 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_level_v2.v(60) " "Verilog HDL Module Instantiation warning at top_level_v2.v(60): ignored dangling comma in List of Port Connections" {  } { { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1710842877408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_v2 " "Found entity 1: top_level_v2" {  } { { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "output_files/test.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/output_files/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_v2 " "Elaborating entity \"top_level_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710842877426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_mem image_mem:inst_imageMem " "Elaborating entity \"image_mem\" for hierarchy \"image_mem:inst_imageMem\"" {  } { { "top_level_v2.v" "inst_imageMem" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_mem:inst_imageMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\"" {  } { { "image_mem.v" "altsyncram_component" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_mem:inst_imageMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\"" {  } { { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710842877482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_mem:inst_imageMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./image/output-160x148.mif " "Parameter \"init_file\" = \"./image/output-160x148.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877483 ""}  } { { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710842877483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_le81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_le81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_le81 " "Found entity 1: altsyncram_le81" {  } { { "db/altsyncram_le81.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_le81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_le81 image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_le81:auto_generated " "Elaborating entity \"altsyncram_le81\" for hierarchy \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_le81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877532 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 23680 D:/Study/UIT/DA/DA1/verilog/image_processing/image/output-160x148.mif " "Memory depth (32768) in the design file differs from memory depth (23680) in the Memory Initialization File \"D:/Study/UIT/DA/DA1/verilog/image_processing/image/output-160x148.mif\" -- setting initial value for remaining addresses to 0" {  } { { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1710842877636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_le81:auto_generated\|decode_9oa:deep_decode " "Elaborating entity \"decode_9oa\" for hierarchy \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_le81:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_le81.tdf" "deep_decode" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_le81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4kb " "Found entity 1: mux_4kb" {  } { { "db/mux_4kb.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/mux_4kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710842877822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710842877822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4kb image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_le81:auto_generated\|mux_4kb:mux2 " "Elaborating entity \"mux_4kb\" for hierarchy \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_le81:auto_generated\|mux_4kb:mux2\"" {  } { { "db/altsyncram_le81.tdf" "mux2" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_le81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst_vgaController " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst_vgaController\"" {  } { { "top_level_v2.v" "inst_vgaController" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710842877834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(23) " "Verilog HDL assignment warning at vga_controller.v(23): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710842877834 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(24) " "Verilog HDL assignment warning at vga_controller.v(24): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710842877834 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(25) " "Verilog HDL assignment warning at vga_controller.v(25): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710842877834 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(48) " "Verilog HDL assignment warning at vga_controller.v(48): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710842877834 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(50) " "Verilog HDL assignment warning at vga_controller.v(50): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710842877834 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710842877906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 17:07:57 2024 " "Processing ended: Tue Mar 19 17:07:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710842877906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710842877906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710842877906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710842877906 ""}
