{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619107743993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619107744003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 11:09:03 2021 " "Processing started: Thu Apr 22 11:09:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619107744003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107744003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107744003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619107745854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619107745854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_handler-MEALY_ARCHITECTURE " "Found design unit 1: input_handler-MEALY_ARCHITECTURE" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765040 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107765040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect-MEALY_ARCHITECTURE " "Found design unit 1: edge_detect-MEALY_ARCHITECTURE" {  } { { "edge_detect.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/edge_detect.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765050 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/edge_detect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107765050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_game-my_structural " "Found design unit 1: memory_game-my_structural" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765053 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_game " "Found entity 1: memory_game" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107765053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-Behavioral " "Found design unit 1: clk_divider-Behavioral" {  } { { "clk_divider.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765061 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107765061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-arch " "Found design unit 1: fifo-arch" {  } { { "3_fifo.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/3_fifo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765071 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "3_fifo.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/3_fifo.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107765071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-arc_1_to_many " "Found design unit 1: LFSR-arc_1_to_many" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765071 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619107765071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107765071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_game " "Elaborating entity \"memory_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619107765133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clock_divider_inst " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clock_divider_inst\"" {  } { { "memory_game.vhd" "clock_divider_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619107765149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:edge_detect_inst1 " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:edge_detect_inst1\"" {  } { { "memory_game.vhd" "edge_detect_inst1" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619107765171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:lsfr_inst " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:lsfr_inst\"" {  } { { "memory_game.vhd" "lsfr_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619107765187 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(38) " "VHDL Process Statement warning at 2_lfsr.vhd(38): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler input_handler:input_handler_inst " "Elaborating entity \"input_handler\" for hierarchy \"input_handler:input_handler_inst\"" {  } { { "memory_game.vhd" "input_handler_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick1 input_handler.vhd(31) " "VHDL Process Statement warning at input_handler.vhd(31): signal \"tick1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick2 input_handler.vhd(32) " "VHDL Process Statement warning at input_handler.vhd(32): signal \"tick2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick3 input_handler.vhd(33) " "VHDL Process Statement warning at input_handler.vhd(33): signal \"tick3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick4 input_handler.vhd(34) " "VHDL Process Statement warning at input_handler.vhd(34): signal \"tick4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "received_input input_handler.vhd(50) " "VHDL Process Statement warning at input_handler.vhd(50): signal \"received_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "received_input input_handler.vhd(55) " "VHDL Process Statement warning at input_handler.vhd(55): signal \"received_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_done input_handler.vhd(65) " "VHDL Process Statement warning at input_handler.vhd(65): signal \"internal_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_success input_handler.vhd(66) " "VHDL Process Statement warning at input_handler.vhd(66): signal \"internal_success\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_success input_handler.vhd(43) " "VHDL Process Statement warning at input_handler.vhd(43): inferring latch(es) for signal or variable \"internal_success\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_success input_handler.vhd(43) " "Inferred latch for \"internal_success\" at input_handler.vhd(43)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107765202 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619107766031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619107766573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619107766573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619107766743 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619107766743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619107766743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619107766743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619107766772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 11:09:26 2021 " "Processing ended: Thu Apr 22 11:09:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619107766772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619107766772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619107766772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619107766772 ""}
