Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May  2 16:50:45 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.912ns  (logic 5.672ns (38.033%)  route 9.241ns (61.967%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.863     5.830    SW_IBUF[9]
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  LED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.862     6.816    n_bit_adder_i/temp_2
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.150     6.966 r  LED_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.448     7.414    n_bit_adder_i/temp_4
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.321     7.735 r  LED_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.255     8.990    n_bit_adder_i/temp_6
    SLICE_X0Y65          LUT5 (Prop_lut5_I0_O)        0.360     9.350 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.813    11.163    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.750    14.912 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.912    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.553ns  (logic 5.449ns (37.442%)  route 9.104ns (62.558%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.863     5.830    SW_IBUF[9]
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  LED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.862     6.816    n_bit_adder_i/temp_2
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.150     6.966 r  LED_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.448     7.414    n_bit_adder_i/temp_4
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.321     7.735 r  LED_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.257     8.992    n_bit_adder_i/temp_6
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.332     9.324 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.674    10.998    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    14.553 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.553    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.546ns  (logic 5.449ns (37.461%)  route 9.097ns (62.539%))
  Logic Levels:           6  (IBUF=1 LUT5=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.863     5.830    SW_IBUF[9]
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  LED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.862     6.816    n_bit_adder_i/temp_2
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.150     6.966 r  LED_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.448     7.414    n_bit_adder_i/temp_4
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.321     7.735 r  LED_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           1.255     8.990    n_bit_adder_i/temp_6
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.332     9.322 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.670    10.991    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    14.546 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.546    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.386ns  (logic 5.119ns (38.240%)  route 8.267ns (61.760%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.863     5.830    SW_IBUF[9]
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  LED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.862     6.816    n_bit_adder_i/temp_2
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.150     6.966 r  LED_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.448     7.414    n_bit_adder_i/temp_4
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.326     7.740 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.094     9.834    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.386 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.386    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.223ns  (logic 5.119ns (38.711%)  route 8.104ns (61.289%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.863     5.830    SW_IBUF[9]
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  LED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.862     6.816    n_bit_adder_i/temp_2
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.150     6.966 r  LED_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.457     7.422    n_bit_adder_i/temp_4
    SLICE_X0Y77          LUT3 (Prop_lut3_I0_O)        0.326     7.748 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.923     9.671    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    13.223 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.223    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.182ns  (logic 4.768ns (36.167%)  route 8.415ns (63.833%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.863     5.830    SW_IBUF[9]
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  LED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.682     6.636    n_bit_adder_i/temp_2
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.124     6.760 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.869     9.630    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.182 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.182    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.354ns  (logic 4.766ns (38.576%)  route 7.588ns (61.424%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.863     5.830    SW_IBUF[9]
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.124     5.954 r  LED_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.862     6.816    n_bit_adder_i/temp_2
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.124     6.940 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.803    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    12.354 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.354    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.062ns  (logic 4.856ns (40.262%)  route 7.205ns (59.738%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.863     5.830    SW_IBUF[9]
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.152     5.982 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.342     8.324    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737    12.062 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.062    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.762ns  (logic 4.626ns (39.333%)  route 7.136ns (60.667%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=3, routed)           4.484     5.466    SW_IBUF[8]
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.124     5.590 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.652     8.242    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.762 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.762    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.563ns (69.589%)  route 0.683ns (30.411%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=3, routed)           0.347     0.609    SW_IBUF[6]
    SLICE_X0Y65          LUT5 (Prop_lut5_I0_O)        0.045     0.654 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.336     0.990    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.246 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.246    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.562ns (68.055%)  route 0.733ns (31.945%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=3, routed)           0.409     0.670    SW_IBUF[6]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.715 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.040    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.296 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.296    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.620ns (68.598%)  route 0.742ns (31.402%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=3, routed)           0.347     0.609    SW_IBUF[6]
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.048     0.657 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.051    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.310     2.362 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.362    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.546ns (62.764%)  route 0.917ns (37.236%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=3, routed)           0.516     0.766    SW_IBUF[10]
    SLICE_X0Y77          LUT5 (Prop_lut5_I1_O)        0.045     0.811 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.212    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.463 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.463    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.558ns (61.599%)  route 0.971ns (38.401%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=3, routed)           0.533     0.794    SW_IBUF[4]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.045     0.839 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.276    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.529 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.529    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.558ns (60.813%)  route 1.004ns (39.187%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=3, routed)           0.466     0.726    SW_IBUF[4]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.045     0.771 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.538     1.309    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.562 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.562    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.733ns  (logic 1.596ns (58.383%)  route 1.138ns (41.617%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           0.502     0.758    BTNL_IBUF
    SLICE_X0Y82          LUT5 (Prop_lut5_I2_O)        0.042     0.800 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.635     1.435    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     2.733 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.733    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.522ns (54.919%)  route 1.249ns (45.081%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=3, routed)           0.491     0.747    BTNL_IBUF
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.045     0.792 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.758     1.550    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.771 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.771    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.551ns (54.794%)  route 1.280ns (45.206%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           0.442     0.695    SW_IBUF[2]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.740 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.837     1.578    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.831 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.831    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





