$date
	Wed Mar 24 15:02:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_top_module $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module u_top_module $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#20
1"
#30
0!
1#
#40
1!
0"
#50
1$
0#
#60
1#
#70
0!
1"
#80
0#
#90
1%
0"
#100
1!
1#
#110
0#
1"
#120
1#
#130
1!
0$
0#
0"
#140
1"
#150
0!
1#
0"
#160
1"
#360
