\hypertarget{structGPIO__Type}{}\section{G\+P\+I\+O\+\_\+\+Type Struct Reference}
\label{structGPIO__Type}\index{G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structGPIO__Type_a361aec1ddf4e89774ea1d4a0fddd6ef4}{P\+D\+OR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structGPIO__Type_a669ea2d1371abbcd552de208ea9230bc}{P\+S\+OR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structGPIO__Type_a6c70e08238cd1fda316a11095b493719}{P\+C\+OR}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structGPIO__Type_aec9404442ba35916e2a747d2d0bf73de}{P\+T\+OR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structGPIO__Type_a269fc0ec9450f3e86b2acddef2db7999}{P\+D\+IR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structGPIO__Type_a45c27e8ed0373953904b073c03bd1de5}{P\+D\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+IO -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}!P\+C\+OR@{P\+C\+OR}}
\index{P\+C\+OR@{P\+C\+OR}!G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+C\+OR}{PCOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+::\+P\+C\+OR}\hypertarget{structGPIO__Type_a6c70e08238cd1fda316a11095b493719}{}\label{structGPIO__Type_a6c70e08238cd1fda316a11095b493719}
Port Clear Output Register, offset\+: 0x8 \index{G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}!P\+D\+DR@{P\+D\+DR}}
\index{P\+D\+DR@{P\+D\+DR}!G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+D\+DR}{PDDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+::\+P\+D\+DR}\hypertarget{structGPIO__Type_a45c27e8ed0373953904b073c03bd1de5}{}\label{structGPIO__Type_a45c27e8ed0373953904b073c03bd1de5}
Port Data Direction Register, offset\+: 0x14 \index{G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}!P\+D\+IR@{P\+D\+IR}}
\index{P\+D\+IR@{P\+D\+IR}!G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+D\+IR}{PDIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+::\+P\+D\+IR}\hypertarget{structGPIO__Type_a269fc0ec9450f3e86b2acddef2db7999}{}\label{structGPIO__Type_a269fc0ec9450f3e86b2acddef2db7999}
Port Data Input Register, offset\+: 0x10 \index{G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}!P\+D\+OR@{P\+D\+OR}}
\index{P\+D\+OR@{P\+D\+OR}!G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+D\+OR}{PDOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+::\+P\+D\+OR}\hypertarget{structGPIO__Type_a361aec1ddf4e89774ea1d4a0fddd6ef4}{}\label{structGPIO__Type_a361aec1ddf4e89774ea1d4a0fddd6ef4}
Port Data Output Register, offset\+: 0x0 \index{G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}!P\+S\+OR@{P\+S\+OR}}
\index{P\+S\+OR@{P\+S\+OR}!G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+S\+OR}{PSOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+::\+P\+S\+OR}\hypertarget{structGPIO__Type_a669ea2d1371abbcd552de208ea9230bc}{}\label{structGPIO__Type_a669ea2d1371abbcd552de208ea9230bc}
Port Set Output Register, offset\+: 0x4 \index{G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}!P\+T\+OR@{P\+T\+OR}}
\index{P\+T\+OR@{P\+T\+OR}!G\+P\+I\+O\+\_\+\+Type@{G\+P\+I\+O\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+T\+OR}{PTOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t G\+P\+I\+O\+\_\+\+Type\+::\+P\+T\+OR}\hypertarget{structGPIO__Type_aec9404442ba35916e2a747d2d0bf73de}{}\label{structGPIO__Type_aec9404442ba35916e2a747d2d0bf73de}
Port Toggle Output Register, offset\+: 0xC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
