#!/usr/bin/env python3
"""
MSI-X Capability Parser

This module provides functionality to parse MSI-X capability structures from
PCI configuration space and generate SystemVerilog code for MSI-X table replication.
"""

import struct
from typing import Any, Dict, List, Optional, Tuple

# Import project logging and string utilities
from ..log_config import get_logger
from ..string_utils import (
    log_debug_safe,
    log_error_safe,
    log_info_safe,
    log_warning_safe,
)

# Import PCI capability infrastructure for extended capabilities support
try:
    from ..pci_capability.compat import find_cap as pci_find_cap
    from ..pci_capability.compat import find_ext_cap
    from ..pci_capability.types import CapabilityType
except ImportError:
    # Fallback for different import paths
    try:
        from pci_capability.compat import find_cap as pci_find_cap
        from pci_capability.compat import find_ext_cap
        from pci_capability.types import CapabilityType
    except ImportError:
        # Use None to indicate unavailable - will fall back to local implementation
        pci_find_cap = None
        find_ext_cap = None
        CapabilityType = None

# Import template renderer
try:
    from ..templating.template_renderer import TemplateRenderer, TemplateRenderError
except ImportError:
    try:
        from templating.template_renderer import TemplateRenderer, TemplateRenderError
    except ImportError:
        from src.templating.template_renderer import (
            TemplateRenderer,
            TemplateRenderError,
        )

# Import BAR size constants
try:
    from .constants import BAR_SIZE_CONSTANTS
except ImportError:
    try:
        from constants import BAR_SIZE_CONSTANTS
    except ImportError:
        from src.device_clone.constants import BAR_SIZE_CONSTANTS

logger = get_logger(__name__)

# Define commonly used BAR size constants
BAR_MEM_MIN_SIZE = BAR_SIZE_CONSTANTS["SIZE_4KB"]  # 4KB minimum for memory BARs
BAR_MEM_DEFAULT_SIZE = BAR_SIZE_CONSTANTS["SIZE_64KB"]  # 64KB default for memory BARs
BAR_IO_DEFAULT_SIZE = BAR_SIZE_CONSTANTS[
    "MAX_IO_SIZE"
]  # 256 bytes default for I/O BARs


def hex_to_bytes(hex_string: str) -> bytearray:
    """
    Convert hex string to bytearray for efficient byte-level operations.

    Args:
        hex_string: Configuration space as a hex string

    Returns:
        bytearray representation of the hex string
    """
    if len(hex_string) % 2 != 0:
        raise ValueError("Hex string must have even length")
    return bytearray.fromhex(hex_string)


def read_u8(data: bytearray, offset: int) -> int:
    """
    Read an 8-bit value from bytearray.

    Args:
        data: Byte data
        offset: Byte offset to read from

    Returns:
        8-bit unsigned integer value

    Raises:
        IndexError: If offset is out of bounds
    """
    return data[offset]


def read_u16_le(data: bytearray, offset: int) -> int:
    """
    Read a 16-bit little-endian value from bytearray.

    Args:
        data: Byte data
        offset: Byte offset to read from

    Returns:
        16-bit unsigned integer value

    Raises:
        struct.error: If offset is out of bounds
    """
    return struct.unpack_from("<H", data, offset)[0]


def read_u32_le(data: bytearray, offset: int) -> int:
    """
    Read a 32-bit little-endian value from bytearray.

    Args:
        data: Byte data
        offset: Byte offset to read from

    Returns:
        32-bit unsigned integer value

    Raises:
        struct.error: If offset is out of bounds
    """
    return struct.unpack_from("<I", data, offset)[0]


def is_valid_offset(data: bytearray, offset: int, size: int) -> bool:
    """
    Check if reading 'size' bytes from 'offset' is within bounds.

    Args:
        data: Byte data
        offset: Starting offset
        size: Number of bytes to read

    Returns:
        True if the read is within bounds
    """
    return offset + size <= len(data)


def find_cap(cfg: str, cap_id: int) -> Optional[int]:
    """
    Find a capability in the PCI configuration space, supporting both standard and extended capabilities.

    This function now supports PCIe extended capabilities (offset >= 0x100) by leveraging
    the existing PCI capability infrastructure when available.

    Args:
        cfg: Configuration space as a hex string
        cap_id: Capability ID to find (e.g., 0x11 for MSI-X)

    Returns:
        Offset of the capability in the configuration space, or None if not found
    """
    log_debug_safe(
        logger,
        "Searching for capability ID 0x{cap_id:02x} in configuration space",
        cap_id=cap_id,
    )
    log_debug_safe(
        logger, "Configuration space length: {length} characters", length=len(cfg)
    )

    # Try to use the advanced PCI capability infrastructure first
    if pci_find_cap is not None:
        try:
            # First try standard capabilities
            standard_offset = pci_find_cap(cfg, cap_id)
            if standard_offset is not None:
                log_debug_safe(
                    logger,
                    "Found capability ID 0x{cap_id:02x} at standard offset 0x{offset:02x}",
                    cap_id=cap_id,
                    offset=standard_offset,
                )
                return standard_offset

            # If not found in standard space and extended capability support is available,
            # try extended capabilities
            if find_ext_cap is not None:
                extended_offset = find_ext_cap(cfg, cap_id)
                if extended_offset is not None:
                    log_debug_safe(
                        logger,
                        "Found capability ID 0x{cap_id:02x} at extended offset 0x{offset:03x}",
                        cap_id=cap_id,
                        offset=extended_offset,
                    )
                    return extended_offset

            # Not found in either space
            log_debug_safe(
                logger, "Capability ID 0x{cap_id:02x} not found", cap_id=cap_id
            )
            return None

        except Exception as e:
            log_warning_safe(
                logger,
                "Error using advanced PCI capability infrastructure: {error}, falling back to local implementation",
                error=e,
            )
            # Fall through to local implementation

    # Fallback to local implementation for standard capabilities only
    # Check if configuration space is valid (minimum 256 bytes for basic config space)
    if not cfg or len(cfg) < 512:  # 256 bytes = 512 hex chars
        log_warning_safe(logger, "Configuration space is too small (need ≥256 bytes)")
        return None

    try:
        # Convert hex string to bytes for efficient processing
        cfg_bytes = hex_to_bytes(cfg)
    except ValueError as e:
        log_error_safe(
            logger, "Invalid hex string in configuration space: {error}", error=e
        )
        return None

    # Check if capabilities are supported (Status register bit 4)
    status_offset = 0x06
    if not is_valid_offset(cfg_bytes, status_offset, 2):
        log_warning_safe(logger, "Status register not found in configuration space")
        return None

    try:
        status = read_u16_le(cfg_bytes, status_offset)
        if not (status & 0x10):  # Check capabilities bit
            log_debug_safe(logger, "Device does not support capabilities")
            return None
    except struct.error:
        log_warning_safe(logger, "Failed to read status register")
        return None

    # Get capabilities pointer (offset 0x34)
    cap_ptr_offset = 0x34
    if not is_valid_offset(cfg_bytes, cap_ptr_offset, 1):
        log_warning_safe(
            logger, "Capabilities pointer not found in configuration space"
        )
        return None

    try:
        cap_ptr = read_u8(cfg_bytes, cap_ptr_offset)
        if cap_ptr == 0:
            log_debug_safe(logger, "No capabilities present")
            return None
    except IndexError:
        log_warning_safe(logger, "Failed to read capabilities pointer")
        return None

    # Walk the capabilities list
    current_ptr = cap_ptr
    visited = set()  # To detect loops

    while current_ptr and current_ptr != 0 and current_ptr not in visited:
        visited.add(current_ptr)

        # Ensure we have enough data for capability header (ID + next pointer)
        if not is_valid_offset(cfg_bytes, current_ptr, 2):
            log_warning_safe(
                logger,
                "Capability pointer 0x{current_ptr:02x} is out of bounds",
                current_ptr=current_ptr,
            )
            return None

        # Read capability ID and next pointer
        try:
            current_cap_id = read_u8(cfg_bytes, current_ptr)
            next_ptr = read_u8(cfg_bytes, current_ptr + 1)

            if current_cap_id == cap_id:
                return current_ptr

            current_ptr = next_ptr
        except IndexError:
            log_warning_safe(
                logger,
                "Invalid capability data at offset 0x{current_ptr:02x}",
                current_ptr=current_ptr,
            )
            return None

    log_debug_safe(logger, "Capability ID 0x{cap_id:02x} not found", cap_id=cap_id)
    return None


def msix_size(cfg: str) -> int:
    """
    Determine the MSI-X table size from the configuration space.

    Args:
        cfg: Configuration space as a hex string

    Returns:
        Number of MSI-X table entries, or 0 if MSI-X is not supported
    """
    # Find MSI-X capability (ID 0x11)
    cap = find_cap(cfg, 0x11)
    if cap is None:
        log_info_safe(logger, "MSI-X capability not found")
        return 0

    try:
        # Convert hex string to bytes for efficient processing
        cfg_bytes = hex_to_bytes(cfg)
    except ValueError as e:
        log_error_safe(
            logger, "Invalid hex string in configuration space: {error}", error=e
        )
        return 0

    # Read Message Control register (offset 2 from capability start)
    msg_ctrl_offset = cap + 2
    if not is_valid_offset(cfg_bytes, msg_ctrl_offset, 2):
        log_warning_safe(logger, "MSI-X Message Control register is out of bounds")
        return 0

    try:
        # Read 16-bit little-endian Message Control register
        msg_ctrl = read_u16_le(cfg_bytes, msg_ctrl_offset)

        # Table size is encoded in the lower 11 bits (Table Size field)
        table_size = (msg_ctrl & 0x7FF) + 1

        log_debug_safe(
            logger,
            "MSI-X table size: {table_size} entries (msg_ctrl=0x{msg_ctrl:04x})",
            table_size=table_size,
            msg_ctrl=msg_ctrl,
        )
        return table_size
    except struct.error:
        log_warning_safe(logger, "Failed to read MSI-X Message Control register")
        return 0


def parse_msix_capability(cfg: str) -> Dict[str, Any]:
    """
    Parse the MSI-X capability structure from the configuration space.

    Args:
        cfg: Configuration space as a hex string

    Returns:
        Dictionary containing MSI-X capability information:
        - table_size: Number of MSI-X table entries
        - table_bir: BAR indicator for the MSI-X table
        - table_offset: Offset of the MSI-X table in the BAR
        - pba_bir: BAR indicator for the PBA
        - pba_offset: Offset of the PBA in the BAR
        - enabled: Whether MSI-X is enabled
        - function_mask: Whether the function is masked
    """
    result = {
        "table_size": 0,
        "table_bir": 0,
        "table_offset": 0,
        "pba_bir": 0,
        "pba_offset": 0,
        "enabled": False,
        "function_mask": False,
    }
    # Find MSI-X capability (ID 0x11)
    cap = find_cap(cfg, 0x11)
    if cap is None:
        log_info_safe(logger, "MSI-X capability not found")
        return result
    log_debug_safe(logger, "MSI-X capability found at offset 0x{cap:02x}", cap=cap)
    try:
        # Convert hex string to bytes for efficient processing
        cfg_bytes = hex_to_bytes(cfg)
    except ValueError as e:
        log_error_safe(
            logger, "Invalid hex string in configuration space: {error}", error=e
        )
        return result

    # Read Message Control register (offset 2 from capability start)
    msg_ctrl_offset = cap + 2
    if not is_valid_offset(cfg_bytes, msg_ctrl_offset, 2):
        log_warning_safe(logger, "MSI-X Message Control register is out of bounds")
        return result

    try:
        # Read 16-bit little-endian Message Control register
        msg_ctrl = read_u16_le(cfg_bytes, msg_ctrl_offset)

        # Parse Message Control fields
        table_size = (msg_ctrl & 0x7FF) + 1  # Bits 10:0
        enabled = bool(msg_ctrl & 0x8000)  # Bit 15
        function_mask = bool(msg_ctrl & 0x4000)  # Bit 14

        # Read Table Offset/BIR register (offset 4 from capability start)
        table_offset_bir_offset = cap + 4
        if not is_valid_offset(cfg_bytes, table_offset_bir_offset, 4):
            log_warning_safe(logger, "MSI-X Table Offset/BIR register is out of bounds")
            return result

        table_offset_bir = read_u32_le(cfg_bytes, table_offset_bir_offset)
        table_bir = table_offset_bir & 0x7  # Lower 3 bits
        table_offset = (
            table_offset_bir & 0xFFFFFFF8
        )  # Clear lower 3 bits for 8-byte alignment

        # Read PBA Offset/BIR register (offset 8 from capability start)
        pba_offset_bir_offset = cap + 8
        if not is_valid_offset(cfg_bytes, pba_offset_bir_offset, 4):
            log_warning_safe(logger, "MSI-X PBA Offset/BIR register is out of bounds")
            return result

        pba_offset_bir = read_u32_le(cfg_bytes, pba_offset_bir_offset)
        pba_bir = pba_offset_bir & 0x7  # Lower 3 bits
        pba_offset = (
            pba_offset_bir & 0xFFFFFFF8
        )  # Clear lower 3 bits for 8-byte alignment

        # Update result
        result.update(
            {
                "table_size": table_size,
                "table_bir": table_bir,
                "table_offset": table_offset,
                "pba_bir": pba_bir,
                "pba_offset": pba_offset,
                "enabled": enabled,
                "function_mask": function_mask,
            }
        )

        log_info_safe(
            logger,
            "MSI-X capability found: {table_size} entries, "
            "table BIR {table_bir} offset 0x{table_offset:x}, "
            "PBA BIR {pba_bir} offset 0x{pba_offset:x}",
            table_size=table_size,
            table_bir=table_bir,
            table_offset=table_offset,
            pba_bir=pba_bir,
            pba_offset=pba_offset,
        )

        # Check for alignment warnings
        if table_offset_bir & 0x7 != 0:
            log_warning_safe(
                logger,
                "MSI-X table offset 0x{table_offset_bir:x} is not 8-byte aligned "
                "(actual offset: 0x{table_offset_bir:x}, aligned: 0x{table_offset:x})",
                table_offset_bir=table_offset_bir,
                table_offset=table_offset,
            )

        return result

    except struct.error as e:
        log_warning_safe(
            logger, "Error reading MSI-X capability registers: {error}", error=e
        )
        return result


def parse_bar_info_from_config_space(cfg: str) -> List[Dict[str, Any]]:
    """
    Parse BAR information from configuration space for overlap detection.

    This method uses the BarSizeConverter for accurate PCIe-compliant BAR size
    detection when possible, falling back to simplified estimation.

    Args:
        cfg: Configuration space as a hex string

    Returns:
        List of dictionaries containing BAR information with keys:
        - index: BAR index (0-5)
        - bar_type: "memory" or "io"
        - address: Base address (64-bit for 64-bit BARs)
        - size: BAR size in bytes (PCIe-compliant detection when possible)
        - is_64bit: Whether this is a 64-bit BAR
        - prefetchable: Whether the BAR is prefetchable
    """
    bars = []

    try:
        cfg_bytes = hex_to_bytes(cfg)
    except ValueError as e:
        log_error_safe(
            logger, "Invalid hex string in configuration space: {error}", error=e
        )
        return bars

    # Parse each BAR (0-5)
    i = 0
    while i < 6:  # Standard PCI has 6 BARs max
        bar_offset = 0x10 + (i * 4)  # BAR0 starts at offset 0x10

        if not is_valid_offset(cfg_bytes, bar_offset, 4):
            break

        try:
            bar_value = read_u32_le(cfg_bytes, bar_offset)

            # Skip empty BARs
            if bar_value == 0:
                i += 1
                continue

            # Determine BAR type
            is_io_bar = bool(bar_value & 0x1)
            bar_type = "io" if is_io_bar else "memory"

            # For memory BARs, check if 64-bit
            is_64bit = False
            prefetchable = False

            if not is_io_bar:
                memory_type = (bar_value >> 1) & 0x3
                is_64bit = memory_type == 2  # Type 10b = 64-bit
                prefetchable = bool(bar_value & 0x8)

            # Calculate base address
            if is_io_bar:
                base_addr = bar_value & 0xFFFFFFFC  # Clear lower 2 bits
            else:
                base_addr = bar_value & 0xFFFFFFF0  # Clear lower 4 bits

            # For 64-bit BARs, read upper 32 bits
            if is_64bit and i < 5:  # Make sure we don't go beyond BAR5
                upper_bar_offset = bar_offset + 4
                if is_valid_offset(cfg_bytes, upper_bar_offset, 4):
                    upper_value = read_u32_le(cfg_bytes, upper_bar_offset)
                    base_addr = (base_addr & 0xFFFFFFF0) | (upper_value << 32)

            # Estimate BAR size - try multiple methods for accuracy
            size = 0
            if bar_value != 0:
                # Method 1: Try using BarSizeConverter for proper size detection
                # Note: This requires the BAR value to be the result of writing all 1s
                # and reading back, which we don't have from config space dumps
                try:
                    from .bar_size_converter import BarSizeConverter

                    # For config space values, we can't use the PCIe probe method
                    # as we don't have the actual size mask. Use the simplified method instead.
                    size = 0  # Skip BarSizeConverter for config space parsing
                except ImportError:
                    pass

                # Method 2: Use simplified estimation based on address alignment
                if size == 0:
                    if is_io_bar:
                        # I/O BARs are typically smaller
                        size = BAR_IO_DEFAULT_SIZE  # Default 256 bytes for I/O
                    else:
                        # Memory BARs - estimate from alignment
                        addr_mask = base_addr & 0xFFFFFFF0
                        if addr_mask != 0:
                            # Find the lowest set bit to estimate alignment/size
                            alignment = addr_mask & (~addr_mask + 1)
                            size = max(
                                alignment, BAR_MEM_MIN_SIZE
                            )  # Minimum 4KB for memory BARs
                        else:
                            size = BAR_MEM_DEFAULT_SIZE  # Default 64KB if we can't determine

            bar_info = {
                "index": i,
                "bar_type": bar_type,
                "address": base_addr,
                "size": size,
                "is_64bit": is_64bit,
                "prefetchable": prefetchable,
            }

            bars.append(bar_info)
            log_debug_safe(
                logger,
                "Parsed BAR {index}: {type} @ 0x{address:016x}, size=0x{size:x}, 64bit={is_64bit}",
                index=i,
                type=bar_type,
                address=base_addr,
                size=size,
                is_64bit=is_64bit,
            )

            # Skip next BAR if this was 64-bit (it's the upper half)
            if is_64bit:
                i += 2
            else:
                i += 1

        except (struct.error, IndexError) as e:
            log_warning_safe(
                logger,
                "Error parsing BAR {index}: {error}",
                index=i,
                error=e,
            )
            i += 1

    return bars


def validate_msix_configuration_enhanced(
    msix_info: Dict[str, Any], cfg: str
) -> Tuple[bool, List[str]]:
    """
    Enhanced MSI-X configuration validation with proper 64-bit BAR support.

    Args:
        msix_info: Dictionary containing MSI-X capability information
        cfg: Configuration space as a hex string for BAR parsing

    Returns:
        Tuple of (is_valid, error_messages)
    """
    errors = []

    # Check table size validity
    table_size = msix_info.get("table_size", 0)
    if table_size == 0:
        errors.append("MSI-X table size is zero")
    elif table_size > 2048:  # PCIe spec maximum
        errors.append(f"MSI-X table size {table_size} exceeds maximum of 2048")

    # Check BIR validity (must be 0-5 for standard BARs)
    table_bir = msix_info.get("table_bir", 0)
    pba_bir = msix_info.get("pba_bir", 0)

    if table_bir > 5:
        errors.append(f"MSI-X table BIR {table_bir} is invalid (must be 0-5)")
    if pba_bir > 5:
        errors.append(f"MSI-X PBA BIR {pba_bir} is invalid (must be 0-5)")

    # Check alignment requirements
    table_offset = msix_info.get("table_offset", 0)
    pba_offset = msix_info.get("pba_offset", 0)

    if table_offset % 8 != 0:
        errors.append(f"MSI-X table offset 0x{table_offset:x} is not 8-byte aligned")
    if pba_offset % 8 != 0:
        errors.append(f"MSI-X PBA offset 0x{pba_offset:x} is not 8-byte aligned")

    # Enhanced overlap detection with proper BAR parsing
    if table_bir == pba_bir:
        # Parse BAR information from configuration space
        bars = parse_bar_info_from_config_space(cfg)

        # Find the relevant BAR
        target_bar = None
        for bar in bars:
            if bar["index"] == table_bir:
                target_bar = bar
                break

        if target_bar is None:
            log_warning_safe(
                logger,
                "Could not find BAR {bir} information for overlap validation",
                bir=table_bir,
            )
            # Fall back to basic overlap detection
            table_end = table_offset + (table_size * 16)  # 16 bytes per entry
            pba_size = ((table_size + 31) // 32) * 4  # PBA size in bytes
            pba_end = pba_offset + pba_size

            if table_offset < pba_end and table_end > pba_offset:
                errors.append(
                    "MSI-X table and PBA overlap in the same BAR (basic validation)"
                )
        else:
            # Enhanced validation with actual BAR information
            bar_size = target_bar["size"]
            bar_is_64bit = target_bar["is_64bit"]

            log_debug_safe(
                logger,
                "Validating MSI-X overlap in BAR {bir}: size=0x{size:x}, 64bit={is_64bit}",
                bir=table_bir,
                size=bar_size,
                is_64bit=bar_is_64bit,
            )

            # Calculate table and PBA regions with proper 64-bit support
            table_end = table_offset + (table_size * 16)  # 16 bytes per entry
            pba_size = ((table_size + 31) // 32) * 4  # PBA size in bytes
            pba_end = pba_offset + pba_size

            # Check if regions fit within the BAR
            if bar_size > 0:  # Only validate if we have BAR size information
                if table_end > bar_size:
                    errors.append(
                        f"MSI-X table extends beyond BAR {table_bir} "
                        f"(table ends at 0x{table_end:x}, BAR size is 0x{bar_size:x})"
                    )

                if pba_end > bar_size:
                    errors.append(
                        f"MSI-X PBA extends beyond BAR {pba_bir} "
                        f"(PBA ends at 0x{pba_end:x}, BAR size is 0x{bar_size:x})"
                    )

            # Check for overlap between table and PBA
            if table_offset < pba_end and table_end > pba_offset:
                errors.append(
                    f"MSI-X table (0x{table_offset:x}-0x{table_end:x}) and "
                    f"PBA (0x{pba_offset:x}-0x{pba_end:x}) overlap in BAR {table_bir}"
                )

            log_debug_safe(
                logger,
                "MSI-X overlap validation complete: table=0x{table_offset:x}-0x{table_end:x}, "
                "pba=0x{pba_offset:x}-0x{pba_end:x}, bar_size=0x{bar_size:x}",
                table_offset=table_offset,
                table_end=table_end,
                pba_offset=pba_offset,
                pba_end=pba_end,
                bar_size=bar_size,
            )

    is_valid = len(errors) == 0
    return is_valid, errors


def generate_msix_table_sv(msix_info: Dict[str, Any]) -> str:
    """
    Generate SystemVerilog code for the MSI-X table and PBA.

    Args:
        msix_info: Dictionary containing MSI-X capability information

    Returns:
        SystemVerilog code for the MSI-X table and PBA
    """
    # Validate required fields to prevent template rendering errors
    required_fields = [
        "table_size",
        "table_bir",
        "table_offset",
        "pba_bir",
        "pba_offset",
        "enabled",
        "function_mask",
    ]
    missing_fields = [field for field in required_fields if field not in msix_info]
    if missing_fields:
        log_error_safe(
            logger, "Missing required MSI-X fields: {fields}", fields=missing_fields
        )
        # Return a disabled MSI-X module instead of failing
        msix_info = {
            "table_size": 1,
            "table_bir": 0,
            "table_offset": 0x1000,
            "pba_bir": 0,
            "pba_offset": 0x2000,
            "enabled": False,
            "function_mask": True,
            **{k: v for k, v in msix_info.items() if k not in missing_fields},
        }

    if msix_info["table_size"] == 0:
        log_debug_safe(
            logger, "MSI-X: Table size is 0, generating disabled MSI-X module"
        )
        # Generate a proper disabled module instead of returning a comment
        table_size = 1  # Minimum size for valid SystemVerilog
        pba_size = 1
        alignment_warning = "// MSI-X disabled - no interrupt vectors configured"
        enabled_val = 0
        function_mask_val = 1  # Force masked when disabled
    else:
        log_debug_safe(
            logger, "MSI-X: Found, generating SystemVerilog code for MSI-X table"
        )
        table_size = msix_info["table_size"]
        pba_size = (table_size + 31) // 32  # Number of 32-bit words needed for PBA
        enabled_val = 1 if msix_info["enabled"] else 0
        function_mask_val = 1 if msix_info["function_mask"] else 0

        # Generate alignment warning if needed
        alignment_warning = ""
        if msix_info["table_offset"] % 8 != 0:
            alignment_warning = f"// Warning: MSI-X table offset 0x{msix_info['table_offset']:x} is not 8-byte aligned"

    # Prepare template context
    context = {
        "table_size": table_size,
        "table_bir": msix_info["table_bir"],
        "table_offset": msix_info["table_offset"],
        "pba_bir": msix_info["pba_bir"],
        "pba_offset": msix_info["pba_offset"],
        "enabled_val": enabled_val,
        "function_mask_val": function_mask_val,
        "pba_size": pba_size,
        "pba_size_minus_one": pba_size - 1,
        "alignment_warning": alignment_warning,
    }

    # Use template renderer
    renderer = TemplateRenderer()
    main_template = renderer.render_template(
        "systemverilog/msix_implementation.sv.j2", context
    )
    capability_registers = generate_msix_capability_registers(msix_info)
    return main_template + "\n" + capability_registers


def validate_msix_configuration(
    msix_info: Dict[str, Any], cfg: str = ""
) -> Tuple[bool, List[str]]:
    """
    Validate MSI-X configuration for correctness and compliance.

    This function now supports both legacy mode (without cfg parameter) and
    enhanced mode (with cfg parameter for proper 64-bit BAR validation).

    Args:
        msix_info: Dictionary containing MSI-X capability information
        cfg: Optional configuration space hex string for enhanced validation

    Returns:
        Tuple of (is_valid, error_messages)
    """
    if cfg:
        # Use enhanced validation with proper BAR parsing
        return validate_msix_configuration_enhanced(msix_info, cfg)
    else:
        # Legacy validation mode for backward compatibility
        errors = []

        # Check table size validity
        table_size = msix_info.get("table_size", 0)
        if table_size == 0:
            errors.append("MSI-X table size is zero")
        elif table_size > 2048:  # PCIe spec maximum
            errors.append(f"MSI-X table size {table_size} exceeds maximum of 2048")

        # Check BIR validity (must be 0-5 for standard BARs)
        table_bir = msix_info.get("table_bir", 0)
        pba_bir = msix_info.get("pba_bir", 0)

        if table_bir > 5:
            errors.append(f"MSI-X table BIR {table_bir} is invalid (must be 0-5)")
        if pba_bir > 5:
            errors.append(f"MSI-X PBA BIR {pba_bir} is invalid (must be 0-5)")

        # Check alignment requirements
        table_offset = msix_info.get("table_offset", 0)
        pba_offset = msix_info.get("pba_offset", 0)

        if table_offset % 8 != 0:
            errors.append(
                f"MSI-X table offset 0x{table_offset:x} is not 8-byte aligned"
            )
        if pba_offset % 8 != 0:
            errors.append(f"MSI-X PBA offset 0x{pba_offset:x} is not 8-byte aligned")

        # Basic overlap detection for legacy mode
        if table_bir == pba_bir:
            table_end = table_offset + (table_size * 16)  # 16 bytes per entry
            pba_size = ((table_size + 31) // 32) * 4  # PBA size in bytes
            pba_end = pba_offset + pba_size

            if table_offset < pba_end and table_end > pba_offset:
                errors.append(
                    "MSI-X table and PBA overlap in the same BAR (basic validation)"
                )

        is_valid = len(errors) == 0
        return is_valid, errors


def generate_msix_capability_registers(msix_info: Dict[str, Any]) -> str:
    """
    Generate SystemVerilog code for MSI-X capability register handling.

    Args:
        msix_info: Dictionary containing MSI-X capability information

    Returns:
        SystemVerilog code for MSI-X capability register management
    """
    # Always generate a proper module, even for disabled MSI-X
    table_size = max(
        1, msix_info.get("table_size", 1)
    )  # Minimum size 1 for valid SystemVerilog

    # Prepare template context
    context = {
        "table_size_minus_one": table_size - 1,
        "table_offset_bir": f"32'h{(msix_info.get('table_offset', 0x1000) | msix_info.get('table_bir', 0)):08X}",
        "pba_offset_bir": f"32'h{(msix_info.get('pba_offset', 0x2000) | msix_info.get('pba_bir', 0)):08X}",
    }

    # Use template renderer
    renderer = TemplateRenderer()
    return renderer.render_template(
        "systemverilog/msix_capability_registers.sv.j2", context
    )


if __name__ == "__main__":
    # Example usage
    import sys

    if len(sys.argv) < 2:
        print("Usage: python msix_capability.py <config_space_hex_file>")
        sys.exit(1)

    with open(sys.argv[1], "r") as f:
        config_space = f.read().strip()

    msix_info = parse_msix_capability(config_space)
    print(f"MSI-X Table Size: {msix_info['table_size']}")
    print(f"MSI-X Table BIR: {msix_info['table_bir']}")
    print(f"MSI-X Table Offset: 0x{msix_info['table_offset']:x}")
    print(f"MSI-X PBA BIR: {msix_info['pba_bir']}")
    print(f"MSI-X PBA Offset: 0x{msix_info['pba_offset']:x}")
    print(f"MSI-X Enabled: {msix_info['enabled']}")
    print(f"MSI-X Function Mask: {msix_info['function_mask']}")

    # Enhanced validation with BAR parsing
    is_valid, errors = validate_msix_configuration(msix_info, config_space)
    print(f"\nValidation Result: {'VALID' if is_valid else 'INVALID'}")
    if errors:
        print("Validation Errors:")
        for error in errors:
            print(f"  - {error}")

    # Parse and display BAR information
    bars = parse_bar_info_from_config_space(config_space)
    if bars:
        print(f"\nParsed BARs ({len(bars)} active):")
        for bar in bars:
            bitness = "64-bit" if bar["is_64bit"] else "32-bit"
            prefetch = "prefetchable" if bar["prefetchable"] else "non-prefetchable"
            print(
                f"  BAR {bar['index']}: {bar['bar_type']} @ 0x{bar['address']:016x}, "
                f"size=0x{bar['size']:x} ({bitness}, {prefetch})"
            )

    sv_code = generate_msix_table_sv(msix_info)
    print("\nSystemVerilog Code:")
    print(sv_code)
