Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 18 17:27:28 2023


Cell Usage:
GTP_DFF_C                    16 uses
GTP_DFF_CE                   53 uses
GTP_DFF_P                    10 uses
GTP_DFF_PE                    2 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                     12 uses
GTP_LUT2                      4 uses
GTP_LUT3                      7 uses
GTP_LUT4                     11 uses
GTP_LUT5                     22 uses
GTP_LUT5CARRY                33 uses
GTP_ROM64X1                   4 uses

I/O ports: 38
GTP_INBUF                  14 uses
GTP_OUTBUF                 24 uses

Mapping Summary:
Total LUTs: 97 of 22560 (0.43%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 97
Total Registers: 81 of 33840 (0.24%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 38 of 226 (16.81%)


Overview of Control Sets:

Number of unique control sets : 6

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 2        | 0                 2
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 32
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                26
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                55
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_matrix_keyboard_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name        | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_matrix_keyboard     | 97      | 81     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 38     | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_key_4x4             | 79      | 64     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_seg_led             | 18      | 9      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_swi_led             | 0       | 8      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared         81           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    213.6752 MHz        20.0000         4.6800         15.320
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.320       0.000              0            119
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.829       0.000              0            119
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             81
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_key_4x4/delay_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_key_4x4/delay_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_4x4/delay_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_key_4x4/delay_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_key_4x4/delay_cnt [1]
                                                                                   u_key_4x4/N249_21/I0 (GTP_LUT4)
                                   td                    0.286       5.635 f       u_key_4x4/N249_21/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.099         u_key_4x4/_N778  
                                                                                   u_key_4x4/N249_34/I2 (GTP_LUT5)
                                   td                    0.300       6.399 f       u_key_4x4/N249_34/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.952         u_key_4x4/_N676  
                                                                                   u_key_4x4/N249_5/I3 (GTP_LUT4)
                                   td                    0.185       7.137 r       u_key_4x4/N249_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.601         u_key_4x4/_N773  
                                                                                   u_key_4x4/N249_18/I4 (GTP_LUT5)
                                   td                    0.172       7.773 f       u_key_4x4/N249_18/Z (GTP_LUT5)
                                   net (fanout=32)       0.730       8.503         u_key_4x4/N249   
                                                                           f       u_key_4x4/delay_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.503         Logic Levels: 4  
                                                                                   Logic: 1.272ns(31.115%), Route: 2.816ns(68.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204      24.415         nt_sys_clk       
                                                                           r       u_key_4x4/delay_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_4x4/delay_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_key_4x4/delay_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_4x4/delay_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_key_4x4/delay_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_key_4x4/delay_cnt [1]
                                                                                   u_key_4x4/N249_21/I0 (GTP_LUT4)
                                   td                    0.286       5.635 f       u_key_4x4/N249_21/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.099         u_key_4x4/_N778  
                                                                                   u_key_4x4/N249_34/I2 (GTP_LUT5)
                                   td                    0.300       6.399 f       u_key_4x4/N249_34/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.952         u_key_4x4/_N676  
                                                                                   u_key_4x4/N249_5/I3 (GTP_LUT4)
                                   td                    0.185       7.137 r       u_key_4x4/N249_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.601         u_key_4x4/_N773  
                                                                                   u_key_4x4/N249_18/I4 (GTP_LUT5)
                                   td                    0.172       7.773 f       u_key_4x4/N249_18/Z (GTP_LUT5)
                                   net (fanout=32)       0.730       8.503         u_key_4x4/N249   
                                                                           f       u_key_4x4/delay_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.503         Logic Levels: 4  
                                                                                   Logic: 1.272ns(31.115%), Route: 2.816ns(68.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204      24.415         nt_sys_clk       
                                                                           r       u_key_4x4/delay_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_4x4/delay_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : u_key_4x4/delay_cnt[2]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_4x4/delay_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_key_4x4/delay_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         u_key_4x4/delay_cnt [1]
                                                                                   u_key_4x4/N249_21/I0 (GTP_LUT4)
                                   td                    0.286       5.635 f       u_key_4x4/N249_21/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.099         u_key_4x4/_N778  
                                                                                   u_key_4x4/N249_34/I2 (GTP_LUT5)
                                   td                    0.300       6.399 f       u_key_4x4/N249_34/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.952         u_key_4x4/_N676  
                                                                                   u_key_4x4/N249_5/I3 (GTP_LUT4)
                                   td                    0.185       7.137 r       u_key_4x4/N249_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.601         u_key_4x4/_N773  
                                                                                   u_key_4x4/N249_18/I4 (GTP_LUT5)
                                   td                    0.172       7.773 f       u_key_4x4/N249_18/Z (GTP_LUT5)
                                   net (fanout=32)       0.730       8.503         u_key_4x4/N249   
                                                                           f       u_key_4x4/delay_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   8.503         Logic Levels: 4  
                                                                                   Logic: 1.272ns(31.115%), Route: 2.816ns(68.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204      24.415         nt_sys_clk       
                                                                           r       u_key_4x4/delay_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   8.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_4x4/key_col[0]/CLK (GTP_DFF_CE)
Endpoint    : u_key_4x4/key_col_reg[0]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_4x4/key_col[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_key_4x4/key_col[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.291         nt_key_col[0]    
                                                                           f       u_key_4x4/key_col_reg[0]/D (GTP_DFF_CE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_4x4/key_col_reg[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_4x4/key_col[1]/CLK (GTP_DFF_CE)
Endpoint    : u_key_4x4/key_col_reg[1]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_4x4/key_col[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_key_4x4/key_col[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.291         nt_key_col[1]    
                                                                           f       u_key_4x4/key_col_reg[1]/D (GTP_DFF_CE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_4x4/key_col_reg[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_key_4x4/key_col[2]/CLK (GTP_DFF_CE)
Endpoint    : u_key_4x4/key_col_reg[2]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_4x4/key_col[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       u_key_4x4/key_col[2]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.291         nt_key_col[2]    
                                                                           f       u_key_4x4/key_col_reg[2]/D (GTP_DFF_CE)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_key_4x4/key_col_reg[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_seg_led/sel[0]/CLK (GTP_DFF_P)
Endpoint    : sel_t[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_seg_led/sel[0]/CLK (GTP_DFF_P)

                                   tco                   0.329       4.744 r       u_seg_led/sel[0]/Q (GTP_DFF_P)
                                   net (fanout=1)        0.464       5.208         u_seg_led/sel [0]
                                                                                   u_seg_led/N0[0]/I0 (GTP_LUT1)
                                   td                    0.172       5.380 f       u_seg_led/N0[0]/Z (GTP_LUT1)
                                   net (fanout=4)        1.268       6.648         nt_sel_t[0]      
                                                                                   sel_t_obuf[0]/I (GTP_OUTBUF)
                                   td                    2.803       9.451 f       sel_t_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.451         sel_t[0]         
 sel_t[0]                                                                  f       sel_t[0] (port)  

 Data arrival time                                                   9.451         Logic Levels: 2  
                                                                                   Logic: 3.304ns(65.608%), Route: 1.732ns(34.392%)
====================================================================================================

====================================================================================================

Startpoint  : u_seg_led/sel[0]/CLK (GTP_DFF_P)
Endpoint    : sel_t[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_seg_led/sel[0]/CLK (GTP_DFF_P)

                                   tco                   0.329       4.744 r       u_seg_led/sel[0]/Q (GTP_DFF_P)
                                   net (fanout=1)        0.464       5.208         u_seg_led/sel [0]
                                                                                   u_seg_led/N0[0]/I0 (GTP_LUT1)
                                   td                    0.172       5.380 f       u_seg_led/N0[0]/Z (GTP_LUT1)
                                   net (fanout=4)        1.268       6.648         nt_sel_t[0]      
                                                                                   sel_t_obuf[1]/I (GTP_OUTBUF)
                                   td                    2.803       9.451 f       sel_t_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.451         sel_t[1]         
 sel_t[1]                                                                  f       sel_t[1] (port)  

 Data arrival time                                                   9.451         Logic Levels: 2  
                                                                                   Logic: 3.304ns(65.608%), Route: 1.732ns(34.392%)
====================================================================================================

====================================================================================================

Startpoint  : u_seg_led/sel[0]/CLK (GTP_DFF_P)
Endpoint    : sel_t[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=81)       3.204       4.415         nt_sys_clk       
                                                                           r       u_seg_led/sel[0]/CLK (GTP_DFF_P)

                                   tco                   0.329       4.744 r       u_seg_led/sel[0]/Q (GTP_DFF_P)
                                   net (fanout=1)        0.464       5.208         u_seg_led/sel [0]
                                                                                   u_seg_led/N0[0]/I0 (GTP_LUT1)
                                   td                    0.172       5.380 f       u_seg_led/N0[0]/Z (GTP_LUT1)
                                   net (fanout=4)        1.268       6.648         nt_sel_t[0]      
                                                                                   sel_t_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803       9.451 f       sel_t_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.451         sel_t[2]         
 sel_t[2]                                                                  f       sel_t[2] (port)  

 Data arrival time                                                   9.451         Logic Levels: 2  
                                                                                   Logic: 3.304ns(65.608%), Route: 1.732ns(34.392%)
====================================================================================================

====================================================================================================

Startpoint  : swi[0] (port)
Endpoint    : u_swi_led/led[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 swi[0]                                                  0.000       0.000 r       swi[0] (port)    
                                   net (fanout=1)        0.000       0.000         swi[0]           
                                                                                   swi_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       swi_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_swi[0]        
                                                                           r       u_swi_led/led[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : swi[1] (port)
Endpoint    : u_swi_led/led[1]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 swi[1]                                                  0.000       0.000 r       swi[1] (port)    
                                   net (fanout=1)        0.000       0.000         swi[1]           
                                                                                   swi_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       swi_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_swi[1]        
                                                                           r       u_swi_led/led[1]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : swi[2] (port)
Endpoint    : u_swi_led/led[2]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 swi[2]                                                  0.000       0.000 r       swi[2] (port)    
                                   net (fanout=1)        0.000       0.000         swi[2]           
                                                                                   swi_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       swi_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_swi[2]        
                                                                           r       u_swi_led/led[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_key_4x4/del_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_key_4x4/del_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_key_4x4/del_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                           
+-----------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/compile/top_matrix_keyboard_comp.adf               
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/source/top_matrix_keyboard_pin.fdc                 
| Output     | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/synthesize/top_matrix_keyboard_syn.adf             
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/synthesize/top_matrix_keyboard_syn.vm              
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/synthesize/top_matrix_keyboard_controlsets.txt     
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/synthesize/snr.db                                  
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/synthesize/top_matrix_keyboard.snr                 
+-----------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 253 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:3s
