\hypertarget{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def}{}\doxysection{FMC\+\_\+\+NAND\+\_\+\+PCC\+\_\+\+Timing\+Type\+Def Struct Reference}
\label{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def}\index{FMC\_NAND\_PCC\_TimingTypeDef@{FMC\_NAND\_PCC\_TimingTypeDef}}


FMC NAND Timing parameters structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+ll\+\_\+fmc.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a1e748cf19bff9c906727857e203ba245}{Setup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a770286e79b4d0176694482496912a4d9}{Wait\+Setup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a8b3b7705835f1b9af156860ffc03e0d8}{Hold\+Setup\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_aedfd0bf70fffb7922fd7127ebe5212c5}{Hi\+ZSetup\+Time}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FMC NAND Timing parameters structure definition. 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00327}{327}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_aedfd0bf70fffb7922fd7127ebe5212c5}\label{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_aedfd0bf70fffb7922fd7127ebe5212c5}} 
\index{FMC\_NAND\_PCC\_TimingTypeDef@{FMC\_NAND\_PCC\_TimingTypeDef}!HiZSetupTime@{HiZSetupTime}}
\index{HiZSetupTime@{HiZSetupTime}!FMC\_NAND\_PCC\_TimingTypeDef@{FMC\_NAND\_PCC\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{HiZSetupTime}{HiZSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t Hi\+ZSetup\+Time}

Defines the number of HCLK clock cycles during which the data bus is kept in HiZ after the start of a NAND-\/\+Flash write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 254 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00348}{348}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a8b3b7705835f1b9af156860ffc03e0d8}\label{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a8b3b7705835f1b9af156860ffc03e0d8}} 
\index{FMC\_NAND\_PCC\_TimingTypeDef@{FMC\_NAND\_PCC\_TimingTypeDef}!HoldSetupTime@{HoldSetupTime}}
\index{HoldSetupTime@{HoldSetupTime}!FMC\_NAND\_PCC\_TimingTypeDef@{FMC\_NAND\_PCC\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{HoldSetupTime}{HoldSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t Hold\+Setup\+Time}

Defines the number of HCLK clock cycles to hold address (and data for write access) after the command de-\/assertion for NAND-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 254 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a1e748cf19bff9c906727857e203ba245}\label{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a1e748cf19bff9c906727857e203ba245}} 
\index{FMC\_NAND\_PCC\_TimingTypeDef@{FMC\_NAND\_PCC\_TimingTypeDef}!SetupTime@{SetupTime}}
\index{SetupTime@{SetupTime}!FMC\_NAND\_PCC\_TimingTypeDef@{FMC\_NAND\_PCC\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{SetupTime}{SetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t Setup\+Time}

Defines the number of HCLK cycles to setup address before the command assertion for NAND-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a value between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 254 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00329}{329}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a770286e79b4d0176694482496912a4d9}\label{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_a770286e79b4d0176694482496912a4d9}} 
\index{FMC\_NAND\_PCC\_TimingTypeDef@{FMC\_NAND\_PCC\_TimingTypeDef}!WaitSetupTime@{WaitSetupTime}}
\index{WaitSetupTime@{WaitSetupTime}!FMC\_NAND\_PCC\_TimingTypeDef@{FMC\_NAND\_PCC\_TimingTypeDef}}
\doxysubsubsection{\texorpdfstring{WaitSetupTime}{WaitSetupTime}}
{\footnotesize\ttfamily uint32\+\_\+t Wait\+Setup\+Time}

Defines the minimum number of HCLK cycles to assert the command for NAND-\/\+Flash read or write access to common/\+Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 254 ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00335}{335}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__ll__fmc_8h}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}\end{DoxyCompactItemize}
