Analysis & Synthesis report for clk_card
Mon Jan 18 12:15:24 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Jan 18 12:15:24 2010             ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Full Version ;
; Revision Name               ; clk_card                                      ;
; Top-level Entity Name       ; clk_card                                      ;
; Family                      ; Stratix                                       ;
; Total logic elements        ; N/A until Partition Merge                     ;
; Total pins                  ; N/A until Partition Merge                     ;
; Total virtual pins          ; N/A until Partition Merge                     ;
; Total memory bits           ; N/A until Partition Merge                     ;
; DSP block 9-bit elements    ; N/A until Partition Merge                     ;
; Total PLLs                  ; N/A until Partition Merge                     ;
; Total DLLs                  ; N/A until Partition Merge                     ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1S30F780C5       ;                    ;
; Top-level entity name                                        ; clk_card           ; clk_card           ;
; Family name                                                  ; Stratix            ; Stratix II         ;
; Restructure Multiplexers                                     ; Off                ; Auto               ;
; Preserve fewer node names                                    ; Off                ; On                 ;
; State Machine Processing                                     ; One-Hot            ; Auto               ;
; Safe State Machine                                           ; On                 ; Off                ;
; Ignore LCELL Buffers                                         ; On                 ; Off                ;
; Optimization Technique                                       ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                        ; On                 ; Off                ;
; Use smart compilation                                        ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Jan 18 12:15:06 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clk_card -c clk_card
Info: Using INI file C:/mce/cards/clk_card/clk_card/synth/quartus.ini
Info: Found 2 design units, including 1 entities, in source file ../../ret_dat/source/rtl/mls_data_bank.vhd
    Info: Found design unit 1: mls_data_bank-SYN
    Info: Found entity 1: mls_data_bank
Info: Found 2 design units, including 1 entities, in source file ../source/rtl/d_flipflop.vhd
    Info: Found design unit 1: d_flipflop-SYN
    Info: Found entity 1: d_flipflop
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/command_pack.vhd
    Info: Found design unit 1: command_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/data_types_pack.vhd
    Info: Found design unit 1: data_types_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/general_pack.vhd
    Info: Found design unit 1: general_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/sys_param/source/rtl/wishbone_pack.vhd
    Info: Found design unit 1: wishbone_pack
Info: Found 1 design units, including 0 entities, in source file ../../../library/components/source/rtl/component_pack.vhd
    Info: Found design unit 1: component_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs_pack.vhd
    Info: Found design unit 1: frame_timing_wbs_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core_pack.vhd
    Info: Found design unit 1: frame_timing_core_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_pack.vhd
    Info: Found design unit 1: frame_timing_pack
Info: Found 1 design units, including 0 entities, in source file ../../sync_gen/source/rtl/sync_gen_pack.vhd
    Info: Found design unit 1: sync_gen_pack
Info: Found 1 design units, including 0 entities, in source file ../../sync_gen/source/rtl/sync_gen_core_pack.vhd
    Info: Found design unit 1: sync_gen_core_pack
Info: Found 1 design units, including 0 entities, in source file ../../sync_gen/source/rtl/sync_gen_wbs_pack.vhd
    Info: Found design unit 1: sync_gen_wbs_pack
Info: Found 1 design units, including 0 entities, in source file ../../issue_reply/source/rtl/fibre_rx_pack.vhd
    Info: Found design unit 1: fibre_rx_pack
Info: Found 1 design units, including 0 entities, in source file ../../issue_reply/source/rtl/fibre_tx_pack.vhd
    Info: Found design unit 1: fibre_tx_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/async/source/rtl/async_pack.vhd
    Info: Found design unit 1: async_pack
Info: Found 1 design units, including 0 entities, in source file ../../issue_reply/source/rtl/cmd_queue_ram40_pack.vhd
    Info: Found design unit 1: cmd_queue_ram40_pack
Info: Found 1 design units, including 0 entities, in source file ../../issue_reply/source/rtl/cmd_queue_pack.vhd
    Info: Found design unit 1: cmd_queue_pack
Info: Found 1 design units, including 0 entities, in source file ../../issue_reply/source/rtl/cmd_translator_pack.vhd
    Info: Found design unit 1: cmd_translator_pack
Info: Found 1 design units, including 0 entities, in source file ../../issue_reply/source/rtl/reply_queue_pack.vhd
    Info: Found design unit 1: reply_queue_pack
Info: Found 1 design units, including 0 entities, in source file ../../issue_reply/source/rtl/issue_reply_pack.vhd
    Info: Found design unit 1: issue_reply_pack
Info: Found 1 design units, including 0 entities, in source file ../../issue_reply/source/rtl/reply_translator_pack.vhd
    Info: Found design unit 1: reply_translator_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/leds/source/rtl/leds_pack.vhd
    Info: Found design unit 1: leds_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/slot_id/source/rtl/slot_id_pack.vhd
    Info: Found design unit 1: slot_id_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/fw_rev/source/rtl/fw_rev_pack.vhd
    Info: Found design unit 1: fw_rev_pack
Info: Found 1 design units, including 0 entities, in source file ../../cc_reset/source/rtl/cc_reset_pack.vhd
    Info: Found design unit 1: cc_reset_pack
Info: Found 1 design units, including 0 entities, in source file ../../ret_dat/source/rtl/ret_dat_wbs_pack.vhd
    Info: Found design unit 1: ret_dat_wbs_pack
Info: Found 2 design units, including 0 entities, in source file ../../dv_rx/source/rtl/dv_rx_pack.vhd
    Info: Found design unit 1: dv_rx_pack
    Info: Found design unit 2: dv_rx_pack-body
Info: Found 1 design units, including 0 entities, in source file ../../clk_switchover/source/rtl/clk_switchover_pack.vhd
    Info: Found design unit 1: clk_switchover_pack
Info: Found 1 design units, including 0 entities, in source file ../../sram_ctrl/source/rtl/sram_ctrl_pack.vhd
    Info: Found design unit 1: sram_ctrl_pack
Info: Found 1 design units, including 0 entities, in source file ../source/rtl/clk_card_pack.vhd
    Info: Found design unit 1: clk_card_pack
Info: Found 1 design units, including 0 entities, in source file ../../../all_cards/all_cards/source/rtl/all_cards_pack.vhd
    Info: Found design unit 1: all_cards_pack
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/all_cards/source/rtl/all_cards.vhd
    Info: Found design unit 1: all_cards-rtl
    Info: Found entity 1: all_cards
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/manch_pll.vhd
    Info: Found design unit 1: manch_pll-SYN
    Info: Found entity 1: manch_pll
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/three_wire_master.vhd
    Info: Found design unit 1: three_wire_master-behav
    Info: Found entity 1: three_wire_master
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/slot_id/source/rtl/slot_id.vhd
    Info: Found design unit 1: bp_slot_id-rtl
    Info: Found entity 1: bp_slot_id
Info: Found 2 design units, including 1 entities, in source file ../../subarray_id/source/rtl/subarray_id.vhd
    Info: Found design unit 1: subarray_id-rtl
    Info: Found entity 1: subarray_id
Info: Found 2 design units, including 1 entities, in source file ../../backplane_id_thermo/source/rtl/backplane_id_thermo.vhd
    Info: Found design unit 1: backplane_id_thermo-behav
    Info: Found entity 1: backplane_id_thermo
Info: Found 2 design units, including 1 entities, in source file ../../psu_ctrl/source/rtl/tpram_32bit_x_64.vhd
    Info: Found design unit 1: tpram_32bit_x_64-SYN
    Info: Found entity 1: tpram_32bit_x_64
Info: Found 2 design units, including 1 entities, in source file ../../psu_ctrl/source/rtl/ram_32bit_x_64.vhd
    Info: Found design unit 1: ram_32bit_x_64-SYN
    Info: Found entity 1: ram_32bit_x_64
Info: Found 2 design units, including 1 entities, in source file ../../psu_ctrl/source/rtl/psu_ctrl.vhd
    Info: Found design unit 1: psu_ctrl-top
    Info: Found entity 1: psu_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../clk_switchover/source/rtl/clk_switchover.vhd
    Info: Found design unit 1: clk_switchover-top
    Info: Found entity 1: clk_switchover
Info: Found 2 design units, including 1 entities, in source file ../../config_fpga/source/rtl/config_fpga.vhd
    Info: Found design unit 1: config_fpga-top
    Info: Found entity 1: config_fpga
Info: Found 2 design units, including 1 entities, in source file ../../dv_rx/source/rtl/dv_rx.vhd
    Info: Found design unit 1: dv_rx-top
    Info: Found entity 1: dv_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd
    Info: Found design unit 1: fpga_thermo-rtl
    Info: Found entity 1: fpga_thermo
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/id_thermo/source/rtl/id_thermo.vhd
    Info: Found design unit 1: id_thermo-behav
    Info: Found entity 1: id_thermo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/parallel_crc.vhd
    Info: Found design unit 1: parallel_crc-behav
    Info: Found entity 1: parallel_crc
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/clock_domain_interface.vhd
    Info: Found design unit 1: clock_domain_interface-rtl
    Info: Found entity 1: clock_domain_interface
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fast2slow_clk_domain_crosser.vhd
    Info: Found design unit 1: fast2slow_clk_domain_crosser-rtl
    Info: Found entity 1: fast2slow_clk_domain_crosser
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/grey_counter.vhd
    Info: Found design unit 1: grey_counter-behav
    Info: Found entity 1: grey_counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/one_wire_master.vhd
    Info: Found design unit 1: one_wire_master-behav
    Info: Found entity 1: one_wire_master
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/ring_counter.vhd
    Info: Found design unit 1: ring_counter-behav
    Info: Found entity 1: ring_counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/serial_crc.vhd
    Info: Found design unit 1: serial_crc-behav
    Info: Found entity 1: serial_crc
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/slow2fast_clk_domain_crosser.vhd
    Info: Found design unit 1: slow2fast_clk_domain_crosser-rtl
    Info: Found entity 1: slow2fast_clk_domain_crosser
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/smb_master.vhd
    Info: Found design unit 1: smb_master-behav
    Info: Found entity 1: smb_master
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/binary_counter.vhd
    Info: Found design unit 1: binary_counter-behav
    Info: Found entity 1: binary_counter
Info: Found 2 design units, including 1 entities, in source file ../../ret_dat/source/rtl/ret_dat_wbs.vhd
    Info: Found design unit 1: ret_dat_wbs-rtl
    Info: Found entity 1: ret_dat_wbs
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/fw_rev/source/rtl/fw_rev.vhd
    Info: Found design unit 1: fw_rev-rtl
    Info: Found entity 1: fw_rev
Info: Found 2 design units, including 1 entities, in source file ../../pll/source/rtl/cc_pll.vhd
    Info: Found design unit 1: cc_pll-SYN
    Info: Found entity 1: cc_pll
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/reply_queue.vhd
    Info: Found design unit 1: reply_queue-behav
    Info: Found entity 1: reply_queue
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/reply_queue_receive.vhd
    Info: Found design unit 1: reply_queue_receive-rtl
    Info: Found entity 1: reply_queue_receive
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/reply_queue_sequencer.vhd
    Info: Found design unit 1: reply_queue_sequencer-rtl
    Info: Found entity 1: reply_queue_sequencer
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/reply_queue_accumulator.vhd
    Info: Found design unit 1: reply_queue_accumulator-SYN
    Info: Found entity 1: reply_queue_accumulator
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/leds/source/rtl/leds.vhd
    Info: Found design unit 1: leds-rtl
    Info: Found entity 1: leds
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
    Info: Found design unit 1: dispatch_wishbone-rtl
    Info: Found entity 1: dispatch_wishbone
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch.vhd
    Info: Found design unit 1: dispatch-rtl
    Info: Found entity 1: dispatch
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
    Info: Found design unit 1: dispatch_cmd_receive-rtl
    Info: Found entity 1: dispatch_cmd_receive
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
    Info: Found design unit 1: dispatch_reply_transmit-rtl
    Info: Found entity 1: dispatch_reply_transmit
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_tx.vhd
    Info: Found design unit 1: lvds_tx-rtl
    Info: Found entity 1: lvds_tx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/async/source/rtl/lvds_rx.vhd
    Info: Found design unit 1: lvds_rx-rtl
    Info: Found entity 1: lvds_rx
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing.vhd
    Info: Found design unit 1: frame_timing-beh
    Info: Found entity 1: frame_timing
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_core.vhd
    Info: Found design unit 1: frame_timing_core-beh
    Info: Found entity 1: frame_timing_core
Info: Found 2 design units, including 1 entities, in source file ../../../all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
    Info: Found design unit 1: frame_timing_wbs-rtl
    Info: Found entity 1: frame_timing_wbs
Info: Found 2 design units, including 1 entities, in source file ../../sync_gen/source/rtl/sync_gen.vhd
    Info: Found design unit 1: sync_gen-beh
    Info: Found entity 1: sync_gen
Info: Found 2 design units, including 1 entities, in source file ../../sync_gen/source/rtl/sync_gen_core.vhd
    Info: Found design unit 1: sync_gen_core-beh
    Info: Found entity 1: sync_gen_core
Info: Found 2 design units, including 1 entities, in source file ../../sync_gen/source/rtl/sync_gen_wbs.vhd
    Info: Found design unit 1: sync_gen_wbs-rtl
    Info: Found entity 1: sync_gen_wbs
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/cmd_queue_tpram.vhd
    Info: Found design unit 1: cmd_queue_tpram-SYN
    Info: Found entity 1: cmd_queue_tpram
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/cmd_queue.vhd
    Info: Found design unit 1: cmd_queue-behav
    Info: Found entity 1: cmd_queue
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/cmd_translator.vhd
    Info: Found design unit 1: cmd_translator-rtl
    Info: Found entity 1: cmd_translator
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/cmd_translator_arbiter.vhd
    Info: Found design unit 1: cmd_translator_arbiter-rtl
    Info: Found entity 1: cmd_translator_arbiter
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd
    Info: Found design unit 1: cmd_translator_ret_dat_fsm-rtl
    Info: Found entity 1: cmd_translator_ret_dat_fsm
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd
    Info: Found design unit 1: cmd_translator_simple_cmd_fsm-rtl
    Info: Found entity 1: cmd_translator_simple_cmd_fsm
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/cmd_translator_internal_cmd_fsm.vhd
    Info: Found design unit 1: cmd_translator_internal_cmd_fsm-rtl
    Info: Found entity 1: cmd_translator_internal_cmd_fsm
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/fibre_rx.vhd
    Info: Found design unit 1: fibre_rx-rtl
    Info: Found entity 1: fibre_rx
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/fibre_rx_control.vhd
    Info: Found design unit 1: fibre_rx_control-rtl
    Info: Found entity 1: fibre_rx_control
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/fibre_rx_fifo.vhd
    Info: Found design unit 1: fibre_rx_fifo-rtl
    Info: Found entity 1: fibre_rx_fifo
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/fibre_rx_protocol.vhd
    Info: Found design unit 1: fibre_rx_protocol-rtl
    Info: Found entity 1: fibre_rx_protocol
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/fibre_tx.vhd
    Info: Found design unit 1: fibre_tx-rtl
    Info: Found entity 1: fibre_tx
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/fibre_tx_control.vhd
    Info: Found design unit 1: fibre_tx_control-rtl
    Info: Found entity 1: fibre_tx_control
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/fibre_tx_fifo.vhd
    Info: Found design unit 1: fibre_tx_fifo-behav
    Info: Found entity 1: fibre_tx_fifo
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/issue_reply.vhd
    Info: Found design unit 1: issue_reply-rtl
    Info: Found entity 1: issue_reply
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/reply_translator.vhd
    Info: Found design unit 1: reply_translator-rtl
    Info: Found entity 1: reply_translator
Info: Found 2 design units, including 1 entities, in source file ../../issue_reply/source/rtl/reply_translator_frame_head_ram.vhd
    Info: Found design unit 1: reply_translator_frame_head_ram-SYN
    Info: Found entity 1: reply_translator_frame_head_ram
Info: Found 2 design units, including 1 entities, in source file ../../cc_reset/source/rtl/cc_reset.vhd
    Info: Found design unit 1: cc_reset-rtl
    Info: Found entity 1: cc_reset
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/write_spi_with_cs.vhd
    Info: Found design unit 1: write_spi_with_cs-rtl
    Info: Found entity 1: write_spi_with_cs
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/async_fifo.vhd
    Info: Found design unit 1: async_fifo-rtl
    Info: Found entity 1: async_fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter.vhd
    Info: Found design unit 1: counter-behav
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/counter_xstep.vhd
    Info: Found design unit 1: counter_xstep-behav
    Info: Found entity 1: counter_xstep
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/fifo.vhd
    Info: Found design unit 1: fifo-rtl
    Info: Found entity 1: fifo
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/hex2ascii.vhd
    Info: Found design unit 1: hex2ascii-behav
    Info: Found entity 1: hex2ascii
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/lfsr.vhd
    Info: Found design unit 1: lfsr-behav
    Info: Found entity 1: lfsr
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/ns_timer.vhd
    Info: Found design unit 1: ns_timer-rtl
    Info: Found entity 1: ns_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/prand.vhd
    Info: Found design unit 1: prand-behaviour
    Info: Found entity 1: prand
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/reg.vhd
    Info: Found design unit 1: reg-behav
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/rs232_data_tx.vhd
    Info: Found design unit 1: rs232_data_tx-rtl
    Info: Found entity 1: rs232_data_tx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/shift_reg.vhd
    Info: Found design unit 1: shift_reg-behav
    Info: Found entity 1: shift_reg
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/slave_ctrl.vhd
    Info: Found design unit 1: slave_ctrl-rtl
    Info: Found entity 1: slave_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/sync_fifo_rx.vhd
    Info: Found design unit 1: sync_fifo_rx-SYN
    Info: Found entity 1: sync_fifo_rx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/sync_fifo_tx.vhd
    Info: Found design unit 1: sync_fifo_tx-SYN
    Info: Found entity 1: sync_fifo_tx
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/tri_state_buf.vhd
    Info: Found design unit 1: tri_state_buf-rtl
    Info: Found entity 1: tri_state_buf
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/tri_state_buf_vec.vhd
    Info: Found design unit 1: tri_state_buf_vec-rtl
    Info: Found entity 1: tri_state_buf_vec
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/us_timer.vhd
    Info: Found design unit 1: us_timer-behav
    Info: Found entity 1: us_timer
Info: Found 2 design units, including 1 entities, in source file ../../../library/components/source/rtl/wb_slave.vhd
    Info: Found design unit 1: wb_slave-behav
    Info: Found entity 1: wb_slave
Info: Found 2 design units, including 1 entities, in source file ../../sram_ctrl/source/rtl/sram_ctrl.vhd
    Info: Found design unit 1: sram_ctrl-behav
    Info: Found entity 1: sram_ctrl
Info: Found 2 design units, including 1 entities, in source file ../../sram_ctrl/source/rtl/sram_fail.vhd
    Info: Found design unit 1: sram_fail-behav
    Info: Found entity 1: sram_fail
Info: Found 2 design units, including 1 entities, in source file ../../sram_ctrl/source/rtl/sram_pass.vhd
    Info: Found design unit 1: sram_pass-behav
    Info: Found entity 1: sram_pass
Info: Found 2 design units, including 1 entities, in source file ../source/rtl/clk_card.vhd
    Info: Found design unit 1: clk_card-top
    Info: Found entity 1: clk_card
Info: Elaborating entity "clk_card" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(64): used implicit default value for signal "lvds_spare" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(95): used implicit default value for signal "ttl_tx2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(96): used implicit default value for signal "ttl_txena2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(99): used implicit default value for signal "ttl_tx3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(100): used implicit default value for signal "ttl_txena3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(104): used implicit default value for signal "eeprom_so" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(105): used implicit default value for signal "eeprom_sck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(106): used implicit default value for signal "eeprom_cs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(157): used implicit default value for signal "mictor0_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(158): used implicit default value for signal "mictor0clk_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(162): used implicit default value for signal "mictor1_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(163): used implicit default value for signal "mictor1clk_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(164): used implicit default value for signal "mictor1_e" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(165): used implicit default value for signal "mictor1clk_e" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at clk_card.vhd(168): used implicit default value for signal "tx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(297): object "fw_rev_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(298): object "fw_rev_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(299): object "fw_rev_err" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(357): object "debug" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_card.vhd(395): object "crc_error_ff" assigned a value but never read
Info: Elaborating entity "manch_pll" for hierarchy "manch_pll:manch_pll_block"
Info: Elaborating entity "altpll" for hierarchy "manch_pll:manch_pll_block|altpll:altpll_component"
Info: Elaborated megafunction instantiation "manch_pll:manch_pll_block|altpll:altpll_component"
Info: Instantiated megafunction "manch_pll:manch_pll_block|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "spread_frequency" = "0"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "d_flipflop" for hierarchy "d_flipflop:i_d_flipflop"
Info: Elaborating entity "lpm_ff" for hierarchy "d_flipflop:i_d_flipflop|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "d_flipflop:i_d_flipflop|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "d_flipflop:i_d_flipflop|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "1"
Info: Elaborating entity "cc_reset" for hierarchy "cc_reset:cc_reset_block"
Warning (10036): Verilog HDL or VHDL warning at cc_reset.vhd(108): object "startmce_brst" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cc_reset.vhd(109): object "start_cc_bclr" assigned a value but never read
Info: Elaborating entity "us_timer" for hierarchy "cc_reset:cc_reset_block|us_timer:timeout_timer1"
Info: Elaborating entity "dispatch" for hierarchy "dispatch:cc_dispatch_block"
Info: Elaborating entity "dispatch_cmd_receive" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver"
Info: Elaborating entity "lvds_rx" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx"
Info: Elaborating entity "binary_counter" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter"
Info: Elaborating entity "shift_reg" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample"
Info: Elaborating entity "shift_reg" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer"
Info: Elaborating entity "dcfifo" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer"
Info: Elaborated megafunction instantiation "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer"
Info: Instantiated megafunction "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "add_usedw_msb_bit" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "TRUE"
    Info: Parameter "delay_rdusedw" = "1"
    Info: Parameter "delay_wrusedw" = "1"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_numwords" = "16"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "4"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "0"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "0"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_type" = "dcfifo"
Warning: Assertion warning: DELAY_RDUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: DELAY_WRUSEDW parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: RDSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Warning: Assertion warning: WRSYNC_DELAYPIPE parameter is ignored for CLOCKS_ARE_SYNCHRONIZED == TRUE
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_fd12.tdf
    Info: Found entity 1: dcfifo_fd12
Info: Elaborating entity "dcfifo_fd12" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_sync_fifo_qcj.tdf
    Info: Found entity 1: alt_sync_fifo_qcj
Info: Elaborating entity "alt_sync_fifo_qcj" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo"
Info: Found 1 design units, including 1 entities, in source file db/dpram_t441.tdf
    Info: Found entity 1: dpram_t441
Info: Elaborating entity "dpram_t441" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6rh1.tdf
    Info: Found entity 1: altsyncram_6rh1
Info: Elaborating entity "altsyncram_6rh1" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|dpram_t441:dpram4|altsyncram_6rh1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_pf8.tdf
    Info: Found entity 1: add_sub_pf8
Info: Elaborating entity "add_sub_pf8" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|add_sub_pf8:add_sub2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_v08.tdf
    Info: Found entity 1: add_sub_v08
Info: Elaborating entity "add_sub_v08" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|add_sub_v08:add_sub3"
Info: Found 1 design units, including 1 entities, in source file db/cntr_aua.tdf
    Info: Found entity 1: cntr_aua
Info: Elaborating entity "cntr_aua" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_fd12:auto_generated|alt_sync_fifo_qcj:sync_fifo|cntr_aua:cntr1"
Info: Elaborating entity "parallel_crc" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|parallel_crc:crc_calc"
Info: Elaborating entity "reg" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|reg:hdr0"
Info: Elaborating entity "binary_counter" for hierarchy "dispatch:cc_dispatch_block|dispatch_cmd_receive:receiver|binary_counter:word_counter"
Info: Elaborating entity "dispatch_wishbone" for hierarchy "dispatch:cc_dispatch_block|dispatch_wishbone:wishbone"
Info: Elaborating entity "dispatch_reply_transmit" for hierarchy "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter"
Info: Elaborating entity "lvds_tx" for hierarchy "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a"
Info: Elaborating entity "counter" for hierarchy "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|counter:bit_counter"
Info: Elaborating entity "fifo" for hierarchy "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer"
Info: Elaborating entity "altsyncram" for hierarchy "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage"
Info: Instantiated megafunction "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "4"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "4"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tpb1.tdf
    Info: Found entity 1: altsyncram_tpb1
Info: Elaborating entity "altsyncram_tpb1" for hierarchy "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_tpb1:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer"
Info: Instantiated megafunction "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "4"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_DIRECTION" = "UP"
Info: Found 1 design units, including 1 entities, in source file db/cntr_gvi.tdf
    Info: Found entity 1: cntr_gvi
Info: Elaborating entity "cntr_gvi" for hierarchy "dispatch:cc_dispatch_block|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx_a|fifo:data_buffer|lpm_counter:write_pointer|cntr_gvi:auto_generated"
Info: Elaborating entity "altsyncram" for hierarchy "dispatch:cc_dispatch_block|altsyncram:buf"
Info: Elaborated megafunction instantiation "dispatch:cc_dispatch_block|altsyncram:buf"
Info: Instantiated megafunction "dispatch:cc_dispatch_block|altsyncram:buf" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "0"
    Info: Parameter "numwords_b" = "0"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_a9p3.tdf
    Info: Found entity 1: altsyncram_a9p3
Info: Elaborating entity "altsyncram_a9p3" for hierarchy "dispatch:cc_dispatch_block|altsyncram:buf|altsyncram_a9p3:auto_generated"
Info: Elaborating entity "issue_reply" for hierarchy "issue_reply:issue_reply_block"
Info: Elaborating entity "fibre_rx" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx"
Warning (10036): Verilog HDL or VHDL warning at fibre_rx.vhd(214): object "timeout_count_b" assigned a value but never read
Info: Elaborating entity "sync_fifo_rx" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO"
Info: Elaborating entity "dcfifo" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component"
Info: Instantiated megafunction "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_numwords" = "256"
    Info: Parameter "lpm_widthu" = "8"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "add_ram_output_register" = "OFF"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_dph1.tdf
    Info: Found entity 1: dcfifo_dph1
Info: Elaborating entity "dcfifo_dph1" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_pkc.tdf
    Info: Found entity 1: a_fefifo_pkc
Info: Elaborating entity "a_fefifo_pkc" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|a_fefifo_pkc:read_state"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_2hc.tdf
    Info: Found entity 1: a_fefifo_2hc
Info: Elaborating entity "a_fefifo_2hc" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|a_fefifo_2hc:write_state"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_m5b.tdf
    Info: Found entity 1: a_gray2bin_m5b
Info: Elaborating entity "a_gray2bin_m5b" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|a_gray2bin_m5b:gray2bin_rs_nbwp"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_v16.tdf
    Info: Found entity 1: a_graycounter_v16
Info: Elaborating entity "a_graycounter_v16" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|a_graycounter_v16:rdptr_g"
Info: Found 1 design units, including 1 entities, in source file db/dpram_i4v.tdf
    Info: Found entity 1: dpram_i4v
Info: Elaborating entity "dpram_i4v" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|dpram_i4v:fiforam"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9nf1.tdf
    Info: Found entity 1: altsyncram_9nf1
Info: Elaborating entity "altsyncram_9nf1" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|dpram_i4v:fiforam|altsyncram_9nf1:altsyncram7"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info: Found entity 1: dffpipe_fd9
Info: Elaborating entity "dffpipe_fd9" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|dffpipe_fd9:dffpipe_rdbuw"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info: Found entity 1: alt_synch_pipe_nc8
Info: Elaborating entity "alt_synch_pipe_nc8" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info: Found entity 1: dffpipe_hd9
Info: Elaborating entity "dffpipe_hd9" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|alt_synch_pipe_nc8:dffpipe_rs_dgwp|dffpipe_hd9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info: Found entity 1: alt_synch_pipe_oc8
Info: Elaborating entity "alt_synch_pipe_oc8" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info: Found entity 1: dffpipe_id9
Info: Elaborating entity "dffpipe_id9" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|alt_synch_pipe_oc8:dffpipe_ws_dgrp|dffpipe_id9:dffpipe14"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_cvb.tdf
    Info: Found entity 1: add_sub_cvb
Info: Elaborating entity "add_sub_cvb" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|add_sub_cvb:lpm_add_sub_rd_udwn"
Info: Found 1 design units, including 1 entities, in source file db/cntr_dua.tdf
    Info: Found entity 1: cntr_dua
Info: Elaborating entity "cntr_dua" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_dph1:auto_generated|cntr_dua:rdptr_b"
Info: Elaborating entity "altsyncram" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|altsyncram:mem0"
Info: Elaborated megafunction instantiation "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|altsyncram:mem0"
Info: Instantiated megafunction "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|altsyncram:mem0" with the following parameter:
    Info: Parameter "address_aclr_a" = "UNUSED"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "byteena_aclr_a" = "UNUSED"
    Info: Parameter "byteena_aclr_b" = "NONE"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "NORMAL"
    Info: Parameter "clock_enable_output_b" = "NORMAL"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "enable_ecc" = "FALSE"
    Info: Parameter "implement_in_les" = "OFF"
    Info: Parameter "indata_aclr_a" = "UNUSED"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "init_file_layout" = "PORT_A"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "0"
    Info: Parameter "numwords_b" = "0"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_aclr_b" = "NONE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info: Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "1"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
    Info: Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info: Parameter "lpm_hint" = "UNUSED"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_plj3.tdf
    Info: Found entity 1: altsyncram_plj3
Info: Elaborating entity "altsyncram_plj3" for hierarchy "issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|altsyncram:mem0|altsyncram_plj3:auto_generated"
Info: Elaborating entity "cmd_translator" for hierarchy "issue_reply:issue_reply_block|cmd_translator:i_cmd_translator"
Warning (10036): Verilog HDL or VHDL warning at cmd_translator.vhd(163): object "f_rx_ret_dat_cmd_code" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cmd_translator.vhd(164): object "f_rx_ret_dat_num_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cmd_translator.vhd(168): object "f_rx_data" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cmd_translator.vhd(172): object "external_dv_num" assigned a value but never read
Info: Elaborating entity "cmd_queue" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue"
Info (10041): Inferred latch for "timer_clr" at cmd_queue.vhd(228)
Info: Elaborating entity "reg" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|reg:card_addr_reg"
Info: Elaborating entity "reg" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|reg:data_size_reg_t"
Info: Elaborating entity "reg" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|reg:bit_status_reg"
Info: Elaborating entity "cmd_queue_tpram" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst"
Info: Elaborating entity "alt3pram" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component"
Info: Elaborated megafunction instantiation "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component"
Info: Instantiated megafunction "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "width" = "32"
    Info: Parameter "widthad" = "8"
    Info: Parameter "indata_reg" = "INCLOCK"
    Info: Parameter "write_reg" = "INCLOCK"
    Info: Parameter "rdaddress_reg_a" = "INCLOCK"
    Info: Parameter "rdaddress_reg_b" = "INCLOCK"
    Info: Parameter "rdcontrol_reg_a" = "UNREGISTERED"
    Info: Parameter "rdcontrol_reg_b" = "UNREGISTERED"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "indata_aclr" = "OFF"
    Info: Parameter "write_aclr" = "OFF"
    Info: Parameter "rdaddress_aclr_a" = "OFF"
    Info: Parameter "rdaddress_aclr_b" = "OFF"
    Info: Parameter "rdcontrol_aclr_a" = "OFF"
    Info: Parameter "rdcontrol_aclr_b" = "OFF"
    Info: Parameter "outdata_aclr_a" = "OFF"
    Info: Parameter "outdata_aclr_b" = "OFF"
    Info: Parameter "lpm_type" = "alt3pram"
    Info: Parameter "lpm_hint" = "USE_EAB=ON"
Info: Elaborating entity "altdpram" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1"
Info: Elaborated megafunction instantiation "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1", which is child of megafunction instantiation "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component"
Info: Elaborating entity "altsyncram" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block", which is child of megafunction instantiation "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hoo1.tdf
    Info: Found entity 1: altsyncram_hoo1
Info: Elaborating entity "altsyncram_hoo1" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|cmd_queue_tpram:cmd_queue_ram40_inst|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_hoo1:auto_generated"
Info: Elaborating entity "serial_crc" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|serial_crc:cmd_crc"
Info: Elaborating entity "shift_reg" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|shift_reg:sh_reg"
Info: Elaborating entity "counter" for hierarchy "issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|counter:bit_ctr"
Info: Elaborating entity "reply_queue" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue"
Info: Elaborating entity "reply_translator_frame_head_ram" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram"
Info: Elaborating entity "altsyncram" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "width_a" = "32"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "lpm_type" = "altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ap71.tdf
    Info: Found entity 1: altsyncram_ap71
Info: Elaborating entity "altsyncram_ap71" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated"
Info: Elaborating entity "reg" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reg:status_reg"
Info: Elaborating entity "reply_queue_sequencer" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq"
Warning (10036): Verilog HDL or VHDL warning at reply_queue_sequencer.vhd(181): object "timeout_reg_q" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at reply_queue_sequencer.vhd(192): object "half_done_error" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at reply_queue_sequencer.vhd(194): object "update_status" assigned a value but never read
Info: Elaborating entity "reply_queue_receive" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac"
Info: Elaborating entity "fifo" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer"
Info: Elaborating entity "altsyncram" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|altsyncram:fifo_storage"
Info: Elaborated megafunction instantiation "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|altsyncram:fifo_storage"
Info: Instantiated megafunction "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|altsyncram:fifo_storage" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "11"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Stratix"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_psb1.tdf
    Info: Found entity 1: altsyncram_psb1
Info: Elaborating entity "altsyncram_psb1" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_psb1:auto_generated"
Info: Elaborating entity "lpm_counter" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|lpm_counter:write_pointer"
Info: Elaborated megafunction instantiation "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|lpm_counter:write_pointer"
Info: Instantiated megafunction "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|lpm_counter:write_pointer" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "11"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
    Info: Parameter "LPM_DIRECTION" = "UP"
Info: Found 1 design units, including 1 entities, in source file db/cntr_u0j.tdf
    Info: Found entity 1: cntr_u0j
Info: Elaborating entity "cntr_u0j" for hierarchy "issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_ac|fifo:packet_buffer|lpm_counter:write_pointer|cntr_u0j:auto_generated"
Info: Elaborating entity "reply_translator" for hierarchy "issue_reply:issue_reply_block|reply_translator:i_reply_translator"
Warning (10036): Verilog HDL or VHDL warning at reply_translator.vhd(176): object "r_cmd_ack" assigned a value but never read
Warning (10037): Verilog HDL or VHDL warning at reply_translator.vhd(475): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at reply_translator.vhd(487): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at reply_translator.vhd(499): conditional expression evaluates to a constant
Info: Elaborating entity "fibre_tx" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx"
Info: Elaborating entity "sync_fifo_tx" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo"
Info: Elaborating entity "dcfifo" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "clocks_are_synchronized" = "FALSE"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_gqh1.tdf
    Info: Found entity 1: dcfifo_gqh1
Info: Elaborating entity "dcfifo_gqh1" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_4jc.tdf
    Info: Found entity 1: a_fefifo_4jc
Info: Elaborating entity "a_fefifo_4jc" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|a_fefifo_4jc:read_state"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_dfc.tdf
    Info: Found entity 1: a_fefifo_dfc
Info: Elaborating entity "a_fefifo_dfc" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|a_fefifo_dfc:write_state"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_k5b.tdf
    Info: Found entity 1: a_gray2bin_k5b
Info: Elaborating entity "a_gray2bin_k5b" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|a_gray2bin_k5b:gray2bin_rs_nbwp"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t16.tdf
    Info: Found entity 1: a_graycounter_t16
Info: Elaborating entity "a_graycounter_t16" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|a_graycounter_t16:rdptr_g"
Info: Found 1 design units, including 1 entities, in source file db/dpram_t5v.tdf
    Info: Found entity 1: dpram_t5v
Info: Elaborating entity "dpram_t5v" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|dpram_t5v:fiforam"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5qf1.tdf
    Info: Found entity 1: altsyncram_5qf1
Info: Elaborating entity "altsyncram_5qf1" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|dpram_t5v:fiforam|altsyncram_5qf1:altsyncram7"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info: Found entity 1: dffpipe_dd9
Info: Elaborating entity "dffpipe_dd9" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|dffpipe_dd9:dffpipe_rdbuw"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lc8.tdf
    Info: Found entity 1: alt_synch_pipe_lc8
Info: Elaborating entity "alt_synch_pipe_lc8" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|alt_synch_pipe_lc8:dffpipe_rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info: Found entity 1: dffpipe_gd9
Info: Elaborating entity "dffpipe_gd9" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|alt_synch_pipe_lc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info: Found entity 1: alt_synch_pipe_mc8
Info: Elaborating entity "alt_synch_pipe_mc8" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info: Found entity 1: dffpipe_jd9
Info: Elaborating entity "dffpipe_jd9" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe14"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_avb.tdf
    Info: Found entity 1: add_sub_avb
Info: Elaborating entity "add_sub_avb" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|add_sub_avb:lpm_add_sub_rd_udwn"
Info: Found 1 design units, including 1 entities, in source file db/cntr_bua.tdf
    Info: Found entity 1: cntr_bua
Info: Elaborating entity "cntr_bua" for hierarchy "issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_gqh1:auto_generated|cntr_bua:rdptr_b"
Info: Elaborating entity "all_cards" for hierarchy "all_cards:i_all_cards"
Info: Elaborating entity "fw_rev" for hierarchy "fw_rev:fw_rev_slave"
Info: Elaborating entity "subarray_id" for hierarchy "subarray_id:array_id_slave"
Info: Elaborating entity "sram_ctrl" for hierarchy "sram_ctrl:sram_ctrl_slave"
Warning (10036): Verilog HDL or VHDL warning at sram_ctrl.vhd(124): object "sram_addr_wren" assigned a value but never read
Info: Elaborating entity "clk_switchover" for hierarchy "clk_switchover:clk_switchover_slave"
Warning (10036): Verilog HDL or VHDL warning at clk_switchover.vhd(124): object "locked" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at clk_switchover.vhd(126): object "clkloss" assigned a value but never read
Info: Elaborating entity "cc_pll" for hierarchy "clk_switchover:clk_switchover_slave|cc_pll:pll0"
Info: Elaborating entity "altpll" for hierarchy "clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component"
Info: Instantiated megafunction "clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "2"
    Info: Parameter "clk1_phase_shift" = "10000"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "4"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "1"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "1"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "enable_switch_over_counter" = "ON"
    Info: Parameter "extclk0_divide_by" = "1"
    Info: Parameter "extclk0_duty_cycle" = "50"
    Info: Parameter "extclk0_multiply_by" = "1"
    Info: Parameter "extclk0_phase_shift" = "20000"
    Info: Parameter "extclk1_divide_by" = "1"
    Info: Parameter "extclk1_duty_cycle" = "50"
    Info: Parameter "extclk1_multiply_by" = "1"
    Info: Parameter "extclk1_phase_shift" = "0"
    Info: Parameter "extclk2_divide_by" = "1"
    Info: Parameter "extclk2_duty_cycle" = "50"
    Info: Parameter "extclk2_multiply_by" = "1"
    Info: Parameter "extclk2_phase_shift" = "0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "inclk1_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "ENHANCED"
    Info: Parameter "port_activeclock" = "PORT_USED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_USED"
    Info: Parameter "port_clkbad1" = "PORT_USED"
    Info: Parameter "port_clkloss" = "PORT_USED"
    Info: Parameter "port_clkswitch" = "PORT_USED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_USED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_USED"
    Info: Parameter "port_extclk1" = "PORT_USED"
    Info: Parameter "port_extclk2" = "PORT_USED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "primary_clock" = "inclk0"
    Info: Parameter "spread_frequency" = "0"
    Info: Parameter "switch_over_counter" = "11"
    Info: Parameter "switch_over_on_gated_lock" = "OFF"
    Info: Parameter "switch_over_on_lossclk" = "ON"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "config_fpga" for hierarchy "config_fpga:config_fpga_slave"
Warning (10036): Verilog HDL or VHDL warning at config_fpga.vhd(108): object "timeout_count" assigned a value but never read
Info: Elaborating entity "leds" for hierarchy "leds:led_slave"
Info: Elaborating entity "id_thermo" for hierarchy "id_thermo:card_id_thermo_slave"
Info: Elaborating entity "one_wire_master" for hierarchy "id_thermo:card_id_thermo_slave|one_wire_master:master"
Warning (10873): Using initial value X (don't care) for net "slave_data_o" at one_wire_master.vhd(79)
Warning (10873): Using initial value X (don't care) for net "slave_wren_o" at one_wire_master.vhd(80)
Info: Elaborating entity "shift_reg" for hierarchy "id_thermo:card_id_thermo_slave|one_wire_master:master|shift_reg:tx_data_reg"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo:card_id_thermo_slave|one_wire_master:master|binary_counter:bit_counter"
Info: Elaborating entity "binary_counter" for hierarchy "id_thermo:card_id_thermo_slave|one_wire_master:master|binary_counter:timer_counter"
Info: Elaborating entity "counter" for hierarchy "id_thermo:card_id_thermo_slave|counter:byte_counter"
Info: Elaborating entity "backplane_id_thermo" for hierarchy "backplane_id_thermo:backplane_id_thermo_slave"
Info: Elaborating entity "three_wire_master" for hierarchy "backplane_id_thermo:backplane_id_thermo_slave|three_wire_master:master"
Info: Elaborating entity "fpga_thermo" for hierarchy "fpga_thermo:fpga_thermo_slave"
Warning (10036): Verilog HDL or VHDL warning at fpga_thermo.vhd(121): object "slave_err" assigned a value but never read
Info: Elaborating entity "smb_master" for hierarchy "fpga_thermo:fpga_thermo_slave|smb_master:master2"
Warning (10036): Verilog HDL or VHDL warning at smb_master.vhd(87): object "timer_count_delayed" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at smb_master.vhd(101): object "tx_data_reg_en" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at smb_master.vhd(102): used implicit default value for signal "tx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "shift_reg" for hierarchy "fpga_thermo:fpga_thermo_slave|smb_master:master2|shift_reg:tx_addr_reg"
Info: Elaborating entity "sync_gen" for hierarchy "sync_gen:sync_gen_slave"
Info: Elaborating entity "sync_gen_wbs" for hierarchy "sync_gen:sync_gen_slave|sync_gen_wbs:wbi"
Info: Elaborating entity "sync_gen_core" for hierarchy "sync_gen:sync_gen_slave|sync_gen_core:sgc"
Info: Elaborating entity "frame_timing" for hierarchy "frame_timing:frame_timing_slave"
Info: Elaborating entity "frame_timing_wbs" for hierarchy "frame_timing:frame_timing_slave|frame_timing_wbs:wbi"
Info: Elaborating entity "frame_timing_core" for hierarchy "frame_timing:frame_timing_slave|frame_timing_core:ftc"
Info: Elaborating entity "dv_rx" for hierarchy "dv_rx:dv_rx_slave"
Warning (10036): Verilog HDL or VHDL warning at dv_rx.vhd(147): object "manch_sync" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at dv_rx.vhd(170): used implicit default value for signal "manch_ack" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at dv_rx.vhd(172): object "manch_ack2" assigned a value but never read
Warning (10631): VHDL Process Statement warning at dv_rx.vhd(216): inferring latch(es) for signal or variable "manch_ack1", which holds its previous value in one or more paths through the process
Info: Elaborating entity "shift_reg" for hierarchy "dv_rx:dv_rx_slave|shift_reg:rx_buffer"
Info: Elaborating entity "ret_dat_wbs" for hierarchy "ret_dat_wbs:ret_dat_parameter_slave"
Warning (10036): Verilog HDL or VHDL warning at ret_dat_wbs.vhd(140): object "cards_present_wren" assigned a value but never read
Info: Elaborating entity "psu_ctrl" for hierarchy "psu_ctrl:psu_ctrl_slave"
Warning (10036): Verilog HDL or VHDL warning at psu_ctrl.vhd(187): object "spi_rx_word2" assigned a value but never read
Info: Elaborating entity "ram_32bit_x_64" for hierarchy "psu_ctrl:psu_ctrl_slave|ram_32bit_x_64:status_ram"
Info: Elaborating entity "altsyncram" for hierarchy "psu_ctrl:psu_ctrl_slave|ram_32bit_x_64:status_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "psu_ctrl:psu_ctrl_slave|ram_32bit_x_64:status_ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "psu_ctrl:psu_ctrl_slave|ram_32bit_x_64:status_ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "intended_device_family" = "Stratix"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kal1.tdf
    Info: Found entity 1: altsyncram_kal1
Info: Elaborating entity "altsyncram_kal1" for hierarchy "psu_ctrl:psu_ctrl_slave|ram_32bit_x_64:status_ram|altsyncram:altsyncram_component|altsyncram_kal1:auto_generated"
Info: Elaborating entity "shift_reg" for hierarchy "psu_ctrl:psu_ctrl_slave|shift_reg:sh_reg_tx"
Info: Elaborating entity "counter" for hierarchy "psu_ctrl:psu_ctrl_slave|counter:bit_ctr"
Error: Node instance "awg" instantiates undefined entity "awg_data_bank" File: C:/mce/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs.vhd Line: 228
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 54 warnings
    Error: Peak virtual memory: 268 megabytes
    Error: Processing ended: Mon Jan 18 12:15:25 2010
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:16


