
*** Running vivado
    with args -log blk_mem_PN_sc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_PN_sc.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_PN_sc.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 365.520 ; gain = 155.195
INFO: [Synth 8-638] synthesizing module 'blk_mem_PN_sc' [d:/research/Xilinx/DrosophilaOlfactorySystem/release/DrosophilaOlfactorySystem20230324/DrosophilaOlfactorySystem20230324.srcs/sources_1/ip/blk_mem_PN_sc/synth/blk_mem_PN_sc.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_PN_sc' (9#1) [d:/research/Xilinx/DrosophilaOlfactorySystem/release/DrosophilaOlfactorySystem20230324/DrosophilaOlfactorySystem20230324.srcs/sources_1/ip/blk_mem_PN_sc/synth/blk_mem_PN_sc.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 564.313 ; gain = 353.988
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:41 . Memory (MB): peak = 564.313 ; gain = 353.988
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 619.902 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:39 ; elapsed = 00:01:55 . Memory (MB): peak = 619.902 ; gain = 409.578
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:39 ; elapsed = 00:01:55 . Memory (MB): peak = 619.902 ; gain = 409.578
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:55 . Memory (MB): peak = 619.902 ; gain = 409.578
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:55 . Memory (MB): peak = 619.902 ; gain = 409.578
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:56 . Memory (MB): peak = 619.902 ; gain = 409.578
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 641.605 ; gain = 431.281
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 641.605 ; gain = 431.281
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:02:11 . Memory (MB): peak = 651.277 ; gain = 440.953
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 651.277 ; gain = 440.953
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 651.277 ; gain = 440.953
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 651.277 ; gain = 440.953
Finished Renaming Generated Ports : Time (s): cpu = 00:01:55 ; elapsed = 00:02:11 . Memory (MB): peak = 651.277 ; gain = 440.953
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 651.277 ; gain = 440.953
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 651.277 ; gain = 440.953

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:02:12 . Memory (MB): peak = 651.277 ; gain = 440.953
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:56 . Memory (MB): peak = 681.570 ; gain = 394.160
