// Seed: 2943286991
module module_0 #(
    parameter id_0 = 32'd3,
    parameter id_1 = 32'd19
) (
    input  wire _id_0,
    output wire _id_1
);
  logic [id_1 : -1] id_3 = id_3;
  wire [id_0 : -1 'b0] id_4;
  wire id_5;
  integer id_6;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd15,
    parameter id_19 = 32'd49,
    parameter id_20 = 32'd15,
    parameter id_9  = 32'd86
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output tri1 id_14;
  inout wire id_13;
  output wire id_12;
  inout wire _id_11;
  output wire id_10;
  input wire _id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_14 = id_16 != -1;
  parameter id_19 = !1;
  wire _id_20;
  wire id_21;
  ;
  wire [id_9 : -1  ==  1 'h0] id_22;
  assign id_4 = id_5;
  struct packed {
    id_23 id_24;
    logic id_25;
  }
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44;
  wire id_45;
  bit  \id_46 = 1;
  module_0 modCall_1 (
      id_19,
      id_19
  );
  wire [id_20 : 1] id_47;
  defparam id_19.id_19 = -1;
  assign id_36 = $unsigned(id_19);
  ;
  always @(posedge -1) begin : LABEL_0
    \id_46 = #("") 1;
  end
  parameter id_48 = id_19;
  logic [id_11 : -1 'b0] id_49 = 1, id_50;
  assign id_34 = id_41;
endmodule
