// Seed: 3195065271
module module_0 (
    output tri   id_0,
    input  tri   id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output tri   id_4,
    output tri   id_5,
    input  wire  id_6,
    output wire  id_7,
    output tri1  id_8,
    input  tri1  id_9
);
  logic id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd22
) (
    input supply1 _id_0,
    output uwire id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri0 id_4
);
  supply1 [id_0 : 1] id_6;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_3,
      id_4,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
  assign id_6 = -1;
  assign id_1 = -1;
  assign id_1 = id_6;
  wire id_7;
  wire id_8;
endmodule
