JDF G
// Created by Project Navigator ver 1.0
PROJECT FPGA_LCD
DESIGN fpga_lcd
DEVFAM spartan2
DEVFAMTIME 0
DEVICE xc2s200
DEVICETIME 0
DEVPKG pq208
DEVPKGTIME 0
DEVSPEED -6
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Modelsim
SIMULATORTIME 0
DEVGENERATEDSIMULATIONMODEL Verilog
GENERATEDSIMULATIONMODELTIME 0
SOURCE LcdWrite.v
SOURCE lcd.v
STIMULUS tf.v
DEPASSOC lcd lcd.ucf
[STRATEGY-LIST]
Normal=True
