# 4303-VLSI-Final-Project
<p align="center">
<img src="/img/1Bitpath.PNG" alt="Alt text" title="Optional title" width=450px height=450px left:margin=auto right:margin=auto>
</p>

### Introduction
In this project, we employ the bit slice technique to craft a custom data path, involving an 8-bit adder and register. The objectives for success encompass the development of a transistor-level schematic for logic simulation, an xschem schematic for Spice and LVS verification, and the intricate layout design of the custom data path using magic vlsi.

### Tools 

Micro Magic's Sue, for schematic layout. </br >
> http://www.micromagic.com/SUE.html </br >

Open Circuit Design's IRSIM, for logic verification. </br >
> http://opencircuitdesign.com/irsim/ </br >

Open Circuit Design's Magic VLSI, for layout. </br >
> http://opencircuitdesign.com/magic/ </br >

Xschem, for schematic layout and LVS. </br >
> https://xschem.sourceforge.io/stefan/index.html </br >

### Schematics

These are the designs for each component

#### Adder
<table>
  <tr>
    <td><img src="/img/adder.PNG" alt="Image 1"></td>
    <td><img src="/img/adder_x.PNG" alt="Image 2"></td>
  </tr>
  <tr>
    <td><img src="/img/adder layout.PNG" alt="Image 3"></td>
    <td><img src="/img/fulladder_stick.png" alt="Image 4"></td>
  </tr>
</table>

#### D Flip Flop
<table>
  <tr>
    <td><img src="/img/dff schm.PNG" alt="Image 1"></td>
    <td><img src="/img/FF_EN.PNG" alt="Image 2"></td>
  </tr>
  <tr>
    <td><img src="/img/dff layout.PNG" alt="Image 3"></td>
    <td><img src="/img/dff_stick.PNG" alt="Image 4"></td
  </tr>
</table>

#### Multiplexer
<table>
  <tr>
    <td><img src="/img/mux.PNG" alt="Image 1"></td>
    <td><img src="/" alt="Image 2"></td>
  </tr>
  <tr>
    <td><img src="/img/mux_stick.png" alt="Image 3"></td>
    <td><img src="/" alt="Image 4"></td>
  </tr>
</table>




