<stg><name>compute_Pipeline_VITIS_LOOP_134_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_10 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_10"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_10, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln134 = br i1 %tmp, void %for.inc.split, void %for.inc17.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln137"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:2 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_10, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:3 %zext_ln138 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc.split:5 %store_ln138 = store i16 0, i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc.split:7 %store_ln138 = store i16 0, i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:8 %or_ln138 = or i5 %lshr_ln, i5 1

]]></Node>
<StgValue><ssdm name="or_ln138"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:9 %zext_ln138_1 = zext i5 %or_ln138

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %reg_file_4_0_addr_7 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc.split:11 %store_ln138 = store i16 0, i11 %reg_file_4_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %reg_file_4_1_addr_7 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
for.inc.split:13 %store_ln138 = store i16 0, i11 %reg_file_4_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:14 %add_ln134 = add i7 %j_10, i7 4

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:15 %store_ln134 = store i7 %add_ln134, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:16 %br_ln134 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
for.inc17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="reg_file_4_1" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="reg_file_4_0" dir="1" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="j" fromId="39" toId="4">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="41" toId="5">
</dataflow>
<dataflow id="43" from="reg_file_4_1" to="specmemcore_ln0" fromId="37" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specmemcore_ln0" fromId="46" toId="5">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specmemcore_ln0" fromId="48" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="51" from="reg_file_4_0" to="specmemcore_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_46" to="specmemcore_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_48" to="specmemcore_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_55" to="store_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="j" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="58" from="j" to="j_10" fromId="4" toId="9">
</dataflow>
<dataflow id="60" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="j_10" to="tmp" fromId="9" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_62" to="tmp" fromId="62" toId="10">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="64" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_66" to="empty" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_66" to="empty" fromId="66" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_66" to="empty" fromId="66" toId="11">
</dataflow>
<dataflow id="70" from="tmp" to="br_ln134" fromId="10" toId="12">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecPipeline" to="specpipeline_ln137" fromId="71" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_39" to="specpipeline_ln137" fromId="39" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specpipeline_ln137" fromId="74" toId="13">
</dataflow>
<dataflow id="76" from="StgValue_74" to="specpipeline_ln137" fromId="74" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_74" to="specpipeline_ln137" fromId="74" toId="13">
</dataflow>
<dataflow id="79" from="empty_8" to="specpipeline_ln137" fromId="78" toId="13">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecLoopName" to="specloopname_ln132" fromId="80" toId="14">
</dataflow>
<dataflow id="83" from="empty_23" to="specloopname_ln132" fromId="82" toId="14">
</dataflow>
<dataflow id="85" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="84" toId="15">
</dataflow>
<dataflow id="86" from="j_10" to="lshr_ln" fromId="9" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_39" to="lshr_ln" fromId="39" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_88" to="lshr_ln" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="lshr_ln" to="zext_ln138" fromId="15" toId="16">
</dataflow>
<dataflow id="91" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="38" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_92" to="reg_file_4_0_addr" fromId="92" toId="17">
</dataflow>
<dataflow id="94" from="zext_ln138" to="reg_file_4_0_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_95" to="store_ln138" fromId="95" toId="18">
</dataflow>
<dataflow id="97" from="reg_file_4_0_addr" to="store_ln138" fromId="17" toId="18">
</dataflow>
<dataflow id="98" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="37" toId="19">
</dataflow>
<dataflow id="99" from="StgValue_92" to="reg_file_4_1_addr" fromId="92" toId="19">
</dataflow>
<dataflow id="100" from="zext_ln138" to="reg_file_4_1_addr" fromId="16" toId="19">
</dataflow>
<dataflow id="101" from="StgValue_95" to="store_ln138" fromId="95" toId="20">
</dataflow>
<dataflow id="102" from="reg_file_4_1_addr" to="store_ln138" fromId="19" toId="20">
</dataflow>
<dataflow id="103" from="lshr_ln" to="or_ln138" fromId="15" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_104" to="or_ln138" fromId="104" toId="21">
</dataflow>
<dataflow id="106" from="or_ln138" to="zext_ln138_1" fromId="21" toId="22">
</dataflow>
<dataflow id="107" from="reg_file_4_0" to="reg_file_4_0_addr_7" fromId="38" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_92" to="reg_file_4_0_addr_7" fromId="92" toId="23">
</dataflow>
<dataflow id="109" from="zext_ln138_1" to="reg_file_4_0_addr_7" fromId="22" toId="23">
</dataflow>
<dataflow id="110" from="StgValue_95" to="store_ln138" fromId="95" toId="24">
</dataflow>
<dataflow id="111" from="reg_file_4_0_addr_7" to="store_ln138" fromId="23" toId="24">
</dataflow>
<dataflow id="112" from="reg_file_4_1" to="reg_file_4_1_addr_7" fromId="37" toId="25">
</dataflow>
<dataflow id="113" from="StgValue_92" to="reg_file_4_1_addr_7" fromId="92" toId="25">
</dataflow>
<dataflow id="114" from="zext_ln138_1" to="reg_file_4_1_addr_7" fromId="22" toId="25">
</dataflow>
<dataflow id="115" from="StgValue_95" to="store_ln138" fromId="95" toId="26">
</dataflow>
<dataflow id="116" from="reg_file_4_1_addr_7" to="store_ln138" fromId="25" toId="26">
</dataflow>
<dataflow id="117" from="j_10" to="add_ln134" fromId="9" toId="27">
</dataflow>
<dataflow id="119" from="StgValue_118" to="add_ln134" fromId="118" toId="27">
</dataflow>
<dataflow id="120" from="add_ln134" to="store_ln134" fromId="27" toId="28">
</dataflow>
<dataflow id="121" from="j" to="store_ln134" fromId="4" toId="28">
</dataflow>
<dataflow id="122" from="tmp" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
