

================================================================
== Vitis HLS Report for 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
================================================================
* Date:           Thu Oct  2 22:23:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
    |  4718595|  4718595|  18.874 ms|  18.874 ms|  4718594|  4718594|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_41_2_VITIS_LOOP_43_3  |  4718593|  4718593|         4|          2|          1|  2359296|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       96|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      166|     -|
|Register             |        -|      -|       73|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       73|      262|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_113_p2                |         +|   0|  0|  22|          22|           1|
    |add_ln43_fu_151_p2                |         +|   0|  0|  10|          10|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_119_p2               |      icmp|   0|  0|   9|          22|          22|
    |icmp_ln4311_fu_128_p2             |      icmp|   0|  0|   4|          10|          10|
    |icmp_ln43_fu_157_p2               |      icmp|   0|  0|   4|          10|          10|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |select_ln41_2_fu_176_p3           |    select|   0|  0|  29|           1|           1|
    |select_ln41_fu_134_p3             |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  96|          80|          51|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |W_strm_blk_n                          |   1|          2|    1|          2|
    |ap_NS_fsm                             |   1|          3|    1|          3|
    |ap_done_int                           |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   1|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |  32|          2|   22|         44|
    |ap_sig_allocacmp_j_load               |  16|          2|   10|         20|
    |ap_sig_allocacmp_sum_02_load          |  32|          2|   32|         64|
    |indvar_flatten_fu_58                  |  32|          2|   22|         44|
    |j_fu_54                               |  16|          2|   10|         20|
    |sum_02_fu_50                          |  32|          2|   32|         64|
    |z2_strm_blk_n                         |   1|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 166|         25|  134|        269|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln41_reg_236                |   1|   0|    1|          0|
    |icmp_ln4311_reg_240              |   1|   0|    1|          0|
    |icmp_ln43_reg_250                |   1|   0|    1|          0|
    |icmp_ln43_reg_250_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_58             |  22|   0|   22|          0|
    |j_fu_54                          |  10|   0|   10|          0|
    |sum_02_fu_50                     |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  73|   0|   73|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_din0    |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_din1    |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_din2    |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_din3    |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_dout0   |   in|   32|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|grp_fu_73_p_ce      |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|W_strm_dout         |   in|   32|     ap_fifo|                                                      W_strm|       pointer|
|W_strm_empty_n      |   in|    1|     ap_fifo|                                                      W_strm|       pointer|
|W_strm_read         |  out|    1|     ap_fifo|                                                      W_strm|       pointer|
|z2_strm_din         |  out|   32|     ap_fifo|                                                     z2_strm|       pointer|
|z2_strm_full_n      |   in|    1|     ap_fifo|                                                     z2_strm|       pointer|
|z2_strm_write       |  out|    1|     ap_fifo|                                                     z2_strm|       pointer|
|local_vec_address0  |  out|   12|   ap_memory|                                                   local_vec|         array|
|local_vec_ce0       |  out|    1|   ap_memory|                                                   local_vec|         array|
|local_vec_q0        |   in|   32|   ap_memory|                                                   local_vec|         array|
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+

