Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  7 11:38:07 2021
| Host         : DESKTOP-V8LEL7J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file part4_wrapper_timing_summary_routed.rpt -pb part4_wrapper_timing_summary_routed.pb -rpx part4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : part4_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: pulse_generator_1Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.539        0.000                      0                  292        0.202        0.000                      0                  292        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.539        0.000                      0                  292        0.202        0.000                      0                  292        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 buttonD/s_debounceCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.966ns (22.887%)  route 3.255ns (77.113%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.419     5.746 r  buttonD/s_debounceCnt_reg[12]/Q
                         net (fo=3, routed)           1.063     6.808    buttonD/s_debounceCnt_reg_n_0_[12]
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.299     7.107 r  buttonD/s_debounceCnt[22]_i_6/O
                         net (fo=2, routed)           1.117     8.224    buttonD/s_debounceCnt[22]_i_6_n_0
    SLICE_X85Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.348 r  buttonD/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.476     8.824    buttonD/p_2_in
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  buttonD/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.599     9.547    buttonD/s_debounceCnt[23]_i_2_n_0
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.603    15.026    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[10]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X81Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.086    buttonD/s_debounceCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 buttonD/s_debounceCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.966ns (22.887%)  route 3.255ns (77.113%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.419     5.746 r  buttonD/s_debounceCnt_reg[12]/Q
                         net (fo=3, routed)           1.063     6.808    buttonD/s_debounceCnt_reg_n_0_[12]
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.299     7.107 r  buttonD/s_debounceCnt[22]_i_6/O
                         net (fo=2, routed)           1.117     8.224    buttonD/s_debounceCnt[22]_i_6_n_0
    SLICE_X85Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.348 r  buttonD/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.476     8.824    buttonD/p_2_in
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  buttonD/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.599     9.547    buttonD/s_debounceCnt[23]_i_2_n_0
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.603    15.026    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X81Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.086    buttonD/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 buttonD/s_debounceCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.966ns (24.002%)  route 3.059ns (75.998%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.419     5.746 r  buttonD/s_debounceCnt_reg[12]/Q
                         net (fo=3, routed)           1.063     6.808    buttonD/s_debounceCnt_reg_n_0_[12]
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.299     7.107 r  buttonD/s_debounceCnt[22]_i_6/O
                         net (fo=2, routed)           1.117     8.224    buttonD/s_debounceCnt[22]_i_6_n_0
    SLICE_X85Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.348 r  buttonD/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.476     8.824    buttonD/p_2_in
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  buttonD/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.403     9.351    buttonD/s_debounceCnt[23]_i_2_n_0
    SLICE_X84Y53         FDRE                                         r  buttonD/s_debounceCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610    15.033    buttonD/clk_IBUF_BUFG
    SLICE_X84Y53         FDRE                                         r  buttonD/s_debounceCnt_reg[7]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X84Y53         FDRE (Setup_fdre_C_CE)      -0.169    15.087    buttonD/s_debounceCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 buttonD/s_debounceCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.966ns (24.002%)  route 3.059ns (75.998%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.419     5.746 r  buttonD/s_debounceCnt_reg[12]/Q
                         net (fo=3, routed)           1.063     6.808    buttonD/s_debounceCnt_reg_n_0_[12]
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.299     7.107 r  buttonD/s_debounceCnt[22]_i_6/O
                         net (fo=2, routed)           1.117     8.224    buttonD/s_debounceCnt[22]_i_6_n_0
    SLICE_X85Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.348 r  buttonD/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.476     8.824    buttonD/p_2_in
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  buttonD/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.403     9.351    buttonD/s_debounceCnt[23]_i_2_n_0
    SLICE_X84Y53         FDRE                                         r  buttonD/s_debounceCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610    15.033    buttonD/clk_IBUF_BUFG
    SLICE_X84Y53         FDRE                                         r  buttonD/s_debounceCnt_reg[9]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X84Y53         FDRE (Setup_fdre_C_CE)      -0.169    15.087    buttonD/s_debounceCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 buttonD/s_debounceCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.966ns (24.293%)  route 3.010ns (75.707%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.419     5.746 r  buttonD/s_debounceCnt_reg[12]/Q
                         net (fo=3, routed)           1.063     6.808    buttonD/s_debounceCnt_reg_n_0_[12]
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.299     7.107 r  buttonD/s_debounceCnt[22]_i_6/O
                         net (fo=2, routed)           1.117     8.224    buttonD/s_debounceCnt[22]_i_6_n_0
    SLICE_X85Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.348 r  buttonD/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.476     8.824    buttonD/p_2_in
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  buttonD/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.355     9.303    buttonD/s_debounceCnt[23]_i_2_n_0
    SLICE_X85Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610    15.033    buttonD/clk_IBUF_BUFG
    SLICE_X85Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[15]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.051    buttonD/s_debounceCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 buttonD/s_debounceCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.966ns (24.293%)  route 3.010ns (75.707%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.419     5.746 r  buttonD/s_debounceCnt_reg[12]/Q
                         net (fo=3, routed)           1.063     6.808    buttonD/s_debounceCnt_reg_n_0_[12]
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.299     7.107 r  buttonD/s_debounceCnt[22]_i_6/O
                         net (fo=2, routed)           1.117     8.224    buttonD/s_debounceCnt[22]_i_6_n_0
    SLICE_X85Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.348 r  buttonD/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.476     8.824    buttonD/p_2_in
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  buttonD/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.355     9.303    buttonD/s_debounceCnt[23]_i_2_n_0
    SLICE_X85Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610    15.033    buttonD/clk_IBUF_BUFG
    SLICE_X85Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[19]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.051    buttonD/s_debounceCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 buttonD/s_debounceCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.966ns (24.293%)  route 3.010ns (75.707%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.419     5.746 r  buttonD/s_debounceCnt_reg[12]/Q
                         net (fo=3, routed)           1.063     6.808    buttonD/s_debounceCnt_reg_n_0_[12]
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.299     7.107 r  buttonD/s_debounceCnt[22]_i_6/O
                         net (fo=2, routed)           1.117     8.224    buttonD/s_debounceCnt[22]_i_6_n_0
    SLICE_X85Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.348 r  buttonD/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.476     8.824    buttonD/p_2_in
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  buttonD/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.355     9.303    buttonD/s_debounceCnt[23]_i_2_n_0
    SLICE_X85Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610    15.033    buttonD/clk_IBUF_BUFG
    SLICE_X85Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[20]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.051    buttonD/s_debounceCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 buttonD/s_debounceCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.966ns (24.293%)  route 3.010ns (75.707%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.724     5.327    buttonD/clk_IBUF_BUFG
    SLICE_X81Y54         FDRE                                         r  buttonD/s_debounceCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y54         FDRE (Prop_fdre_C_Q)         0.419     5.746 r  buttonD/s_debounceCnt_reg[12]/Q
                         net (fo=3, routed)           1.063     6.808    buttonD/s_debounceCnt_reg_n_0_[12]
    SLICE_X85Y55         LUT4 (Prop_lut4_I1_O)        0.299     7.107 r  buttonD/s_debounceCnt[22]_i_6/O
                         net (fo=2, routed)           1.117     8.224    buttonD/s_debounceCnt[22]_i_6_n_0
    SLICE_X85Y52         LUT6 (Prop_lut6_I3_O)        0.124     8.348 r  buttonD/s_debounceCnt[22]_i_2/O
                         net (fo=17, routed)          0.476     8.824    buttonD/p_2_in
    SLICE_X85Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.948 r  buttonD/s_debounceCnt[23]_i_2/O
                         net (fo=8, routed)           0.355     9.303    buttonD/s_debounceCnt[23]_i_2_n_0
    SLICE_X85Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610    15.033    buttonD/clk_IBUF_BUFG
    SLICE_X85Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[23]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y55         FDRE (Setup_fdre_C_CE)      -0.205    15.051    buttonD/s_debounceCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 buttonR/s_debounceCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonR/s_debounceCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.828ns (20.777%)  route 3.157ns (79.223%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.731     5.334    buttonR/clk_IBUF_BUFG
    SLICE_X82Y52         FDRE                                         r  buttonR/s_debounceCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y52         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  buttonR/s_debounceCnt_reg[1]/Q
                         net (fo=3, routed)           1.116     6.906    buttonR/s_debounceCnt_reg_n_0_[1]
    SLICE_X84Y55         LUT4 (Prop_lut4_I1_O)        0.124     7.030 r  buttonR/s_debounceCnt[22]_i_5__1/O
                         net (fo=2, routed)           0.916     7.946    buttonR/s_debounceCnt[22]_i_5__1_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.070 r  buttonR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.594     8.664    buttonR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X84Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.788 r  buttonR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.531     9.319    buttonR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X84Y54         FDRE                                         r  buttonR/s_debounceCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610    15.033    buttonR/clk_IBUF_BUFG
    SLICE_X84Y54         FDRE                                         r  buttonR/s_debounceCnt_reg[10]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_CE)      -0.169    15.103    buttonR/s_debounceCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 buttonR/s_debounceCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonR/s_debounceCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.828ns (20.777%)  route 3.157ns (79.223%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.731     5.334    buttonR/clk_IBUF_BUFG
    SLICE_X82Y52         FDRE                                         r  buttonR/s_debounceCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y52         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  buttonR/s_debounceCnt_reg[1]/Q
                         net (fo=3, routed)           1.116     6.906    buttonR/s_debounceCnt_reg_n_0_[1]
    SLICE_X84Y55         LUT4 (Prop_lut4_I1_O)        0.124     7.030 r  buttonR/s_debounceCnt[22]_i_5__1/O
                         net (fo=2, routed)           0.916     7.946    buttonR/s_debounceCnt[22]_i_5__1_n_0
    SLICE_X81Y55         LUT6 (Prop_lut6_I2_O)        0.124     8.070 r  buttonR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.594     8.664    buttonR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X84Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.788 r  buttonR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.531     9.319    buttonR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X84Y54         FDRE                                         r  buttonR/s_debounceCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.610    15.033    buttonR/clk_IBUF_BUFG
    SLICE_X84Y54         FDRE                                         r  buttonR/s_debounceCnt_reg[12]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_CE)      -0.169    15.103    buttonR/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pulse_generator_1Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterUpDown/s_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.914%)  route 0.124ns (40.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.607     1.526    pulse_generator_1Hz/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  pulse_generator_1Hz/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_generator_1Hz/pulse_reg/Q
                         net (fo=5, routed)           0.124     1.792    counterUpDown/s_enable
    SLICE_X87Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.837 r  counterUpDown/s_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.837    counterUpDown/p_0_in[3]
    SLICE_X87Y55         FDRE                                         r  counterUpDown/s_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.879     2.044    counterUpDown/clk_IBUF_BUFG
    SLICE_X87Y55         FDRE                                         r  counterUpDown/s_count_reg[3]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X87Y55         FDRE (Hold_fdre_C_D)         0.092     1.634    counterUpDown/s_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 buttonD/s_debounceCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_pulsedOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.607     1.526    buttonD/clk_IBUF_BUFG
    SLICE_X84Y52         FDRE                                         r  buttonD/s_debounceCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y52         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  buttonD/s_debounceCnt_reg[0]/Q
                         net (fo=4, routed)           0.105     1.796    buttonD/s_debounceCnt_reg_n_0_[0]
    SLICE_X85Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  buttonD/s_pulsedOut_i_1/O
                         net (fo=1, routed)           0.000     1.841    buttonD/s_pulsedOut_i_1_n_0
    SLICE_X85Y52         FDRE                                         r  buttonD/s_pulsedOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.879     2.044    buttonD/clk_IBUF_BUFG
    SLICE_X85Y52         FDRE                                         r  buttonD/s_pulsedOut_reg/C
                         clock pessimism             -0.504     1.539    
    SLICE_X85Y52         FDRE (Hold_fdre_C_D)         0.091     1.630    buttonD/s_pulsedOut_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 buttonD/s_dirtyIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_previousIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.973%)  route 0.187ns (57.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.600     1.519    buttonD/clk_IBUF_BUFG
    SLICE_X79Y55         FDRE                                         r  buttonD/s_dirtyIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y55         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  buttonD/s_dirtyIn_reg/Q
                         net (fo=3, routed)           0.187     1.847    buttonD/s_dirtyIn
    SLICE_X80Y55         FDRE                                         r  buttonD/s_previousIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.874     2.039    buttonD/clk_IBUF_BUFG
    SLICE_X80Y55         FDRE                                         r  buttonD/s_previousIn_reg/C
                         clock pessimism             -0.479     1.559    
    SLICE_X80Y55         FDRE (Hold_fdre_C_D)         0.059     1.618    buttonD/s_previousIn_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 buttonU/s_dirtyIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonU/s_previousIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.799%)  route 0.179ns (52.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.605     1.524    buttonU/clk_IBUF_BUFG
    SLICE_X84Y59         FDRE                                         r  buttonU/s_dirtyIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y59         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  buttonU/s_dirtyIn_reg/Q
                         net (fo=3, routed)           0.179     1.867    buttonU/s_dirtyIn
    SLICE_X87Y57         FDRE                                         r  buttonU/s_previousIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.878     2.043    buttonU/clk_IBUF_BUFG
    SLICE_X87Y57         FDRE                                         r  buttonU/s_previousIn_reg/C
                         clock pessimism             -0.479     1.563    
    SLICE_X87Y57         FDRE (Hold_fdre_C_D)         0.070     1.633    buttonU/s_previousIn_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 buttonD/s_debounceCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.606     1.525    buttonD/clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  buttonD/s_debounceCnt_reg[13]/Q
                         net (fo=3, routed)           0.079     1.745    buttonD/s_debounceCnt_reg_n_0_[13]
    SLICE_X83Y55         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  buttonD/s_debounceCnt0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.869    buttonD/s_debounceCnt0[14]
    SLICE_X83Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.878     2.043    buttonD/clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  buttonD/s_debounceCnt_reg[14]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y55         FDRE (Hold_fdre_C_D)         0.105     1.630    buttonD/s_debounceCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 buttonD/s_debounceCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.606     1.525    buttonD/clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  buttonD/s_debounceCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  buttonD/s_debounceCnt_reg[17]/Q
                         net (fo=3, routed)           0.079     1.745    buttonD/s_debounceCnt_reg_n_0_[17]
    SLICE_X83Y56         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  buttonD/s_debounceCnt0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.869    buttonD/s_debounceCnt0[18]
    SLICE_X83Y56         FDRE                                         r  buttonD/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.878     2.043    buttonD/clk_IBUF_BUFG
    SLICE_X83Y56         FDRE                                         r  buttonD/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y56         FDRE (Hold_fdre_C_D)         0.105     1.630    buttonD/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 buttonD/s_debounceCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.606     1.525    buttonD/clk_IBUF_BUFG
    SLICE_X83Y53         FDRE                                         r  buttonD/s_debounceCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  buttonD/s_debounceCnt_reg[5]/Q
                         net (fo=3, routed)           0.079     1.745    buttonD/s_debounceCnt_reg_n_0_[5]
    SLICE_X83Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  buttonD/s_debounceCnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.869    buttonD/s_debounceCnt0[6]
    SLICE_X83Y53         FDRE                                         r  buttonD/s_debounceCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.878     2.043    buttonD/clk_IBUF_BUFG
    SLICE_X83Y53         FDRE                                         r  buttonD/s_debounceCnt_reg[6]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y53         FDRE (Hold_fdre_C_D)         0.105     1.630    buttonD/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 buttonD/s_debounceCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.605     1.524    buttonD/clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  buttonD/s_debounceCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  buttonD/s_debounceCnt_reg[21]/Q
                         net (fo=3, routed)           0.079     1.745    buttonD/s_debounceCnt_reg_n_0_[21]
    SLICE_X83Y57         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  buttonD/s_debounceCnt0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.869    buttonD/s_debounceCnt0[22]
    SLICE_X83Y57         FDRE                                         r  buttonD/s_debounceCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.877     2.042    buttonD/clk_IBUF_BUFG
    SLICE_X83Y57         FDRE                                         r  buttonD/s_debounceCnt_reg[22]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.105     1.629    buttonD/s_debounceCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 buttonD/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonD/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.607     1.526    buttonD/clk_IBUF_BUFG
    SLICE_X83Y52         FDRE                                         r  buttonD/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y52         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  buttonD/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.079     1.746    buttonD/s_debounceCnt_reg_n_0_[3]
    SLICE_X83Y52         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.873 r  buttonD/s_debounceCnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.873    buttonD/s_debounceCnt0[4]
    SLICE_X83Y52         FDRE                                         r  buttonD/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.879     2.044    buttonD/clk_IBUF_BUFG
    SLICE_X83Y52         FDRE                                         r  buttonD/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X83Y52         FDRE (Hold_fdre_C_D)         0.105     1.631    buttonD/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 buttonU/s_debounceCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttonU/s_debounceCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.608     1.527    buttonU/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  buttonU/s_debounceCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  buttonU/s_debounceCnt_reg[3]/Q
                         net (fo=3, routed)           0.081     1.749    buttonU/s_debounceCnt_reg_n_0_[3]
    SLICE_X86Y52         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.876 r  buttonU/s_debounceCnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.876    buttonU/s_debounceCnt0_carry_n_4
    SLICE_X86Y52         FDRE                                         r  buttonU/s_debounceCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.880     2.045    buttonU/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  buttonU/s_debounceCnt_reg[4]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    buttonU/s_debounceCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y52    buttonD/s_debounceCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y54    buttonD/s_debounceCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y54    buttonD/s_debounceCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y54    buttonD/s_debounceCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y55    buttonD/s_debounceCnt_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y52    buttonD/s_debounceCnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y52    buttonD/s_debounceCnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y52    buttonD/s_debounceCnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y53    buttonD/s_debounceCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    buttonD/s_debounceCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    buttonD/s_debounceCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y55    buttonD/s_previousIn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y54    buttonR/s_dirtyIn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y54    buttonR/s_previousIn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y55    buttonR/s_pulsedOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y52    buttonD/s_debounceCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y54    buttonD/s_debounceCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y55    buttonD/s_debounceCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y52    buttonD/s_debounceCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    buttonR/s_debounceCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    buttonR/s_debounceCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    buttonD/s_debounceCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    buttonD/s_debounceCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y52    buttonD/s_debounceCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y52    buttonD/s_debounceCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    buttonD/s_debounceCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    buttonD/s_debounceCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y54    buttonD/s_debounceCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    buttonD/s_debounceCnt_reg[12]/C



