#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5560bb132000 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x5560bb1bac80_0 .var "clk", 0 0;
v0x5560bb1bad20_0 .var/i "count", 31 0;
v0x5560bb1badc0_0 .var/i "fp_w", 31 0;
v0x5560bb1bae60_0 .var "rst_n", 0 0;
S_0x5560bb084c20 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x5560bb132000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x5560bb092130 .functor AND 1, L_0x5560bb1cb070, v0x5560bb1a98b0_0, C4<1>, C4<1>;
L_0x5560bb193e10 .functor OR 1, v0x5560bb1a9950_0, L_0x5560bb092130, C4<0>, C4<0>;
v0x5560bb1b6af0_0 .net "ALUOp", 1 0, v0x5560bb1a96f0_0;  1 drivers
v0x5560bb1b6c00_0 .net "ALUResult", 31 0, v0x5560bb1b6600_0;  1 drivers
v0x5560bb1b6cf0_0 .net "ALUSrc", 0 0, v0x5560bb1a97f0_0;  1 drivers
v0x5560bb1b6dc0_0 .net "ALUSrc1_o", 31 0, v0x5560bb1b1bc0_0;  1 drivers
v0x5560bb1b6eb0_0 .net "ALUSrc2_o", 31 0, v0x5560bb1b2400_0;  1 drivers
v0x5560bb1b6ff0_0 .net "ALU_Ctrl_o", 3 0, v0x5560bb18b1b0_0;  1 drivers
v0x5560bb1b7100_0 .net "ALU_zero", 0 0, L_0x5560bb1cd4a0;  1 drivers
v0x5560bb1b71f0_0 .net "Branch", 0 0, v0x5560bb1a98b0_0;  1 drivers
v0x5560bb1b7290_0 .net "Branch_zero", 0 0, L_0x5560bb1cb070;  1 drivers
v0x5560bb1b73c0_0 .net "DM_o", 31 0, L_0x5560bb1d2720;  1 drivers
v0x5560bb1b7480_0 .net "EXEMEM_ALUResult_o", 31 0, v0x5560bb1aaae0_0;  1 drivers
v0x5560bb1b7540_0 .net "EXEMEM_Instr_11_7_o", 4 0, v0x5560bb1aa920_0;  1 drivers
v0x5560bb1b7600_0 .net "EXEMEM_Instr_o", 31 0, v0x5560bb1aad70_0;  1 drivers
v0x5560bb1b76c0_0 .net "EXEMEM_Mem_o", 1 0, v0x5560bb1aa570_0;  1 drivers
v0x5560bb1b7760_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x5560bb1aaf30_0;  1 drivers
v0x5560bb1b7850_0 .net "EXEMEM_RTdata_o", 31 0, v0x5560bb1ab1b0_0;  1 drivers
v0x5560bb1b7960_0 .net "EXEMEM_WB_o", 2 0, v0x5560bb1aa710_0;  1 drivers
v0x5560bb1b7b80_0 .net "EXEMEM_Zero_o", 0 0, v0x5560bb1ab420_0;  1 drivers
v0x5560bb1b7c20_0 .net "ForwardA", 1 0, v0x5560bb1abc00_0;  1 drivers
v0x5560bb1b7d10_0 .net "ForwardB", 1 0, v0x5560bb1abcf0_0;  1 drivers
v0x5560bb1b7e20_0 .net "IDEXE_Exe_o", 2 0, v0x5560bb1ad1e0_0;  1 drivers
v0x5560bb1b7ee0_0 .net "IDEXE_ImmGen_o", 31 0, v0x5560bb1ade50_0;  1 drivers
v0x5560bb1b7fd0_0 .net "IDEXE_Instr_11_7_o", 4 0, v0x5560bb1ad700_0;  1 drivers
v0x5560bb1b8090_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x5560bb1ad810_0;  1 drivers
v0x5560bb1b81a0_0 .net "IDEXE_Instr_o", 31 0, v0x5560bb1ae120_0;  1 drivers
v0x5560bb1b82b0_0 .net "IDEXE_Mem_o", 1 0, v0x5560bb1ad380_0;  1 drivers
v0x5560bb1b83c0_0 .net "IDEXE_PC_add4_o", 31 0, v0x5560bb1ae2d0_0;  1 drivers
v0x5560bb1b84d0_0 .net "IDEXE_RSdata_o", 31 0, v0x5560bb1adb10_0;  1 drivers
v0x5560bb1b85e0_0 .net "IDEXE_RTdata_o", 31 0, v0x5560bb1adcd0_0;  1 drivers
v0x5560bb1b86a0_0 .net "IDEXE_WB_o", 2 0, v0x5560bb1ad580_0;  1 drivers
v0x5560bb1b87b0_0 .net "IFID_Flush", 0 0, L_0x5560bb193e10;  1 drivers
v0x5560bb1b88a0_0 .net "IFID_Instr_o", 31 0, v0x5560bb1aeeb0_0;  1 drivers
v0x5560bb1b8960_0 .net "IFID_PC_Add4_o", 31 0, v0x5560bb1af030_0;  1 drivers
v0x5560bb1b8c80_0 .net "IFID_PC_o", 31 0, v0x5560bb1aeb90_0;  1 drivers
v0x5560bb1b8d90_0 .net "IFID_Write", 0 0, v0x5560bb1ac940_0;  1 drivers
L_0x7f3cb60de018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5560bb1b8e80_0 .net "Imm_4", 31 0, L_0x7f3cb60de018;  1 drivers
v0x5560bb1b8f40_0 .net "Imm_Gen_o", 31 0, v0x5560bb1afe50_0;  1 drivers
v0x5560bb1b8fe0_0 .net "Jump", 0 0, v0x5560bb1a9950_0;  1 drivers
v0x5560bb1b9080_0 .net "MEMWB_ALUresult_o", 31 0, v0x5560bb1b0aa0_0;  1 drivers
v0x5560bb1b9170_0 .net "MEMWB_DM_o", 31 0, v0x5560bb1b0510_0;  1 drivers
v0x5560bb1b9280_0 .net "MEMWB_Instr_11_7_o", 4 0, v0x5560bb1b08f0_0;  1 drivers
v0x5560bb1b9340_0 .net "MEMWB_PC_Add4_o", 31 0, v0x5560bb1b0e00_0;  1 drivers
v0x5560bb1b9450_0 .net "MEMWB_WB_o", 2 0, v0x5560bb1b06d0_0;  1 drivers
v0x5560bb1b9510_0 .net "MUXALUSrc_o", 31 0, v0x5560bb1b1480_0;  1 drivers
v0x5560bb1b9600_0 .net "MUXControl", 0 0, v0x5560bb1acb10_0;  1 drivers
v0x5560bb1b96f0_0 .net "MUXMemtoReg_o", 31 0, v0x5560bb1b2bf0_0;  1 drivers
v0x5560bb1b97b0_0 .net "MUX_control_o", 7 0, v0x5560bb1b3a00_0;  1 drivers
v0x5560bb1b9870_0 .net "MemRead", 0 0, v0x5560bb1a9a10_0;  1 drivers
v0x5560bb1b9910_0 .net "MemWrite", 0 0, v0x5560bb1a9b20_0;  1 drivers
v0x5560bb1b99b0_0 .net "MemtoReg", 0 0, v0x5560bb1a9be0_0;  1 drivers
v0x5560bb1b9a50_0 .net "PC_Add4", 31 0, v0x5560bb1b47c0_0;  1 drivers
v0x5560bb1b9af0_0 .net "PC_Add_Immediate", 31 0, v0x5560bb1a5ea0_0;  1 drivers
v0x5560bb1b9b90_0 .net "PC_i", 31 0, v0x5560bb1b33a0_0;  1 drivers
v0x5560bb1b9c80_0 .net "PC_o", 31 0, v0x5560bb1b4130_0;  1 drivers
v0x5560bb1b9db0_0 .net "PC_write", 0 0, v0x5560bb1aca50_0;  1 drivers
v0x5560bb1b9e50_0 .net "RSdata_o", 31 0, L_0x5560bb1cbc60;  1 drivers
v0x5560bb1b9f60_0 .net "RTdata_o", 31 0, L_0x5560bb1cbf00;  1 drivers
v0x5560bb1ba070_0 .net "RegWrite", 0 0, v0x5560bb1a9ca0_0;  1 drivers
v0x5560bb1ba110_0 .net "SL1_o", 31 0, L_0x5560bb1cc610;  1 drivers
v0x5560bb1ba200_0 .net *"_s33", 0 0, L_0x5560bb1cca90;  1 drivers
v0x5560bb1ba2e0_0 .net *"_s35", 2 0, L_0x5560bb1ccb30;  1 drivers
v0x5560bb1ba3c0_0 .net *"_s4", 0 0, L_0x5560bb092130;  1 drivers
v0x5560bb1ba480_0 .net *"_s57", 0 0, L_0x5560bb1d2c80;  1 drivers
v0x5560bb1ba560_0 .net *"_s59", 0 0, L_0x5560bb1d2d20;  1 drivers
v0x5560bb1ba640_0 .net "clk_i", 0 0, v0x5560bb1bac80_0;  1 drivers
v0x5560bb1baaf0_0 .net "instr", 31 0, L_0x5560bb193e80;  1 drivers
v0x5560bb1babe0_0 .net "rst_i", 0 0, v0x5560bb1bae60_0;  1 drivers
L_0x5560bb1cb070 .cmp/eq 32, L_0x5560bb1cbf00, L_0x5560bb1cbc60;
L_0x5560bb1cb480 .part v0x5560bb1aeeb0_0, 15, 5;
L_0x5560bb1cb520 .part v0x5560bb1aeeb0_0, 20, 5;
L_0x5560bb1cb5c0 .part v0x5560bb1ad380_0, 1, 1;
LS_0x5560bb1cb660_0_0 .concat [ 2 1 1 1], v0x5560bb1a96f0_0, v0x5560bb1a97f0_0, v0x5560bb1a9b20_0, v0x5560bb1a9a10_0;
LS_0x5560bb1cb660_0_4 .concat [ 1 1 1 0], v0x5560bb1a9ca0_0, v0x5560bb1a9950_0, v0x5560bb1a9be0_0;
L_0x5560bb1cb660 .concat [ 5 3 0 0], LS_0x5560bb1cb660_0_0, LS_0x5560bb1cb660_0_4;
L_0x5560bb1cb950 .part v0x5560bb1aeeb0_0, 0, 7;
L_0x5560bb1cc000 .part v0x5560bb1aeeb0_0, 15, 5;
L_0x5560bb1cc0f0 .part v0x5560bb1aeeb0_0, 20, 5;
L_0x5560bb1cc340 .part v0x5560bb1b06d0_0, 0, 1;
L_0x5560bb1cc700 .part v0x5560bb1b3a00_0, 5, 3;
L_0x5560bb1cc850 .part v0x5560bb1b3a00_0, 3, 2;
L_0x5560bb1cc8f0 .part v0x5560bb1b3a00_0, 0, 3;
L_0x5560bb1cca90 .part v0x5560bb1aeeb0_0, 30, 1;
L_0x5560bb1ccb30 .part v0x5560bb1aeeb0_0, 12, 3;
L_0x5560bb1ccc50 .concat [ 3 1 0 0], L_0x5560bb1ccb30, L_0x5560bb1cca90;
L_0x5560bb1cccf0 .part v0x5560bb1aeeb0_0, 7, 5;
L_0x5560bb1cce20 .part v0x5560bb1ad1e0_0, 2, 1;
L_0x5560bb1ccf10 .part v0x5560bb1ae120_0, 15, 5;
L_0x5560bb1cd050 .part v0x5560bb1ae120_0, 20, 5;
L_0x5560bb1cd0f0 .part v0x5560bb1aa710_0, 0, 1;
L_0x5560bb1ccfb0 .part v0x5560bb1b06d0_0, 0, 1;
L_0x5560bb1cd2e0 .part v0x5560bb1ad1e0_0, 0, 2;
L_0x5560bb1d29d0 .part v0x5560bb1aa570_0, 1, 1;
L_0x5560bb1d2b10 .part v0x5560bb1aa570_0, 0, 1;
L_0x5560bb1d2c80 .part v0x5560bb1b06d0_0, 1, 1;
L_0x5560bb1d2d20 .part v0x5560bb1b06d0_0, 2, 1;
L_0x5560bb1d2ea0 .concat [ 1 1 0 0], L_0x5560bb1d2d20, L_0x5560bb1d2c80;
S_0x5560bb0830c0 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 249, 4 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
P_0x5560bb05a050 .param/l "aluadd" 0 4 12, C4<0010>;
P_0x5560bb05a090 .param/l "aluand" 0 4 14, C4<0000>;
P_0x5560bb05a0d0 .param/l "aluor" 0 4 15, C4<0001>;
P_0x5560bb05a110 .param/l "alusll" 0 4 19, C4<1010>;
P_0x5560bb05a150 .param/l "aluslt" 0 4 16, C4<0111>;
P_0x5560bb05a190 .param/l "alusra" 0 4 18, C4<1001>;
P_0x5560bb05a1d0 .param/l "alusrl" 0 4 20, C4<1011>;
P_0x5560bb05a210 .param/l "alusub" 0 4 13, C4<0110>;
P_0x5560bb05a250 .param/l "aluxor" 0 4 17, C4<1000>;
v0x5560bb133130_0 .net "ALUOp", 1 0, L_0x5560bb1cd2e0;  1 drivers
v0x5560bb18b1b0_0 .var "ALU_Ctrl_o", 3 0;
v0x5560bb136c90_0 .var "alufunc", 3 0;
v0x5560bb14b4c0_0 .var "alufunct3", 3 0;
v0x5560bb158d40_0 .net "func3", 2 0, L_0x5560bb1cd240;  1 drivers
v0x5560bb0bc880_0 .net "instr", 3 0, v0x5560bb1ad810_0;  alias, 1 drivers
E_0x5560bb1a3350 .event edge, v0x5560bb133130_0, v0x5560bb136c90_0, v0x5560bb14b4c0_0;
E_0x5560bb1a3490 .event edge, v0x5560bb0bc880_0;
E_0x5560bb1a34d0 .event edge, v0x5560bb158d40_0;
L_0x5560bb1cd240 .part v0x5560bb1ad810_0, 0, 3;
S_0x5560bb1a5b00 .scope module, "Branch_Adder" "Adder" 3 183, 5 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x5560bb194120_0 .net "src1_i", 31 0, L_0x5560bb1cc610;  alias, 1 drivers
v0x5560bb1a5dc0_0 .net "src2_i", 31 0, v0x5560bb1aeb90_0;  alias, 1 drivers
v0x5560bb1a5ea0_0 .var "sum_o", 31 0;
E_0x5560bb1a3530 .event edge, v0x5560bb194120_0, v0x5560bb1a5dc0_0;
S_0x5560bb1a5fe0 .scope module, "Data_Memory" "Data_Memory" 3 286, 6 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x5560bb1a62b0 .array "Mem", 127 0, 7 0;
v0x5560bb1a7780_0 .net "MemRead_i", 0 0, L_0x5560bb1d29d0;  1 drivers
v0x5560bb1a7840_0 .net "MemWrite_i", 0 0, L_0x5560bb1d2b10;  1 drivers
v0x5560bb1a78e0_0 .net *"_s224", 7 0, L_0x5560bb1d15a0;  1 drivers
v0x5560bb1a79c0_0 .net *"_s226", 32 0, L_0x5560bb1d16a0;  1 drivers
L_0x7f3cb60de210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5560bb1a7af0_0 .net *"_s229", 0 0, L_0x7f3cb60de210;  1 drivers
L_0x7f3cb60de258 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5560bb1a7bd0_0 .net/2u *"_s230", 32 0, L_0x7f3cb60de258;  1 drivers
v0x5560bb1a7cb0_0 .net *"_s232", 32 0, L_0x5560bb1d18c0;  1 drivers
v0x5560bb1a7d90_0 .net *"_s234", 7 0, L_0x5560bb1d1a00;  1 drivers
v0x5560bb1a7e70_0 .net *"_s236", 32 0, L_0x5560bb1d17a0;  1 drivers
L_0x7f3cb60de2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5560bb1a7f50_0 .net *"_s239", 0 0, L_0x7f3cb60de2a0;  1 drivers
L_0x7f3cb60de2e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5560bb1a8030_0 .net/2u *"_s240", 32 0, L_0x7f3cb60de2e8;  1 drivers
v0x5560bb1a8110_0 .net *"_s242", 32 0, L_0x5560bb1d1bd0;  1 drivers
v0x5560bb1a81f0_0 .net *"_s244", 7 0, L_0x5560bb1d1ea0;  1 drivers
v0x5560bb1a82d0_0 .net *"_s246", 32 0, L_0x5560bb1d1f40;  1 drivers
L_0x7f3cb60de330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5560bb1a83b0_0 .net *"_s249", 0 0, L_0x7f3cb60de330;  1 drivers
L_0x7f3cb60de378 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5560bb1a8490_0 .net/2u *"_s250", 32 0, L_0x7f3cb60de378;  1 drivers
v0x5560bb1a8570_0 .net *"_s252", 32 0, L_0x5560bb1d21b0;  1 drivers
v0x5560bb1a8650_0 .net *"_s254", 7 0, L_0x5560bb1d2340;  1 drivers
v0x5560bb1a8730_0 .net *"_s256", 31 0, L_0x5560bb1d2540;  1 drivers
L_0x7f3cb60de3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560bb1a8810_0 .net/2u *"_s258", 31 0, L_0x7f3cb60de3c0;  1 drivers
v0x5560bb1a88f0_0 .net "addr_i", 31 0, v0x5560bb1aaae0_0;  alias, 1 drivers
v0x5560bb1a89d0_0 .net "clk_i", 0 0, v0x5560bb1bac80_0;  alias, 1 drivers
v0x5560bb1a8a90_0 .net "data_i", 31 0, v0x5560bb1ab1b0_0;  alias, 1 drivers
v0x5560bb1a8b70_0 .net "data_o", 31 0, L_0x5560bb1d2720;  alias, 1 drivers
v0x5560bb1a8c50_0 .var/i "i", 31 0;
v0x5560bb1a8d30 .array "memory", 31 0;
v0x5560bb1a8d30_0 .net v0x5560bb1a8d30 0, 31 0, L_0x5560bb1cd540; 1 drivers
v0x5560bb1a8d30_1 .net v0x5560bb1a8d30 1, 31 0, L_0x5560bb1cd6d0; 1 drivers
v0x5560bb1a8d30_2 .net v0x5560bb1a8d30 2, 31 0, L_0x5560bb1cd890; 1 drivers
v0x5560bb1a8d30_3 .net v0x5560bb1a8d30 3, 31 0, L_0x5560bb1cda50; 1 drivers
v0x5560bb1a8d30_4 .net v0x5560bb1a8d30 4, 31 0, L_0x5560bb1cdc40; 1 drivers
v0x5560bb1a8d30_5 .net v0x5560bb1a8d30 5, 31 0, L_0x5560bb1cde00; 1 drivers
v0x5560bb1a8d30_6 .net v0x5560bb1a8d30 6, 31 0, L_0x5560bb1ce000; 1 drivers
v0x5560bb1a8d30_7 .net v0x5560bb1a8d30 7, 31 0, L_0x5560bb1ce190; 1 drivers
v0x5560bb1a8d30_8 .net v0x5560bb1a8d30 8, 31 0, L_0x5560bb1ce3a0; 1 drivers
v0x5560bb1a8d30_9 .net v0x5560bb1a8d30 9, 31 0, L_0x5560bb1ce560; 1 drivers
v0x5560bb1a8d30_10 .net v0x5560bb1a8d30 10, 31 0, L_0x5560bb1ce780; 1 drivers
v0x5560bb1a8d30_11 .net v0x5560bb1a8d30 11, 31 0, L_0x5560bb1ce940; 1 drivers
v0x5560bb1a8d30_12 .net v0x5560bb1a8d30 12, 31 0, L_0x5560bb1ceb70; 1 drivers
v0x5560bb1a8d30_13 .net v0x5560bb1a8d30 13, 31 0, L_0x5560bb1ced30; 1 drivers
v0x5560bb1a8d30_14 .net v0x5560bb1a8d30 14, 31 0, L_0x5560bb1cef70; 1 drivers
v0x5560bb1a8d30_15 .net v0x5560bb1a8d30 15, 31 0, L_0x5560bb1cf130; 1 drivers
v0x5560bb1a8d30_16 .net v0x5560bb1a8d30 16, 31 0, L_0x5560bb1cf380; 1 drivers
v0x5560bb1a8d30_17 .net v0x5560bb1a8d30 17, 31 0, L_0x5560bb1cf540; 1 drivers
v0x5560bb1a8d30_18 .net v0x5560bb1a8d30 18, 31 0, L_0x5560bb1cf7a0; 1 drivers
v0x5560bb1a8d30_19 .net v0x5560bb1a8d30 19, 31 0, L_0x5560bb1cf960; 1 drivers
v0x5560bb1a8d30_20 .net v0x5560bb1a8d30 20, 31 0, L_0x5560bb1cf700; 1 drivers
v0x5560bb1a8d30_21 .net v0x5560bb1a8d30 21, 31 0, L_0x5560bb1cfcf0; 1 drivers
v0x5560bb1a8d30_22 .net v0x5560bb1a8d30 22, 31 0, L_0x5560bb1cff70; 1 drivers
v0x5560bb1a8d30_23 .net v0x5560bb1a8d30 23, 31 0, L_0x5560bb1d0130; 1 drivers
v0x5560bb1a8d30_24 .net v0x5560bb1a8d30 24, 31 0, L_0x5560bb1d03c0; 1 drivers
v0x5560bb1a8d30_25 .net v0x5560bb1a8d30 25, 31 0, L_0x5560bb1d0580; 1 drivers
v0x5560bb1a8d30_26 .net v0x5560bb1a8d30 26, 31 0, L_0x5560bb1d0820; 1 drivers
v0x5560bb1a8d30_27 .net v0x5560bb1a8d30 27, 31 0, L_0x5560bb1d09e0; 1 drivers
v0x5560bb1a8d30_28 .net v0x5560bb1a8d30 28, 31 0, L_0x5560bb1d0c90; 1 drivers
v0x5560bb1a8d30_29 .net v0x5560bb1a8d30 29, 31 0, L_0x5560bb1d0e50; 1 drivers
v0x5560bb1a8d30_30 .net v0x5560bb1a8d30 30, 31 0, L_0x5560bb1d1110; 1 drivers
v0x5560bb1a8d30_31 .net v0x5560bb1a8d30 31, 31 0, L_0x5560bb1d12d0; 1 drivers
E_0x5560bb1a6250 .event posedge, v0x5560bb1a89d0_0;
v0x5560bb1a62b0_0 .array/port v0x5560bb1a62b0, 0;
v0x5560bb1a62b0_1 .array/port v0x5560bb1a62b0, 1;
v0x5560bb1a62b0_2 .array/port v0x5560bb1a62b0, 2;
v0x5560bb1a62b0_3 .array/port v0x5560bb1a62b0, 3;
L_0x5560bb1cd540 .concat [ 8 8 8 8], v0x5560bb1a62b0_0, v0x5560bb1a62b0_1, v0x5560bb1a62b0_2, v0x5560bb1a62b0_3;
v0x5560bb1a62b0_4 .array/port v0x5560bb1a62b0, 4;
v0x5560bb1a62b0_5 .array/port v0x5560bb1a62b0, 5;
v0x5560bb1a62b0_6 .array/port v0x5560bb1a62b0, 6;
v0x5560bb1a62b0_7 .array/port v0x5560bb1a62b0, 7;
L_0x5560bb1cd6d0 .concat [ 8 8 8 8], v0x5560bb1a62b0_4, v0x5560bb1a62b0_5, v0x5560bb1a62b0_6, v0x5560bb1a62b0_7;
v0x5560bb1a62b0_8 .array/port v0x5560bb1a62b0, 8;
v0x5560bb1a62b0_9 .array/port v0x5560bb1a62b0, 9;
v0x5560bb1a62b0_10 .array/port v0x5560bb1a62b0, 10;
v0x5560bb1a62b0_11 .array/port v0x5560bb1a62b0, 11;
L_0x5560bb1cd890 .concat [ 8 8 8 8], v0x5560bb1a62b0_8, v0x5560bb1a62b0_9, v0x5560bb1a62b0_10, v0x5560bb1a62b0_11;
v0x5560bb1a62b0_12 .array/port v0x5560bb1a62b0, 12;
v0x5560bb1a62b0_13 .array/port v0x5560bb1a62b0, 13;
v0x5560bb1a62b0_14 .array/port v0x5560bb1a62b0, 14;
v0x5560bb1a62b0_15 .array/port v0x5560bb1a62b0, 15;
L_0x5560bb1cda50 .concat [ 8 8 8 8], v0x5560bb1a62b0_12, v0x5560bb1a62b0_13, v0x5560bb1a62b0_14, v0x5560bb1a62b0_15;
v0x5560bb1a62b0_16 .array/port v0x5560bb1a62b0, 16;
v0x5560bb1a62b0_17 .array/port v0x5560bb1a62b0, 17;
v0x5560bb1a62b0_18 .array/port v0x5560bb1a62b0, 18;
v0x5560bb1a62b0_19 .array/port v0x5560bb1a62b0, 19;
L_0x5560bb1cdc40 .concat [ 8 8 8 8], v0x5560bb1a62b0_16, v0x5560bb1a62b0_17, v0x5560bb1a62b0_18, v0x5560bb1a62b0_19;
v0x5560bb1a62b0_20 .array/port v0x5560bb1a62b0, 20;
v0x5560bb1a62b0_21 .array/port v0x5560bb1a62b0, 21;
v0x5560bb1a62b0_22 .array/port v0x5560bb1a62b0, 22;
v0x5560bb1a62b0_23 .array/port v0x5560bb1a62b0, 23;
L_0x5560bb1cde00 .concat [ 8 8 8 8], v0x5560bb1a62b0_20, v0x5560bb1a62b0_21, v0x5560bb1a62b0_22, v0x5560bb1a62b0_23;
v0x5560bb1a62b0_24 .array/port v0x5560bb1a62b0, 24;
v0x5560bb1a62b0_25 .array/port v0x5560bb1a62b0, 25;
v0x5560bb1a62b0_26 .array/port v0x5560bb1a62b0, 26;
v0x5560bb1a62b0_27 .array/port v0x5560bb1a62b0, 27;
L_0x5560bb1ce000 .concat [ 8 8 8 8], v0x5560bb1a62b0_24, v0x5560bb1a62b0_25, v0x5560bb1a62b0_26, v0x5560bb1a62b0_27;
v0x5560bb1a62b0_28 .array/port v0x5560bb1a62b0, 28;
v0x5560bb1a62b0_29 .array/port v0x5560bb1a62b0, 29;
v0x5560bb1a62b0_30 .array/port v0x5560bb1a62b0, 30;
v0x5560bb1a62b0_31 .array/port v0x5560bb1a62b0, 31;
L_0x5560bb1ce190 .concat [ 8 8 8 8], v0x5560bb1a62b0_28, v0x5560bb1a62b0_29, v0x5560bb1a62b0_30, v0x5560bb1a62b0_31;
v0x5560bb1a62b0_32 .array/port v0x5560bb1a62b0, 32;
v0x5560bb1a62b0_33 .array/port v0x5560bb1a62b0, 33;
v0x5560bb1a62b0_34 .array/port v0x5560bb1a62b0, 34;
v0x5560bb1a62b0_35 .array/port v0x5560bb1a62b0, 35;
L_0x5560bb1ce3a0 .concat [ 8 8 8 8], v0x5560bb1a62b0_32, v0x5560bb1a62b0_33, v0x5560bb1a62b0_34, v0x5560bb1a62b0_35;
v0x5560bb1a62b0_36 .array/port v0x5560bb1a62b0, 36;
v0x5560bb1a62b0_37 .array/port v0x5560bb1a62b0, 37;
v0x5560bb1a62b0_38 .array/port v0x5560bb1a62b0, 38;
v0x5560bb1a62b0_39 .array/port v0x5560bb1a62b0, 39;
L_0x5560bb1ce560 .concat [ 8 8 8 8], v0x5560bb1a62b0_36, v0x5560bb1a62b0_37, v0x5560bb1a62b0_38, v0x5560bb1a62b0_39;
v0x5560bb1a62b0_40 .array/port v0x5560bb1a62b0, 40;
v0x5560bb1a62b0_41 .array/port v0x5560bb1a62b0, 41;
v0x5560bb1a62b0_42 .array/port v0x5560bb1a62b0, 42;
v0x5560bb1a62b0_43 .array/port v0x5560bb1a62b0, 43;
L_0x5560bb1ce780 .concat [ 8 8 8 8], v0x5560bb1a62b0_40, v0x5560bb1a62b0_41, v0x5560bb1a62b0_42, v0x5560bb1a62b0_43;
v0x5560bb1a62b0_44 .array/port v0x5560bb1a62b0, 44;
v0x5560bb1a62b0_45 .array/port v0x5560bb1a62b0, 45;
v0x5560bb1a62b0_46 .array/port v0x5560bb1a62b0, 46;
v0x5560bb1a62b0_47 .array/port v0x5560bb1a62b0, 47;
L_0x5560bb1ce940 .concat [ 8 8 8 8], v0x5560bb1a62b0_44, v0x5560bb1a62b0_45, v0x5560bb1a62b0_46, v0x5560bb1a62b0_47;
v0x5560bb1a62b0_48 .array/port v0x5560bb1a62b0, 48;
v0x5560bb1a62b0_49 .array/port v0x5560bb1a62b0, 49;
v0x5560bb1a62b0_50 .array/port v0x5560bb1a62b0, 50;
v0x5560bb1a62b0_51 .array/port v0x5560bb1a62b0, 51;
L_0x5560bb1ceb70 .concat [ 8 8 8 8], v0x5560bb1a62b0_48, v0x5560bb1a62b0_49, v0x5560bb1a62b0_50, v0x5560bb1a62b0_51;
v0x5560bb1a62b0_52 .array/port v0x5560bb1a62b0, 52;
v0x5560bb1a62b0_53 .array/port v0x5560bb1a62b0, 53;
v0x5560bb1a62b0_54 .array/port v0x5560bb1a62b0, 54;
v0x5560bb1a62b0_55 .array/port v0x5560bb1a62b0, 55;
L_0x5560bb1ced30 .concat [ 8 8 8 8], v0x5560bb1a62b0_52, v0x5560bb1a62b0_53, v0x5560bb1a62b0_54, v0x5560bb1a62b0_55;
v0x5560bb1a62b0_56 .array/port v0x5560bb1a62b0, 56;
v0x5560bb1a62b0_57 .array/port v0x5560bb1a62b0, 57;
v0x5560bb1a62b0_58 .array/port v0x5560bb1a62b0, 58;
v0x5560bb1a62b0_59 .array/port v0x5560bb1a62b0, 59;
L_0x5560bb1cef70 .concat [ 8 8 8 8], v0x5560bb1a62b0_56, v0x5560bb1a62b0_57, v0x5560bb1a62b0_58, v0x5560bb1a62b0_59;
v0x5560bb1a62b0_60 .array/port v0x5560bb1a62b0, 60;
v0x5560bb1a62b0_61 .array/port v0x5560bb1a62b0, 61;
v0x5560bb1a62b0_62 .array/port v0x5560bb1a62b0, 62;
v0x5560bb1a62b0_63 .array/port v0x5560bb1a62b0, 63;
L_0x5560bb1cf130 .concat [ 8 8 8 8], v0x5560bb1a62b0_60, v0x5560bb1a62b0_61, v0x5560bb1a62b0_62, v0x5560bb1a62b0_63;
v0x5560bb1a62b0_64 .array/port v0x5560bb1a62b0, 64;
v0x5560bb1a62b0_65 .array/port v0x5560bb1a62b0, 65;
v0x5560bb1a62b0_66 .array/port v0x5560bb1a62b0, 66;
v0x5560bb1a62b0_67 .array/port v0x5560bb1a62b0, 67;
L_0x5560bb1cf380 .concat [ 8 8 8 8], v0x5560bb1a62b0_64, v0x5560bb1a62b0_65, v0x5560bb1a62b0_66, v0x5560bb1a62b0_67;
v0x5560bb1a62b0_68 .array/port v0x5560bb1a62b0, 68;
v0x5560bb1a62b0_69 .array/port v0x5560bb1a62b0, 69;
v0x5560bb1a62b0_70 .array/port v0x5560bb1a62b0, 70;
v0x5560bb1a62b0_71 .array/port v0x5560bb1a62b0, 71;
L_0x5560bb1cf540 .concat [ 8 8 8 8], v0x5560bb1a62b0_68, v0x5560bb1a62b0_69, v0x5560bb1a62b0_70, v0x5560bb1a62b0_71;
v0x5560bb1a62b0_72 .array/port v0x5560bb1a62b0, 72;
v0x5560bb1a62b0_73 .array/port v0x5560bb1a62b0, 73;
v0x5560bb1a62b0_74 .array/port v0x5560bb1a62b0, 74;
v0x5560bb1a62b0_75 .array/port v0x5560bb1a62b0, 75;
L_0x5560bb1cf7a0 .concat [ 8 8 8 8], v0x5560bb1a62b0_72, v0x5560bb1a62b0_73, v0x5560bb1a62b0_74, v0x5560bb1a62b0_75;
v0x5560bb1a62b0_76 .array/port v0x5560bb1a62b0, 76;
v0x5560bb1a62b0_77 .array/port v0x5560bb1a62b0, 77;
v0x5560bb1a62b0_78 .array/port v0x5560bb1a62b0, 78;
v0x5560bb1a62b0_79 .array/port v0x5560bb1a62b0, 79;
L_0x5560bb1cf960 .concat [ 8 8 8 8], v0x5560bb1a62b0_76, v0x5560bb1a62b0_77, v0x5560bb1a62b0_78, v0x5560bb1a62b0_79;
v0x5560bb1a62b0_80 .array/port v0x5560bb1a62b0, 80;
v0x5560bb1a62b0_81 .array/port v0x5560bb1a62b0, 81;
v0x5560bb1a62b0_82 .array/port v0x5560bb1a62b0, 82;
v0x5560bb1a62b0_83 .array/port v0x5560bb1a62b0, 83;
L_0x5560bb1cf700 .concat [ 8 8 8 8], v0x5560bb1a62b0_80, v0x5560bb1a62b0_81, v0x5560bb1a62b0_82, v0x5560bb1a62b0_83;
v0x5560bb1a62b0_84 .array/port v0x5560bb1a62b0, 84;
v0x5560bb1a62b0_85 .array/port v0x5560bb1a62b0, 85;
v0x5560bb1a62b0_86 .array/port v0x5560bb1a62b0, 86;
v0x5560bb1a62b0_87 .array/port v0x5560bb1a62b0, 87;
L_0x5560bb1cfcf0 .concat [ 8 8 8 8], v0x5560bb1a62b0_84, v0x5560bb1a62b0_85, v0x5560bb1a62b0_86, v0x5560bb1a62b0_87;
v0x5560bb1a62b0_88 .array/port v0x5560bb1a62b0, 88;
v0x5560bb1a62b0_89 .array/port v0x5560bb1a62b0, 89;
v0x5560bb1a62b0_90 .array/port v0x5560bb1a62b0, 90;
v0x5560bb1a62b0_91 .array/port v0x5560bb1a62b0, 91;
L_0x5560bb1cff70 .concat [ 8 8 8 8], v0x5560bb1a62b0_88, v0x5560bb1a62b0_89, v0x5560bb1a62b0_90, v0x5560bb1a62b0_91;
v0x5560bb1a62b0_92 .array/port v0x5560bb1a62b0, 92;
v0x5560bb1a62b0_93 .array/port v0x5560bb1a62b0, 93;
v0x5560bb1a62b0_94 .array/port v0x5560bb1a62b0, 94;
v0x5560bb1a62b0_95 .array/port v0x5560bb1a62b0, 95;
L_0x5560bb1d0130 .concat [ 8 8 8 8], v0x5560bb1a62b0_92, v0x5560bb1a62b0_93, v0x5560bb1a62b0_94, v0x5560bb1a62b0_95;
v0x5560bb1a62b0_96 .array/port v0x5560bb1a62b0, 96;
v0x5560bb1a62b0_97 .array/port v0x5560bb1a62b0, 97;
v0x5560bb1a62b0_98 .array/port v0x5560bb1a62b0, 98;
v0x5560bb1a62b0_99 .array/port v0x5560bb1a62b0, 99;
L_0x5560bb1d03c0 .concat [ 8 8 8 8], v0x5560bb1a62b0_96, v0x5560bb1a62b0_97, v0x5560bb1a62b0_98, v0x5560bb1a62b0_99;
v0x5560bb1a62b0_100 .array/port v0x5560bb1a62b0, 100;
v0x5560bb1a62b0_101 .array/port v0x5560bb1a62b0, 101;
v0x5560bb1a62b0_102 .array/port v0x5560bb1a62b0, 102;
v0x5560bb1a62b0_103 .array/port v0x5560bb1a62b0, 103;
L_0x5560bb1d0580 .concat [ 8 8 8 8], v0x5560bb1a62b0_100, v0x5560bb1a62b0_101, v0x5560bb1a62b0_102, v0x5560bb1a62b0_103;
v0x5560bb1a62b0_104 .array/port v0x5560bb1a62b0, 104;
v0x5560bb1a62b0_105 .array/port v0x5560bb1a62b0, 105;
v0x5560bb1a62b0_106 .array/port v0x5560bb1a62b0, 106;
v0x5560bb1a62b0_107 .array/port v0x5560bb1a62b0, 107;
L_0x5560bb1d0820 .concat [ 8 8 8 8], v0x5560bb1a62b0_104, v0x5560bb1a62b0_105, v0x5560bb1a62b0_106, v0x5560bb1a62b0_107;
v0x5560bb1a62b0_108 .array/port v0x5560bb1a62b0, 108;
v0x5560bb1a62b0_109 .array/port v0x5560bb1a62b0, 109;
v0x5560bb1a62b0_110 .array/port v0x5560bb1a62b0, 110;
v0x5560bb1a62b0_111 .array/port v0x5560bb1a62b0, 111;
L_0x5560bb1d09e0 .concat [ 8 8 8 8], v0x5560bb1a62b0_108, v0x5560bb1a62b0_109, v0x5560bb1a62b0_110, v0x5560bb1a62b0_111;
v0x5560bb1a62b0_112 .array/port v0x5560bb1a62b0, 112;
v0x5560bb1a62b0_113 .array/port v0x5560bb1a62b0, 113;
v0x5560bb1a62b0_114 .array/port v0x5560bb1a62b0, 114;
v0x5560bb1a62b0_115 .array/port v0x5560bb1a62b0, 115;
L_0x5560bb1d0c90 .concat [ 8 8 8 8], v0x5560bb1a62b0_112, v0x5560bb1a62b0_113, v0x5560bb1a62b0_114, v0x5560bb1a62b0_115;
v0x5560bb1a62b0_116 .array/port v0x5560bb1a62b0, 116;
v0x5560bb1a62b0_117 .array/port v0x5560bb1a62b0, 117;
v0x5560bb1a62b0_118 .array/port v0x5560bb1a62b0, 118;
v0x5560bb1a62b0_119 .array/port v0x5560bb1a62b0, 119;
L_0x5560bb1d0e50 .concat [ 8 8 8 8], v0x5560bb1a62b0_116, v0x5560bb1a62b0_117, v0x5560bb1a62b0_118, v0x5560bb1a62b0_119;
v0x5560bb1a62b0_120 .array/port v0x5560bb1a62b0, 120;
v0x5560bb1a62b0_121 .array/port v0x5560bb1a62b0, 121;
v0x5560bb1a62b0_122 .array/port v0x5560bb1a62b0, 122;
v0x5560bb1a62b0_123 .array/port v0x5560bb1a62b0, 123;
L_0x5560bb1d1110 .concat [ 8 8 8 8], v0x5560bb1a62b0_120, v0x5560bb1a62b0_121, v0x5560bb1a62b0_122, v0x5560bb1a62b0_123;
v0x5560bb1a62b0_124 .array/port v0x5560bb1a62b0, 124;
v0x5560bb1a62b0_125 .array/port v0x5560bb1a62b0, 125;
v0x5560bb1a62b0_126 .array/port v0x5560bb1a62b0, 126;
v0x5560bb1a62b0_127 .array/port v0x5560bb1a62b0, 127;
L_0x5560bb1d12d0 .concat [ 8 8 8 8], v0x5560bb1a62b0_124, v0x5560bb1a62b0_125, v0x5560bb1a62b0_126, v0x5560bb1a62b0_127;
L_0x5560bb1d15a0 .array/port v0x5560bb1a62b0, L_0x5560bb1d18c0;
L_0x5560bb1d16a0 .concat [ 32 1 0 0], v0x5560bb1aaae0_0, L_0x7f3cb60de210;
L_0x5560bb1d18c0 .arith/sum 33, L_0x5560bb1d16a0, L_0x7f3cb60de258;
L_0x5560bb1d1a00 .array/port v0x5560bb1a62b0, L_0x5560bb1d1bd0;
L_0x5560bb1d17a0 .concat [ 32 1 0 0], v0x5560bb1aaae0_0, L_0x7f3cb60de2a0;
L_0x5560bb1d1bd0 .arith/sum 33, L_0x5560bb1d17a0, L_0x7f3cb60de2e8;
L_0x5560bb1d1ea0 .array/port v0x5560bb1a62b0, L_0x5560bb1d21b0;
L_0x5560bb1d1f40 .concat [ 32 1 0 0], v0x5560bb1aaae0_0, L_0x7f3cb60de330;
L_0x5560bb1d21b0 .arith/sum 33, L_0x5560bb1d1f40, L_0x7f3cb60de378;
L_0x5560bb1d2340 .array/port v0x5560bb1a62b0, v0x5560bb1aaae0_0;
L_0x5560bb1d2540 .concat [ 8 8 8 8], L_0x5560bb1d2340, L_0x5560bb1d1ea0, L_0x5560bb1d1a00, L_0x5560bb1d15a0;
L_0x5560bb1d2720 .functor MUXZ 32, L_0x7f3cb60de3c0, L_0x5560bb1d2540, L_0x5560bb1d29d0, C4<>;
S_0x5560bb1a9400 .scope module, "Decoder" "Decoder" 3 149, 7 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "instr_i"
    .port_info 1 /OUTPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemRead"
    .port_info 6 /OUTPUT 1 "MemWrite"
    .port_info 7 /OUTPUT 1 "MemtoReg"
    .port_info 8 /OUTPUT 1 "Jump"
L_0x5560bb1cb8e0 .functor BUFZ 7, L_0x5560bb1cb950, C4<0000000>, C4<0000000>, C4<0000000>;
v0x5560bb1a96f0_0 .var "ALUOp", 1 0;
v0x5560bb1a97f0_0 .var "ALUSrc", 0 0;
v0x5560bb1a98b0_0 .var "Branch", 0 0;
v0x5560bb1a9950_0 .var "Jump", 0 0;
v0x5560bb1a9a10_0 .var "MemRead", 0 0;
v0x5560bb1a9b20_0 .var "MemWrite", 0 0;
v0x5560bb1a9be0_0 .var "MemtoReg", 0 0;
v0x5560bb1a9ca0_0 .var "RegWrite", 0 0;
v0x5560bb1a9d60_0 .net "instr_i", 6 0, L_0x5560bb1cb950;  1 drivers
v0x5560bb1a9e40_0 .net "opcode", 6 0, L_0x5560bb1cb8e0;  1 drivers
E_0x5560bb1a3f40 .event edge, v0x5560bb1a9e40_0;
S_0x5560bb1aa040 .scope module, "EXEtoMEM" "EXEMEM_register" 3 264, 8 2 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 3 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x5560bb1aa470_0 .net "Mem_i", 1 0, v0x5560bb1ad380_0;  alias, 1 drivers
v0x5560bb1aa570_0 .var "Mem_o", 1 0;
v0x5560bb1aa650_0 .net "WB_i", 2 0, v0x5560bb1ad580_0;  alias, 1 drivers
v0x5560bb1aa710_0 .var "WB_o", 2 0;
v0x5560bb1aa7f0_0 .net "WBreg_i", 4 0, v0x5560bb1ad700_0;  alias, 1 drivers
v0x5560bb1aa920_0 .var "WBreg_o", 4 0;
v0x5560bb1aaa00_0 .net "alu_ans_i", 31 0, v0x5560bb1b6600_0;  alias, 1 drivers
v0x5560bb1aaae0_0 .var "alu_ans_o", 31 0;
v0x5560bb1aaba0_0 .net "clk_i", 0 0, v0x5560bb1bac80_0;  alias, 1 drivers
v0x5560bb1aacd0_0 .net "instr_i", 31 0, v0x5560bb1ae120_0;  alias, 1 drivers
v0x5560bb1aad70_0 .var "instr_o", 31 0;
v0x5560bb1aae50_0 .net "pc_add4_i", 31 0, v0x5560bb1ae2d0_0;  alias, 1 drivers
v0x5560bb1aaf30_0 .var "pc_add4_o", 31 0;
v0x5560bb1ab010_0 .net "rst_i", 0 0, v0x5560bb1bae60_0;  alias, 1 drivers
v0x5560bb1ab0d0_0 .net "rtdata_i", 31 0, v0x5560bb1adcd0_0;  alias, 1 drivers
v0x5560bb1ab1b0_0 .var "rtdata_o", 31 0;
v0x5560bb1ab270_0 .net "zero_i", 0 0, L_0x5560bb1cd4a0;  alias, 1 drivers
v0x5560bb1ab420_0 .var "zero_o", 0 0;
S_0x5560bb1ab7c0 .scope module, "FWUnit" "ForwardingUnit" 3 222, 9 2 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 1 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 1 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x5560bb1aa210_0 .net "EXEMEM_RD", 4 0, v0x5560bb1aa920_0;  alias, 1 drivers
v0x5560bb1abb40_0 .net "EXEMEM_RegWrite", 0 0, L_0x5560bb1cd0f0;  1 drivers
v0x5560bb1abc00_0 .var "ForwardA", 1 0;
v0x5560bb1abcf0_0 .var "ForwardB", 1 0;
v0x5560bb1abdd0_0 .net "IDEXE_RS1", 4 0, L_0x5560bb1ccf10;  1 drivers
v0x5560bb1abf00_0 .net "IDEXE_RS2", 4 0, L_0x5560bb1cd050;  1 drivers
v0x5560bb1abfe0_0 .net "MEMWB_RD", 4 0, v0x5560bb1b08f0_0;  alias, 1 drivers
v0x5560bb1ac0c0_0 .net "MEMWB_RegWrite", 0 0, L_0x5560bb1ccfb0;  1 drivers
E_0x5560bb1aba60/0 .event edge, v0x5560bb1abb40_0, v0x5560bb1aa920_0, v0x5560bb1abdd0_0, v0x5560bb1ac0c0_0;
E_0x5560bb1aba60/1 .event edge, v0x5560bb1abfe0_0, v0x5560bb1abf00_0;
E_0x5560bb1aba60 .event/or E_0x5560bb1aba60/0, E_0x5560bb1aba60/1;
S_0x5560bb1ac2f0 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 132, 10 2 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x5560bb1ac5f0_0 .net "IDEXE_memRead", 0 0, L_0x5560bb1cb5c0;  1 drivers
v0x5560bb1ac6d0_0 .net "IDEXE_regRd", 4 0, v0x5560bb1ad700_0;  alias, 1 drivers
v0x5560bb1ac790_0 .net "IFID_regRs", 4 0, L_0x5560bb1cb480;  1 drivers
v0x5560bb1ac860_0 .net "IFID_regRt", 4 0, L_0x5560bb1cb520;  1 drivers
v0x5560bb1ac940_0 .var "IFID_write", 0 0;
v0x5560bb1aca50_0 .var "PC_write", 0 0;
v0x5560bb1acb10_0 .var "control_output_select", 0 0;
E_0x5560bb1ac560 .event edge, v0x5560bb1ac5f0_0, v0x5560bb1aa7f0_0, v0x5560bb1ac790_0, v0x5560bb1ac860_0;
S_0x5560bb1accf0 .scope module, "IDtoEXE" "IDEXE_register" 3 189, 11 2 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /OUTPUT 32 "instr_o"
    .port_info 13 /OUTPUT 3 "WB_o"
    .port_info 14 /OUTPUT 2 "Mem_o"
    .port_info 15 /OUTPUT 3 "Exe_o"
    .port_info 16 /OUTPUT 32 "data1_o"
    .port_info 17 /OUTPUT 32 "data2_o"
    .port_info 18 /OUTPUT 32 "immgen_o"
    .port_info 19 /OUTPUT 4 "alu_ctrl_input"
    .port_info 20 /OUTPUT 5 "WBreg_o"
    .port_info 21 /OUTPUT 32 "pc_add4_o"
v0x5560bb1ad0e0_0 .net "Exe_i", 2 0, L_0x5560bb1cc8f0;  1 drivers
v0x5560bb1ad1e0_0 .var "Exe_o", 2 0;
v0x5560bb1ad2c0_0 .net "Mem_i", 1 0, L_0x5560bb1cc850;  1 drivers
v0x5560bb1ad380_0 .var "Mem_o", 1 0;
v0x5560bb1ad470_0 .net "WB_i", 2 0, L_0x5560bb1cc700;  1 drivers
v0x5560bb1ad580_0 .var "WB_o", 2 0;
v0x5560bb1ad640_0 .net "WBreg_i", 4 0, L_0x5560bb1cccf0;  1 drivers
v0x5560bb1ad700_0 .var "WBreg_o", 4 0;
v0x5560bb1ad810_0 .var "alu_ctrl_input", 3 0;
v0x5560bb1ad8d0_0 .net "alu_ctrl_instr", 3 0, L_0x5560bb1ccc50;  1 drivers
v0x5560bb1ad990_0 .net "clk_i", 0 0, v0x5560bb1bac80_0;  alias, 1 drivers
v0x5560bb1ada30_0 .net "data1_i", 31 0, L_0x5560bb1cbc60;  alias, 1 drivers
v0x5560bb1adb10_0 .var "data1_o", 31 0;
v0x5560bb1adbf0_0 .net "data2_i", 31 0, L_0x5560bb1cbf00;  alias, 1 drivers
v0x5560bb1adcd0_0 .var "data2_o", 31 0;
v0x5560bb1add90_0 .net "immgen_i", 31 0, v0x5560bb1afe50_0;  alias, 1 drivers
v0x5560bb1ade50_0 .var "immgen_o", 31 0;
v0x5560bb1ae040_0 .net "instr_i", 31 0, v0x5560bb1aeeb0_0;  alias, 1 drivers
v0x5560bb1ae120_0 .var "instr_o", 31 0;
v0x5560bb1ae210_0 .net "pc_add4_i", 31 0, v0x5560bb1af030_0;  alias, 1 drivers
v0x5560bb1ae2d0_0 .var "pc_add4_o", 31 0;
v0x5560bb1ae3c0_0 .net "rst_i", 0 0, v0x5560bb1bae60_0;  alias, 1 drivers
S_0x5560bb1ae710 .scope module, "IFtoID" "IFID_register" 3 118, 12 2 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x5560bb1ae9e0_0 .net "IFID_write", 0 0, v0x5560bb1ac940_0;  alias, 1 drivers
v0x5560bb1aead0_0 .net "address_i", 31 0, v0x5560bb1b4130_0;  alias, 1 drivers
v0x5560bb1aeb90_0 .var "address_o", 31 0;
v0x5560bb1aec90_0 .net "clk_i", 0 0, v0x5560bb1bac80_0;  alias, 1 drivers
v0x5560bb1aed30_0 .net "flush", 0 0, L_0x5560bb193e10;  alias, 1 drivers
v0x5560bb1aedd0_0 .net "instr_i", 31 0, L_0x5560bb193e80;  alias, 1 drivers
v0x5560bb1aeeb0_0 .var "instr_o", 31 0;
v0x5560bb1aef70_0 .net "pc_add4_i", 31 0, v0x5560bb1b47c0_0;  alias, 1 drivers
v0x5560bb1af030_0 .var "pc_add4_o", 31 0;
v0x5560bb1af1b0_0 .net "rst_i", 0 0, v0x5560bb1bae60_0;  alias, 1 drivers
S_0x5560bb1af370 .scope module, "IM" "Instr_Memory" 3 113, 13 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x5560bb193e80 .functor BUFZ 32, L_0x5560bb1cb250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5560bb1af560_0 .net *"_s0", 31 0, L_0x5560bb1cb250;  1 drivers
L_0x7f3cb60de060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5560bb1af660_0 .net/2u *"_s2", 31 0, L_0x7f3cb60de060;  1 drivers
v0x5560bb1af740_0 .net *"_s4", 31 0, L_0x5560bb1cb2f0;  1 drivers
v0x5560bb1af800_0 .net "addr_i", 31 0, v0x5560bb1b4130_0;  alias, 1 drivers
v0x5560bb1af8f0_0 .var/i "i", 31 0;
v0x5560bb1afa00_0 .net "instr_o", 31 0, L_0x5560bb193e80;  alias, 1 drivers
v0x5560bb1afac0 .array "instruction_file", 31 0, 31 0;
L_0x5560bb1cb250 .array/port v0x5560bb1afac0, L_0x5560bb1cb2f0;
L_0x5560bb1cb2f0 .arith/div 32, v0x5560bb1b4130_0, L_0x7f3cb60de060;
S_0x5560bb1afbc0 .scope module, "ImmGen" "Imm_Gen" 3 173, 14 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x5560bb1afe50_0 .var "Imm_Gen_o", 31 0;
v0x5560bb1aff60_0 .net "func3", 2 0, L_0x5560bb1cc4d0;  1 drivers
v0x5560bb1b0020_0 .net "instr_i", 31 0, v0x5560bb1aeeb0_0;  alias, 1 drivers
v0x5560bb1b0140_0 .net "opcode", 6 0, L_0x5560bb1cc430;  1 drivers
E_0x5560bb1afdd0 .event edge, v0x5560bb1b0140_0, v0x5560bb1ae040_0;
L_0x5560bb1cc430 .part v0x5560bb1aeeb0_0, 0, 7;
L_0x5560bb1cc4d0 .part v0x5560bb1aeeb0_0, 12, 3;
S_0x5560bb1b0280 .scope module, "MEMtoWB" "MEMWB_register" 3 295, 15 2 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 3 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 3 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x5560bb1b0450_0 .net "DM_i", 31 0, L_0x5560bb1d2720;  alias, 1 drivers
v0x5560bb1b0510_0 .var "DM_o", 31 0;
v0x5560bb1b05d0_0 .net "WB_i", 2 0, v0x5560bb1aa710_0;  alias, 1 drivers
v0x5560bb1b06d0_0 .var "WB_o", 2 0;
v0x5560bb1b0790_0 .net "WBreg_i", 4 0, v0x5560bb1aa920_0;  alias, 1 drivers
v0x5560bb1b08f0_0 .var "WBreg_o", 4 0;
v0x5560bb1b09b0_0 .net "alu_ans_i", 31 0, v0x5560bb1aaae0_0;  alias, 1 drivers
v0x5560bb1b0aa0_0 .var "alu_ans_o", 31 0;
v0x5560bb1b0b80_0 .net "clk_i", 0 0, v0x5560bb1bac80_0;  alias, 1 drivers
v0x5560bb1b0d40_0 .net "pc_add4_i", 31 0, v0x5560bb1aaf30_0;  alias, 1 drivers
v0x5560bb1b0e00_0 .var "pc_add4_o", 31 0;
v0x5560bb1b0ec0_0 .net "rst_i", 0 0, v0x5560bb1bae60_0;  alias, 1 drivers
S_0x5560bb1b10e0 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 215, 16 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5560bb1b12e0_0 .net "data0_i", 31 0, v0x5560bb1adcd0_0;  alias, 1 drivers
v0x5560bb1b13c0_0 .net "data1_i", 31 0, v0x5560bb1ade50_0;  alias, 1 drivers
v0x5560bb1b1480_0 .var "data_o", 31 0;
v0x5560bb1b1550_0 .net "select_i", 0 0, L_0x5560bb1cce20;  1 drivers
E_0x5560bb1b1260 .event edge, v0x5560bb1b1550_0, v0x5560bb1ab0d0_0, v0x5560bb1ade50_0;
S_0x5560bb1b16c0 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 233, 17 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5560bb1b1920_0 .net "data0_i", 31 0, v0x5560bb1adb10_0;  alias, 1 drivers
v0x5560bb1b1a30_0 .net "data1_i", 31 0, v0x5560bb1b2bf0_0;  alias, 1 drivers
v0x5560bb1b1af0_0 .net "data2_i", 31 0, v0x5560bb1aaae0_0;  alias, 1 drivers
v0x5560bb1b1bc0_0 .var "data_o", 31 0;
v0x5560bb1b1ca0_0 .net "select_i", 1 0, v0x5560bb1abc00_0;  alias, 1 drivers
E_0x5560bb1b1890 .event edge, v0x5560bb1abc00_0, v0x5560bb1adb10_0, v0x5560bb1b1a30_0, v0x5560bb1a88f0_0;
S_0x5560bb1b1e60 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 241, 17 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5560bb1b20c0_0 .net "data0_i", 31 0, v0x5560bb1b1480_0;  alias, 1 drivers
v0x5560bb1b21d0_0 .net "data1_i", 31 0, v0x5560bb1b2bf0_0;  alias, 1 drivers
v0x5560bb1b22a0_0 .net "data2_i", 31 0, v0x5560bb1aaae0_0;  alias, 1 drivers
v0x5560bb1b2400_0 .var "data_o", 31 0;
v0x5560bb1b24c0_0 .net "select_i", 1 0, v0x5560bb1abcf0_0;  alias, 1 drivers
E_0x5560bb1b2030 .event edge, v0x5560bb1abcf0_0, v0x5560bb1b1480_0, v0x5560bb1b1a30_0, v0x5560bb1a88f0_0;
S_0x5560bb1b2630 .scope module, "MUX_MemtoReg" "MUX_3to1" 3 311, 17 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x5560bb1b2910_0 .net "data0_i", 31 0, v0x5560bb1b0aa0_0;  alias, 1 drivers
v0x5560bb1b2a20_0 .net "data1_i", 31 0, v0x5560bb1b0510_0;  alias, 1 drivers
v0x5560bb1b2af0_0 .net "data2_i", 31 0, v0x5560bb1b0e00_0;  alias, 1 drivers
v0x5560bb1b2bf0_0 .var "data_o", 31 0;
v0x5560bb1b2ce0_0 .net "select_i", 1 0, L_0x5560bb1d2ea0;  1 drivers
E_0x5560bb1b2880 .event edge, v0x5560bb1b2ce0_0, v0x5560bb1b0aa0_0, v0x5560bb1b0510_0, v0x5560bb1b0e00_0;
S_0x5560bb1b2e90 .scope module, "MUX_PCSrc" "MUX_2to1" 3 92, 16 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x5560bb1b31f0_0 .net "data0_i", 31 0, v0x5560bb1b47c0_0;  alias, 1 drivers
v0x5560bb1b32d0_0 .net "data1_i", 31 0, v0x5560bb1a5ea0_0;  alias, 1 drivers
v0x5560bb1b33a0_0 .var "data_o", 31 0;
v0x5560bb1b3470_0 .net "select_i", 0 0, L_0x5560bb193e10;  alias, 1 drivers
E_0x5560bb1b3170 .event edge, v0x5560bb1aed30_0, v0x5560bb1aef70_0, v0x5560bb1a5ea0_0;
S_0x5560bb1b35d0 .scope module, "MUX_control" "MUX_2to1_8bit" 3 142, 18 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data0_i"
    .port_info 1 /INPUT 8 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 8 "data_o"
v0x5560bb1b3820_0 .net "data0_i", 7 0, L_0x5560bb1cb660;  1 drivers
L_0x7f3cb60de0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5560bb1b3920_0 .net "data1_i", 7 0, L_0x7f3cb60de0a8;  1 drivers
v0x5560bb1b3a00_0 .var "data_o", 7 0;
v0x5560bb1b3af0_0 .net "select_i", 0 0, v0x5560bb1acb10_0;  alias, 1 drivers
E_0x5560bb1b37a0 .event edge, v0x5560bb1acb10_0, v0x5560bb1b3820_0, v0x5560bb1b3920_0;
S_0x5560bb1b3c50 .scope module, "PC" "ProgramCounter" 3 99, 19 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PC_write"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x5560bb1b3ea0_0 .net "PC_write", 0 0, v0x5560bb1aca50_0;  alias, 1 drivers
v0x5560bb1b3f90_0 .net "clk_i", 0 0, v0x5560bb1bac80_0;  alias, 1 drivers
v0x5560bb1b4030_0 .net "pc_i", 31 0, v0x5560bb1b33a0_0;  alias, 1 drivers
v0x5560bb1b4130_0 .var "pc_o", 31 0;
v0x5560bb1b4220_0 .net "rst_i", 0 0, v0x5560bb1bae60_0;  alias, 1 drivers
S_0x5560bb1b4390 .scope module, "PC_plus_4_Adder" "Adder" 3 107, 5 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x5560bb1b4600_0 .net "src1_i", 31 0, v0x5560bb1b4130_0;  alias, 1 drivers
v0x5560bb1b46e0_0 .net "src2_i", 31 0, L_0x7f3cb60de018;  alias, 1 drivers
v0x5560bb1b47c0_0 .var "sum_o", 31 0;
E_0x5560bb1b4580 .event edge, v0x5560bb1aead0_0, v0x5560bb1b46e0_0;
S_0x5560bb1b4930 .scope module, "RF" "Reg_File" 3 161, 20 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_0x5560bb1cbc60 .functor BUFZ 32, L_0x5560bb1cba80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5560bb1cbf00 .functor BUFZ 32, L_0x5560bb1cbcd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5560bb1b4c90_0 .net "RDaddr_i", 4 0, v0x5560bb1b08f0_0;  alias, 1 drivers
v0x5560bb1b4dc0_0 .net "RDdata_i", 31 0, v0x5560bb1b2bf0_0;  alias, 1 drivers
v0x5560bb1b4e80_0 .net "RSaddr_i", 4 0, L_0x5560bb1cc000;  1 drivers
v0x5560bb1b4f40_0 .net "RSdata_o", 31 0, L_0x5560bb1cbc60;  alias, 1 drivers
v0x5560bb1b5000_0 .net "RTaddr_i", 4 0, L_0x5560bb1cc0f0;  1 drivers
v0x5560bb1b5110_0 .net "RTdata_o", 31 0, L_0x5560bb1cbf00;  alias, 1 drivers
v0x5560bb1b51d0_0 .net "RegWrite_i", 0 0, L_0x5560bb1cc340;  1 drivers
v0x5560bb1b5270 .array/s "Reg_File", 31 0, 31 0;
v0x5560bb1b5330_0 .net *"_s0", 31 0, L_0x5560bb1cba80;  1 drivers
v0x5560bb1b54a0_0 .net *"_s10", 6 0, L_0x5560bb1cbd70;  1 drivers
L_0x7f3cb60de138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5560bb1b5580_0 .net *"_s13", 1 0, L_0x7f3cb60de138;  1 drivers
v0x5560bb1b5660_0 .net *"_s2", 6 0, L_0x5560bb1cbb20;  1 drivers
L_0x7f3cb60de0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5560bb1b5740_0 .net *"_s5", 1 0, L_0x7f3cb60de0f0;  1 drivers
v0x5560bb1b5820_0 .net *"_s8", 31 0, L_0x5560bb1cbcd0;  1 drivers
v0x5560bb1b5900_0 .net "clk_i", 0 0, v0x5560bb1bac80_0;  alias, 1 drivers
v0x5560bb1b59a0_0 .net "rst_i", 0 0, v0x5560bb1bae60_0;  alias, 1 drivers
E_0x5560bb1b4c30 .event negedge, v0x5560bb1a89d0_0;
L_0x5560bb1cba80 .array/port v0x5560bb1b5270, L_0x5560bb1cbb20;
L_0x5560bb1cbb20 .concat [ 5 2 0 0], L_0x5560bb1cc000, L_0x7f3cb60de0f0;
L_0x5560bb1cbcd0 .array/port v0x5560bb1b5270, L_0x5560bb1cbd70;
L_0x5560bb1cbd70 .concat [ 5 2 0 0], L_0x5560bb1cc0f0, L_0x7f3cb60de138;
S_0x5560bb1b5b60 .scope module, "SL1" "Shift_Left_1" 3 178, 21 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x5560bb1b5d40_0 .net *"_s1", 30 0, L_0x5560bb1cc570;  1 drivers
L_0x7f3cb60de180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5560bb1b5e40_0 .net/2u *"_s2", 0 0, L_0x7f3cb60de180;  1 drivers
v0x5560bb1b5f20_0 .net "data_i", 31 0, v0x5560bb1afe50_0;  alias, 1 drivers
v0x5560bb1b6010_0 .net "data_o", 31 0, L_0x5560bb1cc610;  alias, 1 drivers
L_0x5560bb1cc570 .part v0x5560bb1afe50_0, 0, 31;
L_0x5560bb1cc610 .concat [ 1 31 0 0], L_0x7f3cb60de180, L_0x5560bb1cc570;
S_0x5560bb1b6110 .scope module, "alu" "alu" 3 255, 22 3 0, S_0x5560bb084c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
v0x5560bb1b6430_0 .net "ALU_control", 3 0, v0x5560bb18b1b0_0;  alias, 1 drivers
L_0x7f3cb60de1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5560bb1b6540_0 .net/2u *"_s0", 31 0, L_0x7f3cb60de1c8;  1 drivers
v0x5560bb1b6600_0 .var "result", 31 0;
v0x5560bb1b6700_0 .net "rst_n", 0 0, v0x5560bb1bae60_0;  alias, 1 drivers
v0x5560bb1b67a0_0 .net "src1", 31 0, v0x5560bb1b1bc0_0;  alias, 1 drivers
v0x5560bb1b6890_0 .net "src2", 31 0, v0x5560bb1b2400_0;  alias, 1 drivers
v0x5560bb1b6960_0 .net "zero", 0 0, L_0x5560bb1cd4a0;  alias, 1 drivers
E_0x5560bb1b63c0/0 .event edge, v0x5560bb1ab010_0, v0x5560bb18b1b0_0, v0x5560bb1b1bc0_0, v0x5560bb1b2400_0;
E_0x5560bb1b63c0/1 .event edge, v0x5560bb1aaa00_0;
E_0x5560bb1b63c0 .event/or E_0x5560bb1b63c0/0, E_0x5560bb1b63c0/1;
L_0x5560bb1cd4a0 .cmp/eq 32, v0x5560bb1b6600_0, L_0x7f3cb60de1c8;
    .scope S_0x5560bb1b2e90;
T_0 ;
    %wait E_0x5560bb1b3170;
    %load/vec4 v0x5560bb1b3470_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x5560bb1b31f0_0;
    %assign/vec4 v0x5560bb1b33a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5560bb1b32d0_0;
    %assign/vec4 v0x5560bb1b33a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5560bb1b3c50;
T_1 ;
    %wait E_0x5560bb1a6250;
    %load/vec4 v0x5560bb1b4220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1b4130_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5560bb1b3ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5560bb1b4030_0;
    %assign/vec4 v0x5560bb1b4130_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5560bb1b4390;
T_2 ;
    %wait E_0x5560bb1b4580;
    %load/vec4 v0x5560bb1b4600_0;
    %load/vec4 v0x5560bb1b46e0_0;
    %add;
    %assign/vec4 v0x5560bb1b47c0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5560bb1af370;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560bb1af8f0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x5560bb1af8f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5560bb1af8f0_0;
    %store/vec4a v0x5560bb1afac0, 4, 0;
    %load/vec4 v0x5560bb1af8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560bb1af8f0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data13.txt", v0x5560bb1afac0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5560bb1ae710;
T_4 ;
    %wait E_0x5560bb1a6250;
    %load/vec4 v0x5560bb1af1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1aeb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1aeeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1af030_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5560bb1aed30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1aeb90_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5560bb1aeeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1af030_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5560bb1ae9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5560bb1aead0_0;
    %assign/vec4 v0x5560bb1aeb90_0, 0;
    %load/vec4 v0x5560bb1aedd0_0;
    %assign/vec4 v0x5560bb1aeeb0_0, 0;
    %load/vec4 v0x5560bb1aef70_0;
    %assign/vec4 v0x5560bb1af030_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1aeb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1af030_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5560bb1ac2f0;
T_5 ;
    %wait E_0x5560bb1ac560;
    %load/vec4 v0x5560bb1ac5f0_0;
    %load/vec4 v0x5560bb1ac6d0_0;
    %load/vec4 v0x5560bb1ac790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5560bb1ac6d0_0;
    %load/vec4 v0x5560bb1ac860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5560bb1aca50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5560bb1ac940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5560bb1acb10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5560bb1aca50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5560bb1ac940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5560bb1acb10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5560bb1b35d0;
T_6 ;
    %wait E_0x5560bb1b37a0;
    %load/vec4 v0x5560bb1b3af0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5560bb1b3820_0;
    %assign/vec4 v0x5560bb1b3a00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5560bb1b3920_0;
    %assign/vec4 v0x5560bb1b3a00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5560bb1a9400;
T_7 ;
    %wait E_0x5560bb1a3f40;
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %assign/vec4 v0x5560bb1a9ca0_0, 0;
    %load/vec4 v0x5560bb1a9e40_0;
    %cmpi/e 99, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %assign/vec4 v0x5560bb1a98b0_0, 0;
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0x5560bb1a9950_0, 0;
    %load/vec4 v0x5560bb1a9e40_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %assign/vec4 v0x5560bb1a9a10_0, 0;
    %load/vec4 v0x5560bb1a9e40_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %assign/vec4 v0x5560bb1a9b20_0, 0;
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 3, 4, 4;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 3, 4, 4;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %assign/vec4 v0x5560bb1a97f0_0, 0;
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 3, 4, 4;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 3, 4, 4;
    %cmpi/e 1, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_7.14, 9;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.15, 9;
T_7.14 ; End of true expr.
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 3, 4, 4;
    %cmpi/e 6, 0, 3;
    %flag_mov 10, 4;
    %jmp/0 T_7.16, 10;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.17, 10;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 10;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 9;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %assign/vec4 v0x5560bb1a96f0_0, 0;
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 3, 4, 4;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x5560bb1a9e40_0;
    %parti/s 3, 2, 3;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %assign/vec4 v0x5560bb1a9be0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5560bb1b4930;
T_8 ;
    %wait E_0x5560bb1b4c30;
    %load/vec4 v0x5560bb1b59a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5560bb1b51d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5560bb1b4dc0_0;
    %load/vec4 v0x5560bb1b4c90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5560bb1b4c90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5560bb1b5270, 4;
    %load/vec4 v0x5560bb1b4c90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1b5270, 0, 4;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5560bb1afbc0;
T_9 ;
    %wait E_0x5560bb1afdd0;
    %load/vec4 v0x5560bb1b0140_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1afe50_0, 0;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1afe50_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5560bb1afe50_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5560bb1afe50_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5560bb1afe50_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5560bb1afe50_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5560bb1afe50_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5560bb1b0020_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5560bb1afe50_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5560bb1a5b00;
T_10 ;
    %wait E_0x5560bb1a3530;
    %load/vec4 v0x5560bb194120_0;
    %load/vec4 v0x5560bb1a5dc0_0;
    %add;
    %assign/vec4 v0x5560bb1a5ea0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5560bb1accf0;
T_11 ;
    %wait E_0x5560bb1a6250;
    %load/vec4 v0x5560bb1ae3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1ae120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5560bb1ad580_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5560bb1ad380_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5560bb1ad1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1adb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1adcd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1ade50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5560bb1ad810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5560bb1ad700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1ae2d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5560bb1ae040_0;
    %assign/vec4 v0x5560bb1ae120_0, 0;
    %load/vec4 v0x5560bb1ad470_0;
    %assign/vec4 v0x5560bb1ad580_0, 0;
    %load/vec4 v0x5560bb1ad2c0_0;
    %assign/vec4 v0x5560bb1ad380_0, 0;
    %load/vec4 v0x5560bb1ad0e0_0;
    %assign/vec4 v0x5560bb1ad1e0_0, 0;
    %load/vec4 v0x5560bb1ada30_0;
    %assign/vec4 v0x5560bb1adb10_0, 0;
    %load/vec4 v0x5560bb1adbf0_0;
    %assign/vec4 v0x5560bb1adcd0_0, 0;
    %load/vec4 v0x5560bb1add90_0;
    %assign/vec4 v0x5560bb1ade50_0, 0;
    %load/vec4 v0x5560bb1ad8d0_0;
    %assign/vec4 v0x5560bb1ad810_0, 0;
    %load/vec4 v0x5560bb1ad640_0;
    %assign/vec4 v0x5560bb1ad700_0, 0;
    %load/vec4 v0x5560bb1ae210_0;
    %assign/vec4 v0x5560bb1ae2d0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5560bb1b10e0;
T_12 ;
    %wait E_0x5560bb1b1260;
    %load/vec4 v0x5560bb1b1550_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5560bb1b12e0_0;
    %assign/vec4 v0x5560bb1b1480_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5560bb1b13c0_0;
    %assign/vec4 v0x5560bb1b1480_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5560bb1ab7c0;
T_13 ;
    %wait E_0x5560bb1aba60;
    %load/vec4 v0x5560bb1abb40_0;
    %load/vec4 v0x5560bb1aa210_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5560bb1aa210_0;
    %load/vec4 v0x5560bb1abdd0_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5560bb1abc00_0, 0;
T_13.2 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5560bb1ac0c0_0;
    %load/vec4 v0x5560bb1abfe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x5560bb1abfe0_0;
    %load/vec4 v0x5560bb1abdd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5560bb1aa210_0;
    %load/vec4 v0x5560bb1abdd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5560bb1abc00_0, 0;
T_13.6 ;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5560bb1abc00_0, 0;
T_13.5 ;
T_13.1 ;
    %load/vec4 v0x5560bb1abb40_0;
    %load/vec4 v0x5560bb1aa210_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x5560bb1aa210_0;
    %load/vec4 v0x5560bb1abf00_0;
    %cmp/e;
    %jmp/0xz  T_13.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5560bb1abcf0_0, 0;
T_13.10 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x5560bb1ac0c0_0;
    %load/vec4 v0x5560bb1abfe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %load/vec4 v0x5560bb1abfe0_0;
    %load/vec4 v0x5560bb1abf00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5560bb1aa210_0;
    %load/vec4 v0x5560bb1abf00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5560bb1abcf0_0, 0;
T_13.14 ;
    %jmp T_13.13;
T_13.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5560bb1abcf0_0, 0;
T_13.13 ;
T_13.9 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5560bb1b16c0;
T_14 ;
    %wait E_0x5560bb1b1890;
    %load/vec4 v0x5560bb1b1ca0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x5560bb1b1920_0;
    %assign/vec4 v0x5560bb1b1bc0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5560bb1b1ca0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x5560bb1b1a30_0;
    %assign/vec4 v0x5560bb1b1bc0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5560bb1b1af0_0;
    %assign/vec4 v0x5560bb1b1bc0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5560bb1b1e60;
T_15 ;
    %wait E_0x5560bb1b2030;
    %load/vec4 v0x5560bb1b24c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x5560bb1b20c0_0;
    %assign/vec4 v0x5560bb1b2400_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5560bb1b24c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x5560bb1b21d0_0;
    %assign/vec4 v0x5560bb1b2400_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5560bb1b22a0_0;
    %assign/vec4 v0x5560bb1b2400_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5560bb0830c0;
T_16 ;
    %wait E_0x5560bb1a34d0;
    %load/vec4 v0x5560bb158d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5560bb14b4c0_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5560bb14b4c0_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5560bb14b4c0_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x5560bb14b4c0_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5560bb0830c0;
T_17 ;
    %wait E_0x5560bb1a3490;
    %load/vec4 v0x5560bb0bc880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5560bb136c90_0, 0;
    %jmp T_17.8;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5560bb136c90_0, 0;
    %jmp T_17.8;
T_17.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5560bb136c90_0, 0;
    %jmp T_17.8;
T_17.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5560bb136c90_0, 0;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5560bb136c90_0, 0;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5560bb136c90_0, 0;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5560bb136c90_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5560bb136c90_0, 0;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5560bb0830c0;
T_18 ;
    %wait E_0x5560bb1a3350;
    %load/vec4 v0x5560bb133130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5560bb18b1b0_0, 0;
    %jmp T_18.5;
T_18.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5560bb18b1b0_0, 0;
    %jmp T_18.5;
T_18.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5560bb18b1b0_0, 0;
    %jmp T_18.5;
T_18.2 ;
    %load/vec4 v0x5560bb136c90_0;
    %assign/vec4 v0x5560bb18b1b0_0, 0;
    %jmp T_18.5;
T_18.3 ;
    %load/vec4 v0x5560bb14b4c0_0;
    %assign/vec4 v0x5560bb18b1b0_0, 0;
    %jmp T_18.5;
T_18.5 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5560bb1b6110;
T_19 ;
    %wait E_0x5560bb1b63c0;
    %load/vec4 v0x5560bb1b6700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5560bb1b6430_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %load/vec4 v0x5560bb1b6600_0;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.2 ;
    %load/vec4 v0x5560bb1b67a0_0;
    %load/vec4 v0x5560bb1b6890_0;
    %add;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.3 ;
    %load/vec4 v0x5560bb1b67a0_0;
    %load/vec4 v0x5560bb1b6890_0;
    %sub;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.4 ;
    %load/vec4 v0x5560bb1b67a0_0;
    %load/vec4 v0x5560bb1b6890_0;
    %and;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.5 ;
    %load/vec4 v0x5560bb1b67a0_0;
    %load/vec4 v0x5560bb1b6890_0;
    %or;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.6 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5560bb1b67a0_0;
    %load/vec4 v0x5560bb1b6890_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.7 ;
    %load/vec4 v0x5560bb1b67a0_0;
    %load/vec4 v0x5560bb1b6890_0;
    %xor;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.8 ;
    %load/vec4 v0x5560bb1b67a0_0;
    %ix/getv 4, v0x5560bb1b6890_0;
    %shiftr 4;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.9 ;
    %load/vec4 v0x5560bb1b67a0_0;
    %ix/getv 4, v0x5560bb1b6890_0;
    %shiftl 4;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.10 ;
    %load/vec4 v0x5560bb1b67a0_0;
    %ix/getv 4, v0x5560bb1b6890_0;
    %shiftr 4;
    %assign/vec4 v0x5560bb1b6600_0, 0;
    %jmp T_19.12;
T_19.12 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5560bb1aa040;
T_20 ;
    %wait E_0x5560bb1a6250;
    %load/vec4 v0x5560bb1ab010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1aad70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5560bb1aa710_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5560bb1aa570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5560bb1ab420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1aaae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1ab1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5560bb1aa920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1aaf30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5560bb1aacd0_0;
    %assign/vec4 v0x5560bb1aad70_0, 0;
    %load/vec4 v0x5560bb1aa650_0;
    %assign/vec4 v0x5560bb1aa710_0, 0;
    %load/vec4 v0x5560bb1aa470_0;
    %assign/vec4 v0x5560bb1aa570_0, 0;
    %load/vec4 v0x5560bb1ab270_0;
    %assign/vec4 v0x5560bb1ab420_0, 0;
    %load/vec4 v0x5560bb1aaa00_0;
    %assign/vec4 v0x5560bb1aaae0_0, 0;
    %load/vec4 v0x5560bb1ab0d0_0;
    %assign/vec4 v0x5560bb1ab1b0_0, 0;
    %load/vec4 v0x5560bb1aa7f0_0;
    %assign/vec4 v0x5560bb1aa920_0, 0;
    %load/vec4 v0x5560bb1aae50_0;
    %assign/vec4 v0x5560bb1aaf30_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5560bb1a5fe0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560bb1a8c50_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5560bb1a8c50_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5560bb1a8c50_0;
    %store/vec4a v0x5560bb1a62b0, 4, 0;
    %load/vec4 v0x5560bb1a8c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560bb1a8c50_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5560bb1a62b0, 4, 0;
    %end;
    .thread T_21;
    .scope S_0x5560bb1a5fe0;
T_22 ;
    %wait E_0x5560bb1a6250;
    %load/vec4 v0x5560bb1a7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5560bb1a8a90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5560bb1a88f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1a62b0, 0, 4;
    %load/vec4 v0x5560bb1a8a90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5560bb1a88f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1a62b0, 0, 4;
    %load/vec4 v0x5560bb1a8a90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5560bb1a88f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1a62b0, 0, 4;
    %load/vec4 v0x5560bb1a8a90_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5560bb1a88f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5560bb1a62b0, 0, 4;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5560bb1b0280;
T_23 ;
    %wait E_0x5560bb1a6250;
    %load/vec4 v0x5560bb1b0ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5560bb1b06d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1b0510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1b0aa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5560bb1b08f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5560bb1b0e00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5560bb1b05d0_0;
    %assign/vec4 v0x5560bb1b06d0_0, 0;
    %load/vec4 v0x5560bb1b0510_0;
    %assign/vec4 v0x5560bb1b0510_0, 0;
    %load/vec4 v0x5560bb1b09b0_0;
    %assign/vec4 v0x5560bb1b0aa0_0, 0;
    %load/vec4 v0x5560bb1b0790_0;
    %assign/vec4 v0x5560bb1b08f0_0, 0;
    %load/vec4 v0x5560bb1b0d40_0;
    %assign/vec4 v0x5560bb1b0e00_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5560bb1b2630;
T_24 ;
    %wait E_0x5560bb1b2880;
    %load/vec4 v0x5560bb1b2ce0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x5560bb1b2910_0;
    %assign/vec4 v0x5560bb1b2bf0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5560bb1b2ce0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x5560bb1b2a20_0;
    %assign/vec4 v0x5560bb1b2bf0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x5560bb1b2af0_0;
    %assign/vec4 v0x5560bb1b2bf0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5560bb132000;
T_25 ;
    %delay 25000, 0;
    %load/vec4 v0x5560bb1bac80_0;
    %inv;
    %store/vec4 v0x5560bb1bac80_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5560bb132000;
T_26 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5560bb132000 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x5560bb132000;
T_27 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x5560bb1badc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560bb1bac80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5560bb1bad20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5560bb1bae60_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5560bb1bae60_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x5560bb1badc0_0 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x5560bb132000;
T_28 ;
    %wait E_0x5560bb1a6250;
    %load/vec4 v0x5560bb1bad20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5560bb1bad20_0, 0, 32;
    %load/vec4 v0x5560bb1bad20_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x5560bb1b4130_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5560bb1a8d30_0, v0x5560bb1a8d30_1, v0x5560bb1a8d30_2, v0x5560bb1a8d30_3, v0x5560bb1a8d30_4, v0x5560bb1a8d30_5, v0x5560bb1a8d30_6, v0x5560bb1a8d30_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5560bb1a8d30_8, v0x5560bb1a8d30_9, v0x5560bb1a8d30_10, v0x5560bb1a8d30_11, v0x5560bb1a8d30_12, v0x5560bb1a8d30_13, v0x5560bb1a8d30_14, v0x5560bb1a8d30_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5560bb1a8d30_16, v0x5560bb1a8d30_17, v0x5560bb1a8d30_18, v0x5560bb1a8d30_19, v0x5560bb1a8d30_20, v0x5560bb1a8d30_21, v0x5560bb1a8d30_22, v0x5560bb1a8d30_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x5560bb1a8d30_24, v0x5560bb1a8d30_25, v0x5560bb1a8d30_26, v0x5560bb1a8d30_27, v0x5560bb1a8d30_28, v0x5560bb1a8d30_29, v0x5560bb1a8d30_30, v0x5560bb1a8d30_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x5560bb1b5270, 0>, &A<v0x5560bb1b5270, 1>, &A<v0x5560bb1b5270, 2>, &A<v0x5560bb1b5270, 3>, &A<v0x5560bb1b5270, 4>, &A<v0x5560bb1b5270, 5>, &A<v0x5560bb1b5270, 6>, &A<v0x5560bb1b5270, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x5560bb1b5270, 8>, &A<v0x5560bb1b5270, 9>, &A<v0x5560bb1b5270, 10>, &A<v0x5560bb1b5270, 11>, &A<v0x5560bb1b5270, 12>, &A<v0x5560bb1b5270, 13>, &A<v0x5560bb1b5270, 14>, &A<v0x5560bb1b5270, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x5560bb1b5270, 16>, &A<v0x5560bb1b5270, 17>, &A<v0x5560bb1b5270, 18>, &A<v0x5560bb1b5270, 19>, &A<v0x5560bb1b5270, 20>, &A<v0x5560bb1b5270, 21>, &A<v0x5560bb1b5270, 22>, &A<v0x5560bb1b5270, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x5560bb1b5270, 24>, &A<v0x5560bb1b5270, 25>, &A<v0x5560bb1b5270, 26>, &A<v0x5560bb1b5270, 27>, &A<v0x5560bb1b5270, 28>, &A<v0x5560bb1b5270, 29>, &A<v0x5560bb1b5270, 30>, &A<v0x5560bb1b5270, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x5560bb1badc0_0, "PC = %d\012", v0x5560bb1b4130_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x5560bb1badc0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5560bb1a8d30_0, v0x5560bb1a8d30_1, v0x5560bb1a8d30_2, v0x5560bb1a8d30_3, v0x5560bb1a8d30_4, v0x5560bb1a8d30_5, v0x5560bb1a8d30_6, v0x5560bb1a8d30_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x5560bb1badc0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5560bb1a8d30_8, v0x5560bb1a8d30_9, v0x5560bb1a8d30_10, v0x5560bb1a8d30_11, v0x5560bb1a8d30_12, v0x5560bb1a8d30_13, v0x5560bb1a8d30_14, v0x5560bb1a8d30_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x5560bb1badc0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5560bb1a8d30_16, v0x5560bb1a8d30_17, v0x5560bb1a8d30_18, v0x5560bb1a8d30_19, v0x5560bb1a8d30_20, v0x5560bb1a8d30_21, v0x5560bb1a8d30_22, v0x5560bb1a8d30_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x5560bb1badc0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x5560bb1a8d30_24, v0x5560bb1a8d30_25, v0x5560bb1a8d30_26, v0x5560bb1a8d30_27, v0x5560bb1a8d30_28, v0x5560bb1a8d30_29, v0x5560bb1a8d30_30, v0x5560bb1a8d30_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x5560bb1badc0_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x5560bb1badc0_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x5560bb1b5270, 0>, &A<v0x5560bb1b5270, 1>, &A<v0x5560bb1b5270, 2>, &A<v0x5560bb1b5270, 3>, &A<v0x5560bb1b5270, 4>, &A<v0x5560bb1b5270, 5>, &A<v0x5560bb1b5270, 6>, &A<v0x5560bb1b5270, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x5560bb1badc0_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x5560bb1b5270, 8>, &A<v0x5560bb1b5270, 9>, &A<v0x5560bb1b5270, 10>, &A<v0x5560bb1b5270, 11>, &A<v0x5560bb1b5270, 12>, &A<v0x5560bb1b5270, 13>, &A<v0x5560bb1b5270, 14>, &A<v0x5560bb1b5270, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x5560bb1badc0_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x5560bb1b5270, 16>, &A<v0x5560bb1b5270, 17>, &A<v0x5560bb1b5270, 18>, &A<v0x5560bb1b5270, 19>, &A<v0x5560bb1b5270, 20>, &A<v0x5560bb1b5270, 21>, &A<v0x5560bb1b5270, 22>, &A<v0x5560bb1b5270, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x5560bb1badc0_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x5560bb1b5270, 24>, &A<v0x5560bb1b5270, 25>, &A<v0x5560bb1b5270, 26>, &A<v0x5560bb1b5270, 27>, &A<v0x5560bb1b5270, 28>, &A<v0x5560bb1b5270, 29>, &A<v0x5560bb1b5270, 30>, &A<v0x5560bb1b5270, 31> {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "MUX_2to1_8bit.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
