
STM32H743-DSP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007eb4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00077564  08008160  08008160  00009160  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0807f6c4  0807f6c4  000806c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0807f6c8  0807f6c8  000806c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000060  24000000  0807f6cc  00081000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .dtcm_bss     00005050  20000000  20000000  00082000  2**5
                  ALLOC
  7 .dtcm_data    00000000  20005050  20005050  00081060  2**0
                  CONTENTS
  8 .bss          0007f428  24000060  24000060  00081060  2**5
                  ALLOC
  9 ._user_heap_stack 00000600  2407f488  2407f488  00081060  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  00081060  2**0
                  CONTENTS, READONLY
 11 .debug_info   00024fcd  00000000  00000000  0008108e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00005030  00000000  00000000  000a605b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 00010221  00000000  00000000  000ab08b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b0  00000000  00000000  000bb2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001de4  00000000  00000000  000bc660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003a703  00000000  00000000  000be444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000284c3  00000000  00000000  000f8b47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00175337  00000000  00000000  0012100a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  00296341  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000382c  00000000  00000000  002963f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00299c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000041c4  00000000  00000000  00299c8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000e0  00000000  00000000  0029de52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000060 	.word	0x24000060
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008134 	.word	0x08008134

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000064 	.word	0x24000064
 80002d4:	08008134 	.word	0x08008134

080002d8 <arm_bitreversal_32>:
 80002d8:	1c4b      	adds	r3, r1, #1
 80002da:	2b01      	cmp	r3, #1
 80002dc:	bf98      	it	ls
 80002de:	4770      	bxls	lr
 80002e0:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80002e4:	1c91      	adds	r1, r2, #2
 80002e6:	089b      	lsrs	r3, r3, #2

080002e8 <arm_bitreversal_32_0>:
 80002e8:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80002ec:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80002f0:	880a      	ldrh	r2, [r1, #0]
 80002f2:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80002f6:	4480      	add	r8, r0
 80002f8:	4481      	add	r9, r0
 80002fa:	4402      	add	r2, r0
 80002fc:	4484      	add	ip, r0
 80002fe:	f8d9 7000 	ldr.w	r7, [r9]
 8000302:	f8d8 6000 	ldr.w	r6, [r8]
 8000306:	6815      	ldr	r5, [r2, #0]
 8000308:	f8dc 4000 	ldr.w	r4, [ip]
 800030c:	f8c9 6000 	str.w	r6, [r9]
 8000310:	f8c8 7000 	str.w	r7, [r8]
 8000314:	f8cc 5000 	str.w	r5, [ip]
 8000318:	6014      	str	r4, [r2, #0]
 800031a:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800031e:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8000322:	6855      	ldr	r5, [r2, #4]
 8000324:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000328:	f8c9 6004 	str.w	r6, [r9, #4]
 800032c:	f8c8 7004 	str.w	r7, [r8, #4]
 8000330:	f8cc 5004 	str.w	r5, [ip, #4]
 8000334:	6054      	str	r4, [r2, #4]
 8000336:	3108      	adds	r1, #8
 8000338:	3b01      	subs	r3, #1
 800033a:	d1d5      	bne.n	80002e8 <arm_bitreversal_32_0>
 800033c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000340:	4770      	bx	lr

08000342 <arm_bitreversal_16>:
 8000342:	1c4b      	adds	r3, r1, #1
 8000344:	2b01      	cmp	r3, #1
 8000346:	bf98      	it	ls
 8000348:	4770      	bxls	lr
 800034a:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800034e:	1c91      	adds	r1, r2, #2
 8000350:	089b      	lsrs	r3, r3, #2

08000352 <arm_bitreversal_16_0>:
 8000352:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000356:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 800035a:	880a      	ldrh	r2, [r1, #0]
 800035c:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000360:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 8000364:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000368:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 800036c:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000370:	f8d9 7000 	ldr.w	r7, [r9]
 8000374:	f8d8 6000 	ldr.w	r6, [r8]
 8000378:	6815      	ldr	r5, [r2, #0]
 800037a:	f8dc 4000 	ldr.w	r4, [ip]
 800037e:	f8c9 6000 	str.w	r6, [r9]
 8000382:	f8c8 7000 	str.w	r7, [r8]
 8000386:	f8cc 5000 	str.w	r5, [ip]
 800038a:	6014      	str	r4, [r2, #0]
 800038c:	3108      	adds	r1, #8
 800038e:	3b01      	subs	r3, #1
 8000390:	d1df      	bne.n	8000352 <arm_bitreversal_16_0>
 8000392:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000396:	4770      	bx	lr

08000398 <fir_OD_M212_VINT_DYN_201_P05_00_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + OD_M212_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + OD_M212_SCRATCH_FLOATS + OD_M212_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8000398:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 800039c:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 80003a0:	440a      	add	r2, r1
void fir_OD_M212_VINT_DYN_201_P05_00_f32_init(fir_t *self, float *state){
 80003a2:	b430      	push	{r4, r5}
    self->numSegments  = OD_M212_SEGMENTS;
    self->curr_fftidx  = 0;
 80003a4:	2400      	movs	r4, #0
    self->numSegments  = OD_M212_SEGMENTS;
 80003a6:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 80003a8:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < OD_M212_SEGMENTS; ++i) {
        IR_TABLE [i] = &_CAB_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80003ac:	4a03      	ldr	r2, [pc, #12]	@ (80003bc <fir_OD_M212_VINT_DYN_201_P05_00_f32_init+0x24>)
    self->numSegments  = OD_M212_SEGMENTS;
 80003ae:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 80003b0:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 80003b4:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_CAB_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80003b6:	e9c3 2100 	strd	r2, r1, [r3]
}
 80003ba:	4770      	bx	lr
 80003bc:	08008160 	.word	0x08008160

080003c0 <cabinet_simulation_f32_process>:
 *
 * @param self Generic FX handler containing allocated state and FIR pointers.
 * @param p    Audio pipeline context.
 */
void cabinet_simulation_f32_process(FX_HANDLER_t *self, pipe *p)
{
 80003c0:	4603      	mov	r3, r0
    // self->states[2]: pointer to FIR filter handler
    // self->states[1]: pointer to overlap/state buffer
    partitioned_fir_convolution_fft(
 80003c2:	4608      	mov	r0, r1
 80003c4:	e9d3 2103 	ldrd	r2, r1, [r3, #12]
 80003c8:	f000 bbde 	b.w	8000b88 <partitioned_fir_convolution_fft>

080003cc <fx_cabinet_init>:
 * the processing callback.
 *
 * @param fx Pointer to FX_HANDLER_t to configure for cabinet effect.
 */
void fx_cabinet_init(FX_HANDLER_t *fx)
{
 80003cc:	b510      	push	{r4, lr}
    const uint32_t numSegments = 1U;

    // Allocate FFT-domain memory for FIR (numSegments * FFT_SIZE floats + overlap paddings)
    fx->states[0] = _static_mem_alloc(
 80003ce:	2104      	movs	r1, #4
{
 80003d0:	4604      	mov	r4, r0
    fx->states[0] = _static_mem_alloc(
 80003d2:	f242 0008 	movw	r0, #8200	@ 0x2008
 80003d6:	f000 fbc1 	bl	8000b5c <_static_mem_alloc>
 80003da:	4603      	mov	r3, r0
        (numSegments * FFT_SIZE + 2 * numSegments) * sizeof(float),
        _Alignof(float)
    );

    // Allocate DTCM state buffer for overlap (BUFFER_SIZE floats)
    fx->states[1] = _dctm_static_mem_alloc(
 80003dc:	2104      	movs	r1, #4
 80003de:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    fx->states[0] = _static_mem_alloc(
 80003e2:	60a3      	str	r3, [r4, #8]
    fx->states[1] = _dctm_static_mem_alloc(
 80003e4:	f000 fba4 	bl	8000b30 <_dctm_static_mem_alloc>
 80003e8:	4603      	mov	r3, r0
        BUFFER_SIZE * sizeof(float),
        _Alignof(float)
    );

    // Allocate FIR filter handler
    fx->states[2] = _static_mem_alloc(
 80003ea:	2104      	movs	r1, #4
 80003ec:	2014      	movs	r0, #20
    fx->states[1] = _dctm_static_mem_alloc(
 80003ee:	60e3      	str	r3, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 80003f0:	f000 fbb4 	bl	8000b5c <_static_mem_alloc>
 80003f4:	4603      	mov	r3, r0
        sizeof(fir_t),
        _Alignof(fir_t)
    );

    // Allocate cabinet simulation instance
    fx->states[3] = _static_mem_alloc(
 80003f6:	2104      	movs	r1, #4
 80003f8:	2024      	movs	r0, #36	@ 0x24
    fx->states[2] = _static_mem_alloc(
 80003fa:	6123      	str	r3, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 80003fc:	f000 fbae 	bl	8000b5c <_static_mem_alloc>
 8000400:	4603      	mov	r3, r0
        sizeof(cabinet_simulation_f32),
        _Alignof(cabinet_simulation_f32)
    );

    // Initialize FIR filter with FFT memory
    fir_OD_M212_VINT_DYN_201_P05_00_f32_init(
 8000402:	68a1      	ldr	r1, [r4, #8]
 8000404:	6920      	ldr	r0, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 8000406:	6163      	str	r3, [r4, #20]
    fir_OD_M212_VINT_DYN_201_P05_00_f32_init(
 8000408:	f7ff ffc6 	bl	8000398 <fir_OD_M212_VINT_DYN_201_P05_00_f32_init>

    // Initialize cabinet simulation with state buffer and FIR handler
    cabinet_simulation_f32_init(
        (cabinet_simulation_f32 *)fx->states[3],
        (float32_t *)fx->states[1],
        (fir_t *)fx->states[2]
 800040c:	f104 000c 	add.w	r0, r4, #12
    );

    // Assign processing callback for cabinet effect
    fx->process = cabinet_simulation_f32_process;
 8000410:	4a02      	ldr	r2, [pc, #8]	@ (800041c <fx_cabinet_init+0x50>)
        (fir_t *)fx->states[2]
 8000412:	c80b      	ldmia	r0, {r0, r1, r3}
    self->fir1  = fir;
 8000414:	e9c3 1007 	strd	r1, r0, [r3, #28]
    fx->process = cabinet_simulation_f32_process;
 8000418:	6062      	str	r2, [r4, #4]
}
 800041a:	bd10      	pop	{r4, pc}
 800041c:	080003c1 	.word	0x080003c1

08000420 <convolution_reverb_f32_process>:
 */
void convolution_reverb_f32_process(
    FX_HANDLER_t *self,
    pipe         *p
)
{
 8000420:	4603      	mov	r3, r0
    // self->states[2]: FIR handler pointer
    // self->states[1]: overlap/state buffer pointer
    partitioned_fir_convolution_fft(
 8000422:	4608      	mov	r0, r1
 8000424:	e9d3 2103 	ldrd	r2, r1, [r3, #12]
 8000428:	f000 bbae 	b.w	8000b88 <partitioned_fir_convolution_fft>

0800042c <fx_reverb_init>:
 * convolution_reverb instance, then initializes and assigns the processing callback.
 *
 * @param fx Pointer to FX_HANDLER_t to configure for reverb effect.
 */
void fx_reverb_init(FX_HANDLER_t *fx)
{
 800042c:	b510      	push	{r4, lr}
    // Allocate FFT-domain memory for reverb: numSegments * FFT_SIZE + space for Handlers
    fx->states[0] = _static_mem_alloc(
 800042e:	2104      	movs	r1, #4
{
 8000430:	4604      	mov	r4, r0
    fx->states[0] = _static_mem_alloc(
 8000432:	4812      	ldr	r0, [pc, #72]	@ (800047c <fx_reverb_init+0x50>)
 8000434:	f000 fb92 	bl	8000b5c <_static_mem_alloc>
 8000438:	4603      	mov	r3, r0
        (NUMSEGMENTS_EMT * FFT_SIZE + 2 * NUMSEGMENTS_EMT) * sizeof(float),
        _Alignof(float)
    );

    // Allocate DTCM state buffer for overlap (BUFFER_SIZE floats)
    fx->states[1] = _dctm_static_mem_alloc(
 800043a:	2104      	movs	r1, #4
 800043c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    fx->states[0] = _static_mem_alloc(
 8000440:	60a3      	str	r3, [r4, #8]
    fx->states[1] = _dctm_static_mem_alloc(
 8000442:	f000 fb75 	bl	8000b30 <_dctm_static_mem_alloc>
 8000446:	4603      	mov	r3, r0
        BUFFER_SIZE * sizeof(float),
        _Alignof(float)
    );

    // Allocate FIR filter handler
    fx->states[2] = _static_mem_alloc(
 8000448:	2104      	movs	r1, #4
 800044a:	2014      	movs	r0, #20
    fx->states[1] = _dctm_static_mem_alloc(
 800044c:	60e3      	str	r3, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 800044e:	f000 fb85 	bl	8000b5c <_static_mem_alloc>
 8000452:	4603      	mov	r3, r0
        sizeof(fir_t),
        _Alignof(fir_t)
    );

    // Allocate convolution reverb simulation instance
    fx->states[3] = _static_mem_alloc(
 8000454:	2104      	movs	r1, #4
 8000456:	2024      	movs	r0, #36	@ 0x24
    fx->states[2] = _static_mem_alloc(
 8000458:	6123      	str	r3, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 800045a:	f000 fb7f 	bl	8000b5c <_static_mem_alloc>
 800045e:	4603      	mov	r3, r0
        sizeof(convolution_reverb_f32),
        _Alignof(convolution_reverb_f32)
    );

    // Initialize FIR handler with FFT memory
    fir_emt_140_dark_3_f32_init(
 8000460:	68a1      	ldr	r1, [r4, #8]
 8000462:	6920      	ldr	r0, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 8000464:	6163      	str	r3, [r4, #20]
    fir_emt_140_dark_3_f32_init(
 8000466:	f000 f80d 	bl	8000484 <fir_emt_140_dark_3_f32_init>

    // Initialize reverb simulation with state buffer and FIR handler
    convolution_reverb_f32_init(
        (convolution_reverb_f32 *)fx->states[3],
        (float32_t *)fx->states[1],
        (fir_t *)fx->states[2]
 800046a:	f104 000c 	add.w	r0, r4, #12
    );

    // Set processing callback for convolution reverb
    fx->process = convolution_reverb_f32_process;
 800046e:	4a04      	ldr	r2, [pc, #16]	@ (8000480 <fx_reverb_init+0x54>)
        (fir_t *)fx->states[2]
 8000470:	c80b      	ldmia	r0, {r0, r1, r3}
    self->fir1  = fir;
 8000472:	e9c3 1007 	strd	r1, r0, [r3, #28]
    fx->process = convolution_reverb_f32_process;
 8000476:	6062      	str	r2, [r4, #4]
}
 8000478:	bd10      	pop	{r4, pc}
 800047a:	bf00      	nop
 800047c:	0005c170 	.word	0x0005c170
 8000480:	08000421 	.word	0x08000421

08000484 <fir_emt_140_dark_3_f32_init>:
#include "impulse_responses.h"


void fir_emt_140_dark_3_f32_init(fir_t *self, float *state){
 8000484:	b470      	push	{r4, r5, r6}
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + EMT_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + EMT_SCRATCH_FLOATS + EMT_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8000486:	4c0e      	ldr	r4, [pc, #56]	@ (80004c0 <fir_emt_140_dark_3_f32_init+0x3c>)
    self->numSegments  = EMT_SEGMENTS;
    self->curr_fftidx  = 0;
 8000488:	2500      	movs	r5, #0
 800048a:	4b0e      	ldr	r3, [pc, #56]	@ (80004c4 <fir_emt_140_dark_3_f32_init+0x40>)
    self->ir_ffts      = IR_TABLE;
 800048c:	f501 26b8 	add.w	r6, r1, #376832	@ 0x5c000
    self->prev_ffts    = PREV_TABLE;
 8000490:	440c      	add	r4, r1
 8000492:	4a0d      	ldr	r2, [pc, #52]	@ (80004c8 <fir_emt_140_dark_3_f32_init+0x44>)
 8000494:	f503 2cb8 	add.w	ip, r3, #376832	@ 0x5c000
    self->ir_ffts      = IR_TABLE;
 8000498:	6006      	str	r6, [r0, #0]
    self->prev_ffts    = PREV_TABLE;
 800049a:	6044      	str	r4, [r0, #4]
    self->numSegments  = EMT_SEGMENTS;
 800049c:	440a      	add	r2, r1
 800049e:	242e      	movs	r4, #46	@ 0x2e
    self->curr_fftidx  = 0;
 80004a0:	e9c0 5502 	strd	r5, r5, [r0, #8]
    self->numSegments  = EMT_SEGMENTS;
 80004a4:	6104      	str	r4, [r0, #16]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
        IR_TABLE [i] = &_EMT_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80004a6:	f842 3f04 	str.w	r3, [r2, #4]!
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 80004aa:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
 80004ae:	f8c2 10b8 	str.w	r1, [r2, #184]	@ 0xb8
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 80004b2:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 80004b6:	4563      	cmp	r3, ip
 80004b8:	d1f5      	bne.n	80004a6 <fir_emt_140_dark_3_f32_init+0x22>
    }

}
 80004ba:	bc70      	pop	{r4, r5, r6}
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop
 80004c0:	0005c0b8 	.word	0x0005c0b8
 80004c4:	0800a160 	.word	0x0800a160
 80004c8:	0005bffc 	.word	0x0005bffc

080004cc <fir_h1_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H1_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H1_SCRATCH_FLOATS + H1_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 80004cc:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 80004d0:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 80004d4:	440a      	add	r2, r1
void fir_h1_f32_init(fir_t *self, float *state){
 80004d6:	b430      	push	{r4, r5}
    self->numSegments  = H1_SEGMENTS;
    self->curr_fftidx  = 0;
 80004d8:	2400      	movs	r4, #0
    self->numSegments  = H1_SEGMENTS;
 80004da:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 80004dc:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H1_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H1_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80004e0:	4a03      	ldr	r2, [pc, #12]	@ (80004f0 <fir_h1_f32_init+0x24>)
    self->numSegments  = H1_SEGMENTS;
 80004e2:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 80004e4:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 80004e8:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H1_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80004ea:	e9c3 2100 	strd	r2, r1, [r3]
}
 80004ee:	4770      	bx	lr
 80004f0:	08066160 	.word	0x08066160

080004f4 <fir_h2_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H2_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H2_SCRATCH_FLOATS + H2_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 80004f4:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 80004f8:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 80004fc:	440a      	add	r2, r1
void fir_h2_f32_init(fir_t *self, float *state){
 80004fe:	b430      	push	{r4, r5}
    self->numSegments  = H2_SEGMENTS;
    self->curr_fftidx  = 0;
 8000500:	2400      	movs	r4, #0
    self->numSegments  = H2_SEGMENTS;
 8000502:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 8000504:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H2_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H2_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000508:	4a03      	ldr	r2, [pc, #12]	@ (8000518 <fir_h2_f32_init+0x24>)
    self->numSegments  = H2_SEGMENTS;
 800050a:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 800050c:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 8000510:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H2_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000512:	e9c3 2100 	strd	r2, r1, [r3]
}
 8000516:	4770      	bx	lr
 8000518:	08068160 	.word	0x08068160

0800051c <fir_h3_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H3_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H3_SCRATCH_FLOATS + H3_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 800051c:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 8000520:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 8000524:	440a      	add	r2, r1
void fir_h3_f32_init(fir_t *self, float *state){
 8000526:	b430      	push	{r4, r5}
    self->numSegments  = H3_SEGMENTS;
    self->curr_fftidx  = 0;
 8000528:	2400      	movs	r4, #0
    self->numSegments  = H3_SEGMENTS;
 800052a:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 800052c:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H3_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H3_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000530:	4a03      	ldr	r2, [pc, #12]	@ (8000540 <fir_h3_f32_init+0x24>)
    self->numSegments  = H3_SEGMENTS;
 8000532:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 8000534:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 8000538:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H3_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 800053a:	e9c3 2100 	strd	r2, r1, [r3]
}
 800053e:	4770      	bx	lr
 8000540:	0806a160 	.word	0x0806a160

08000544 <HAL_ADC_ConvHalfCpltCallback>:
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000544:	4b0c      	ldr	r3, [pc, #48]	@ (8000578 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8000546:	f003 021f 	and.w	r2, r3, #31
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800054a:	f3bf 8f4f 	dsb	sy
 800054e:	f503 6100 	add.w	r1, r3, #2048	@ 0x800
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000552:	480a      	ldr	r0, [pc, #40]	@ (800057c <HAL_ADC_ConvHalfCpltCallback+0x38>)
        op_addr += __SCB_DCACHE_LINE_SIZE;
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8000554:	4411      	add	r1, r2
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000556:	f8c0 325c 	str.w	r3, [r0, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800055a:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 800055c:	1aca      	subs	r2, r1, r3
 800055e:	2a00      	cmp	r2, #0
 8000560:	dcf9      	bgt.n	8000556 <HAL_ADC_ConvHalfCpltCallback+0x12>
 8000562:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000566:	f3bf 8f6f 	isb	sy
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
    // DMA has written into adcInput[0…BUFFER_SIZE-1]
    SCB_InvalidateDCache_by_Addr((uint32_t*)adcInput,
                                 BUFFER_SIZE * sizeof(adcInput[0]));
    apipe.adcHalfComplete(&apipe, adcInput);
 800056a:	4805      	ldr	r0, [pc, #20]	@ (8000580 <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 800056c:	4902      	ldr	r1, [pc, #8]	@ (8000578 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800056e:	6943      	ldr	r3, [r0, #20]
 8000570:	f5a0 4070 	sub.w	r0, r0, #61440	@ 0xf000
 8000574:	4718      	bx	r3
 8000576:	bf00      	nop
 8000578:	2400a138 	.word	0x2400a138
 800057c:	e000ed00 	.word	0xe000ed00
 8000580:	2401a150 	.word	0x2401a150

08000584 <HAL_ADC_ConvCpltCallback>:
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000584:	490d      	ldr	r1, [pc, #52]	@ (80005bc <HAL_ADC_ConvCpltCallback+0x38>)
 8000586:	f001 021f 	and.w	r2, r1, #31
 800058a:	f502 6300 	add.w	r3, r2, #2048	@ 0x800
  __ASM volatile ("dsb 0xF":::"memory");
 800058e:	f3bf 8f4f 	dsb	sy
 8000592:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000596:	480a      	ldr	r0, [pc, #40]	@ (80005c0 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000598:	4411      	add	r1, r2
 800059a:	1aca      	subs	r2, r1, r3
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800059c:	3b20      	subs	r3, #32
      } while ( op_size > 0 );
 800059e:	2b00      	cmp	r3, #0
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 80005a0:	f8c0 225c 	str.w	r2, [r0, #604]	@ 0x25c
      } while ( op_size > 0 );
 80005a4:	dcf9      	bgt.n	800059a <HAL_ADC_ConvCpltCallback+0x16>
 80005a6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80005aa:	f3bf 8f6f 	isb	sy
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
    // DMA has written into adcInput[BUFFER_SIZE…2*BUFFER_SIZE-1]
    SCB_InvalidateDCache_by_Addr((uint32_t*)&adcInput[BUFFER_SIZE],
                                 BUFFER_SIZE * sizeof(adcInput[0]));
    apipe.adcComplete(&apipe, adcInput);
 80005ae:	4805      	ldr	r0, [pc, #20]	@ (80005c4 <HAL_ADC_ConvCpltCallback+0x40>)
 80005b0:	4905      	ldr	r1, [pc, #20]	@ (80005c8 <HAL_ADC_ConvCpltCallback+0x44>)
 80005b2:	6983      	ldr	r3, [r0, #24]
 80005b4:	f5a0 4070 	sub.w	r0, r0, #61440	@ 0xf000
 80005b8:	4718      	bx	r3
 80005ba:	bf00      	nop
 80005bc:	2400a938 	.word	0x2400a938
 80005c0:	e000ed00 	.word	0xe000ed00
 80005c4:	2401a150 	.word	0x2401a150
 80005c8:	2400a138 	.word	0x2400a138

080005cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d0:	224c      	movs	r2, #76	@ 0x4c
 80005d2:	2100      	movs	r1, #0
 80005d4:	a80a      	add	r0, sp, #40	@ 0x28
 80005d6:	f007 fbc1 	bl	8007d5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005da:	2220      	movs	r2, #32
 80005dc:	2100      	movs	r1, #0
 80005de:	a802      	add	r0, sp, #8
 80005e0:	f007 fbbc 	bl	8007d5c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80005e4:	2002      	movs	r0, #2
 80005e6:	f003 fe35 	bl	8004254 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80005ea:	4a24      	ldr	r2, [pc, #144]	@ (800067c <SystemClock_Config+0xb0>)
 80005ec:	2100      	movs	r1, #0
 80005ee:	4b24      	ldr	r3, [pc, #144]	@ (8000680 <SystemClock_Config+0xb4>)
 80005f0:	9101      	str	r1, [sp, #4]
 80005f2:	6991      	ldr	r1, [r2, #24]
 80005f4:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 80005f8:	6191      	str	r1, [r2, #24]
 80005fa:	6991      	ldr	r1, [r2, #24]
 80005fc:	f401 4140 	and.w	r1, r1, #49152	@ 0xc000
 8000600:	9101      	str	r1, [sp, #4]
 8000602:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000604:	f041 0101 	orr.w	r1, r1, #1
 8000608:	62d9      	str	r1, [r3, #44]	@ 0x2c
 800060a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800060c:	f003 0301 	and.w	r3, r3, #1
 8000610:	9301      	str	r3, [sp, #4]
 8000612:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000614:	6993      	ldr	r3, [r2, #24]
 8000616:	049b      	lsls	r3, r3, #18
 8000618:	d5fc      	bpl.n	8000614 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800061a:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800061c:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800061e:	2101      	movs	r1, #1
 8000620:	2440      	movs	r4, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000622:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000624:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000626:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000628:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = 2;
 800062a:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800062c:	910d      	str	r1, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800062e:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000630:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000632:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000636:	230c      	movs	r3, #12
 8000638:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLN = 60;
 800063a:	233c      	movs	r3, #60	@ 0x3c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800063c:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000640:	e9cd 5315 	strd	r5, r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000644:	f003 fe9c 	bl	8004380 <HAL_RCC_OscConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	b108      	cbz	r0, 8000650 <SystemClock_Config+0x84>
  __ASM volatile ("cpsid i" : : : "memory");
 800064c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800064e:	e7fe      	b.n	800064e <SystemClock_Config+0x82>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000650:	223f      	movs	r2, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000652:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000654:	2308      	movs	r3, #8
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000656:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000658:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800065a:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800065c:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800065e:	9409      	str	r4, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000660:	9203      	str	r2, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000662:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000666:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800066a:	e9cd 4307 	strd	r4, r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800066e:	f004 fa03 	bl	8004a78 <HAL_RCC_ClockConfig>
 8000672:	b108      	cbz	r0, 8000678 <SystemClock_Config+0xac>
 8000674:	b672      	cpsid	i
  while (1)
 8000676:	e7fe      	b.n	8000676 <SystemClock_Config+0xaa>
}
 8000678:	b01f      	add	sp, #124	@ 0x7c
 800067a:	bd30      	pop	{r4, r5, pc}
 800067c:	58024800 	.word	0x58024800
 8000680:	58000400 	.word	0x58000400

08000684 <PeriphCommonClock_Config>:
{
 8000684:	b500      	push	{lr}
 8000686:	b0b1      	sub	sp, #196	@ 0xc4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000688:	22b8      	movs	r2, #184	@ 0xb8
 800068a:	2100      	movs	r1, #0
 800068c:	a802      	add	r0, sp, #8
 800068e:	f007 fb65 	bl	8007d5c <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000692:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000696:	2300      	movs	r3, #0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000698:	4668      	mov	r0, sp
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 800069a:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800069e:	f004 fc7d 	bl	8004f9c <HAL_RCCEx_PeriphCLKConfig>
 80006a2:	b108      	cbz	r0, 80006a8 <PeriphCommonClock_Config+0x24>
 80006a4:	b672      	cpsid	i
  while (1)
 80006a6:	e7fe      	b.n	80006a6 <PeriphCommonClock_Config+0x22>
}
 80006a8:	b031      	add	sp, #196	@ 0xc4
 80006aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80006ae:	bf00      	nop

080006b0 <main>:
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80006b0:	2400      	movs	r4, #0
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80006b2:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b4:	4d7f      	ldr	r5, [pc, #508]	@ (80008b4 <main+0x204>)
  GPIO_InitStruct.Pin   = GPIO_PIN_13;
 80006b6:	f44f 5800 	mov.w	r8, #8192	@ 0x2000
{
 80006ba:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80006be:	b093      	sub	sp, #76	@ 0x4c
  GPIO_InitStruct.Pin   = GPIO_PIN_3;
 80006c0:	2708      	movs	r7, #8
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80006c2:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 80006c6:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  HAL_MPU_Disable();
 80006ca:	f002 f8fb 	bl	80028c4 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80006ce:	f248 721f 	movw	r2, #34591	@ 0x871f
 80006d2:	f240 1301 	movw	r3, #257	@ 0x101
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80006d6:	a809      	add	r0, sp, #36	@ 0x24
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80006d8:	f8ad 6024 	strh.w	r6, [sp, #36]	@ 0x24
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80006dc:	930c      	str	r3, [sp, #48]	@ 0x30
 80006de:	e9cd 420a 	strd	r4, r2, [sp, #40]	@ 0x28
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80006e2:	f002 f90d 	bl	8002900 <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80006e6:	2004      	movs	r0, #4
 80006e8:	f002 f8fa 	bl	80028e0 <HAL_MPU_Enable>
  HAL_Init();
 80006ec:	f001 f900 	bl	80018f0 <HAL_Init>
  SystemClock_Config();
 80006f0:	f7ff ff6c 	bl	80005cc <SystemClock_Config>
  PeriphCommonClock_Config();
 80006f4:	f7ff ffc6 	bl	8000684 <PeriphCommonClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006fc:	a909      	add	r1, sp, #36	@ 0x24
 80006fe:	486e      	ldr	r0, [pc, #440]	@ (80008b8 <main+0x208>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000700:	4333      	orrs	r3, r6
 8000702:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000706:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 800070a:	4033      	ands	r3, r6
 800070c:	9304      	str	r3, [sp, #16]
 800070e:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000710:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 800071c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
  GPIO_InitStruct.Pin   = GPIO_PIN_3;
 8000720:	9709      	str	r7, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000722:	f003 0304 	and.w	r3, r3, #4
 8000726:	9305      	str	r3, [sp, #20]
 8000728:	9b05      	ldr	r3, [sp, #20]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800072a:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072e:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000732:	f003 fb85 	bl	8003e40 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);   // set high
 8000736:	4632      	mov	r2, r6
 8000738:	4639      	mov	r1, r7
 800073a:	485f      	ldr	r0, [pc, #380]	@ (80008b8 <main+0x208>)
 800073c:	f003 fd86 	bl	800424c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000740:	a909      	add	r1, sp, #36	@ 0x24
 8000742:	485d      	ldr	r0, [pc, #372]	@ (80008b8 <main+0x208>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000744:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pin   = GPIO_PIN_13;
 8000746:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800074a:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800074e:	f003 fb77 	bl	8003e40 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // set high
 8000752:	4632      	mov	r2, r6
 8000754:	4641      	mov	r1, r8
 8000756:	4858      	ldr	r0, [pc, #352]	@ (80008b8 <main+0x208>)
 8000758:	f003 fd78 	bl	800424c <HAL_GPIO_WritePin>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800075c:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000760:	4622      	mov	r2, r4
 8000762:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000764:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000766:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000768:	f8c5 30d8 	str.w	r3, [r5, #216]	@ 0xd8
 800076c:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  hadc1.Instance = ADC1;
 8000770:	4d52      	ldr	r5, [pc, #328]	@ (80008bc <main+0x20c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000772:	4033      	ands	r3, r6
 8000774:	9303      	str	r3, [sp, #12]
 8000776:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000778:	f002 f844 	bl	8002804 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800077c:	200b      	movs	r0, #11
 800077e:	f002 f87d 	bl	800287c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000782:	4622      	mov	r2, r4
 8000784:	4621      	mov	r1, r4
 8000786:	200c      	movs	r0, #12
 8000788:	f002 f83c 	bl	8002804 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800078c:	200c      	movs	r0, #12
 800078e:	f002 f875 	bl	800287c <HAL_NVIC_EnableIRQ>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000792:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000796:	612f      	str	r7, [r5, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000798:	f44f 6c9c 	mov.w	ip, #1248	@ 0x4e0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800079c:	4f48      	ldr	r7, [pc, #288]	@ (80008c0 <main+0x210>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800079e:	4628      	mov	r0, r5
  ADC_MultiModeTypeDef multimode = {0};
 80007a0:	9406      	str	r4, [sp, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007a2:	940f      	str	r4, [sp, #60]	@ 0x3c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007a4:	82ac      	strh	r4, [r5, #20]
  hadc1.Init.NbrOfConversion = 1;
 80007a6:	61ae      	str	r6, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007a8:	772c      	strb	r4, [r5, #28]
  hadc1.Init.OversamplingMode = DISABLE;
 80007aa:	f885 4038 	strb.w	r4, [r5, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 80007ae:	63ee      	str	r6, [r5, #60]	@ 0x3c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80007b0:	e9c5 7300 	strd	r7, r3, [r5]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80007b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007b8:	e9c5 c309 	strd	ip, r3, [r5, #36]	@ 0x24
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80007bc:	2303      	movs	r3, #3
  ADC_ChannelConfTypeDef sConfig = {0};
 80007be:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 80007c2:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 80007c6:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
  ADC_MultiModeTypeDef multimode = {0};
 80007ca:	e9cd 4407 	strd	r4, r4, [sp, #28]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007ce:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80007d2:	e9c5 440c 	strd	r4, r4, [r5, #48]	@ 0x30
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80007d6:	62eb      	str	r3, [r5, #44]	@ 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007d8:	f001 fe38 	bl	800244c <HAL_ADC_Init>
 80007dc:	b108      	cbz	r0, 80007e2 <main+0x132>
 80007de:	b672      	cpsid	i
  while (1)
 80007e0:	e7fe      	b.n	80007e0 <main+0x130>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007e2:	9006      	str	r0, [sp, #24]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007e4:	a906      	add	r1, sp, #24
 80007e6:	4628      	mov	r0, r5
 80007e8:	f001 ff98 	bl	800271c <HAL_ADCEx_MultiModeConfigChannel>
 80007ec:	4603      	mov	r3, r0
 80007ee:	b108      	cbz	r0, 80007f4 <main+0x144>
 80007f0:	b672      	cpsid	i
  while (1)
 80007f2:	e7fe      	b.n	80007f2 <main+0x142>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007f4:	4c33      	ldr	r4, [pc, #204]	@ (80008c4 <main+0x214>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007f6:	4628      	mov	r0, r5
  sConfig.Offset = 0;
 80007f8:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007fa:	2505      	movs	r5, #5
  sConfig.OffsetSignedSaturation = DISABLE;
 80007fc:	f88d 303d 	strb.w	r3, [sp, #61]	@ 0x3d
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000800:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000802:	a909      	add	r1, sp, #36	@ 0x24
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000804:	e9cd 4309 	strd	r4, r3, [sp, #36]	@ 0x24
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000808:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800080c:	e9cd 530b 	strd	r5, r3, [sp, #44]	@ 0x2c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000810:	2304      	movs	r3, #4
 8000812:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000814:	f001 fa3e 	bl	8001c94 <HAL_ADC_ConfigChannel>
 8000818:	b108      	cbz	r0, 800081e <main+0x16e>
 800081a:	b672      	cpsid	i
  while (1)
 800081c:	e7fe      	b.n	800081c <main+0x16c>
  htim8.Instance = TIM8;
 800081e:	4c2a      	ldr	r4, [pc, #168]	@ (80008c8 <main+0x218>)
  htim8.Init.Prescaler = 50-1;
 8000820:	2331      	movs	r3, #49	@ 0x31
 8000822:	4a2a      	ldr	r2, [pc, #168]	@ (80008cc <main+0x21c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000824:	9008      	str	r0, [sp, #32]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000826:	60a0      	str	r0, [r4, #8]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000828:	61a0      	str	r0, [r4, #24]
  htim8.Init.Prescaler = 50-1;
 800082a:	e9c4 2300 	strd	r2, r3, [r4]
  htim8.Init.Period = 100-1;
 800082e:	2363      	movs	r3, #99	@ 0x63
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000830:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8000834:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000838:	e9cd 0006 	strd	r0, r0, [sp, #24]
  htim8.Init.RepetitionCounter = 0;
 800083c:	e9c4 0004 	strd	r0, r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000840:	4620      	mov	r0, r4
  htim8.Init.Period = 100-1;
 8000842:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000844:	f005 fe5c 	bl	8006500 <HAL_TIM_Base_Init>
 8000848:	b108      	cbz	r0, 800084e <main+0x19e>
 800084a:	b672      	cpsid	i
  while (1)
 800084c:	e7fe      	b.n	800084c <main+0x19c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800084e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000852:	a909      	add	r1, sp, #36	@ 0x24
 8000854:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000856:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000858:	f005 ff46 	bl	80066e8 <HAL_TIM_ConfigClockSource>
 800085c:	4603      	mov	r3, r0
 800085e:	b108      	cbz	r0, 8000864 <main+0x1b4>
 8000860:	b672      	cpsid	i
  while (1)
 8000862:	e7fe      	b.n	8000862 <main+0x1b2>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000864:	e9cd 3307 	strd	r3, r3, [sp, #28]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000868:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800086a:	a906      	add	r1, sp, #24
 800086c:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800086e:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000870:	f006 f802 	bl	8006878 <HAL_TIMEx_MasterConfigSynchronization>
 8000874:	4601      	mov	r1, r0
 8000876:	b108      	cbz	r0, 800087c <main+0x1cc>
 8000878:	b672      	cpsid	i
  while (1)
 800087a:	e7fe      	b.n	800087a <main+0x1ca>
  DAC_ChannelConfTypeDef sConfig = {0};
 800087c:	2224      	movs	r2, #36	@ 0x24
  hdac1.Instance = DAC1;
 800087e:	4c14      	ldr	r4, [pc, #80]	@ (80008d0 <main+0x220>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000880:	eb0d 0002 	add.w	r0, sp, r2
 8000884:	f007 fa6a 	bl	8007d5c <memset>
  hdac1.Instance = DAC1;
 8000888:	4b12      	ldr	r3, [pc, #72]	@ (80008d4 <main+0x224>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800088a:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 800088c:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800088e:	f002 f867 	bl	8002960 <HAL_DAC_Init>
 8000892:	4602      	mov	r2, r0
 8000894:	b108      	cbz	r0, 800089a <main+0x1ea>
 8000896:	b672      	cpsid	i
  while (1)
 8000898:	e7fe      	b.n	8000898 <main+0x1e8>
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 800089a:	231e      	movs	r3, #30
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800089c:	a909      	add	r1, sp, #36	@ 0x24
 800089e:	4620      	mov	r0, r4
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80008a0:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80008a2:	e9cd 2309 	strd	r2, r3, [sp, #36]	@ 0x24
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80008a6:	e9cd 260b 	strd	r2, r6, [sp, #44]	@ 0x2c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80008aa:	f002 f93d 	bl	8002b28 <HAL_DAC_ConfigChannel>
 80008ae:	b198      	cbz	r0, 80008d8 <main+0x228>
 80008b0:	b672      	cpsid	i
  while (1)
 80008b2:	e7fe      	b.n	80008b2 <main+0x202>
 80008b4:	58024400 	.word	0x58024400
 80008b8:	58020800 	.word	0x58020800
 80008bc:	2401a2cc 	.word	0x2401a2cc
 80008c0:	40022000 	.word	0x40022000
 80008c4:	43210000 	.word	0x43210000
 80008c8:	2401a17c 	.word	0x2401a17c
 80008cc:	40010400 	.word	0x40010400
 80008d0:	2401a240 	.word	0x2401a240
 80008d4:	40007400 	.word	0x40007400
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80008d8:	4b71      	ldr	r3, [pc, #452]	@ (8000aa0 <main+0x3f0>)
 80008da:	695a      	ldr	r2, [r3, #20]
 80008dc:	f412 3280 	ands.w	r2, r2, #65536	@ 0x10000
 80008e0:	d123      	bne.n	800092a <main+0x27a>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80008e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80008e6:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80008ea:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008ee:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80008f2:	f3c1 324e 	ubfx	r2, r1, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80008f6:	f3c1 01c9 	ubfx	r1, r1, #3, #10
 80008fa:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80008fc:	ea02 0504 	and.w	r5, r2, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000900:	4608      	mov	r0, r1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000902:	ea45 7680 	orr.w	r6, r5, r0, lsl #30
      } while (ways-- != 0U);
 8000906:	3801      	subs	r0, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000908:	f8c3 6260 	str.w	r6, [r3, #608]	@ 0x260
      } while (ways-- != 0U);
 800090c:	d2f9      	bcs.n	8000902 <main+0x252>
    } while(sets-- != 0U);
 800090e:	3a20      	subs	r2, #32
 8000910:	f112 0f20 	cmn.w	r2, #32
 8000914:	d1f2      	bne.n	80008fc <main+0x24c>
 8000916:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800091a:	695a      	ldr	r2, [r3, #20]
 800091c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000920:	615a      	str	r2, [r3, #20]
 8000922:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000926:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800092a:	4b5d      	ldr	r3, [pc, #372]	@ (8000aa0 <main+0x3f0>)
 800092c:	695a      	ldr	r2, [r3, #20]
 800092e:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
 8000932:	d111      	bne.n	8000958 <main+0x2a8>
  __ASM volatile ("dsb 0xF":::"memory");
 8000934:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000938:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800093c:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000940:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000944:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000948:	695a      	ldr	r2, [r3, #20]
 800094a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800094e:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000950:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000954:	f3bf 8f6f 	isb	sy
  dctm_pool_init();
 8000958:	f000 f8d2 	bl	8000b00 <dctm_pool_init>
  DWT->CYCCNT  = 0;                                // clear counter
 800095c:	2400      	movs	r4, #0
  static_pool_init();
 800095e:	f000 f8db 	bl	8000b18 <static_pool_init>
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // turn on trace
 8000962:	484f      	ldr	r0, [pc, #316]	@ (8000aa0 <main+0x3f0>)
  DWT->CYCCNT  = 0;                                // clear counter
 8000964:	4b4f      	ldr	r3, [pc, #316]	@ (8000aa4 <main+0x3f4>)
  arm_rfft_fast_init_f32(&fft, FFT_SIZE);
 8000966:	f44f 6100 	mov.w	r1, #2048	@ 0x800
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // turn on trace
 800096a:	f8d0 20fc 	ldr.w	r2, [r0, #252]	@ 0xfc
 800096e:	4e4e      	ldr	r6, [pc, #312]	@ (8000aa8 <main+0x3f8>)
 8000970:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8000974:	f8df b174 	ldr.w	fp, [pc, #372]	@ 8000aec <main+0x43c>
 8000978:	f8df a16c 	ldr.w	sl, [pc, #364]	@ 8000ae8 <main+0x438>
 800097c:	f5a6 4930 	sub.w	r9, r6, #45056	@ 0xb000
 8000980:	f8c0 20fc 	str.w	r2, [r0, #252]	@ 0xfc
		 apipe.updateDelayBuffer(&apipe);
 8000984:	f5a6 4770 	sub.w	r7, r6, #61440	@ 0xf000
  DWT->CYCCNT  = 0;                                // clear counter
 8000988:	605c      	str	r4, [r3, #4]
  DWT->CTRL   |= DWT_CTRL_CYCCNTENA_Msk;           // start counter
 800098a:	681a      	ldr	r2, [r3, #0]
  arm_rfft_fast_init_f32(&fft, FFT_SIZE);
 800098c:	4847      	ldr	r0, [pc, #284]	@ (8000aac <main+0x3fc>)
  DWT->CTRL   |= DWT_CTRL_CYCCNTENA_Msk;           // start counter
 800098e:	f042 0201 	orr.w	r2, r2, #1
		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8000992:	f8df 8164 	ldr.w	r8, [pc, #356]	@ 8000af8 <main+0x448>
  DWT->CTRL   |= DWT_CTRL_CYCCNTENA_Msk;           // start counter
 8000996:	601a      	str	r2, [r3, #0]
  arm_rfft_fast_init_f32(&fft, FFT_SIZE);
 8000998:	f006 f816 	bl	80069c8 <arm_rfft_fast_init_f32>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 800099c:	4621      	mov	r1, r4
 800099e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80009a2:	4843      	ldr	r0, [pc, #268]	@ (8000ab0 <main+0x400>)
 80009a4:	f001 fe5e 	bl	8002664 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcInput, BUFFER_SIZE*2);
 80009a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80009ac:	4941      	ldr	r1, [pc, #260]	@ (8000ab4 <main+0x404>)
 80009ae:	4840      	ldr	r0, [pc, #256]	@ (8000ab0 <main+0x400>)
 80009b0:	f001 fbd8 	bl	8002164 <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dacOutput, BUFFER_SIZE*2, DAC_ALIGN_12B_R);
 80009b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80009b8:	4a3f      	ldr	r2, [pc, #252]	@ (8000ab8 <main+0x408>)
 80009ba:	4621      	mov	r1, r4
 80009bc:	9400      	str	r4, [sp, #0]
 80009be:	483f      	ldr	r0, [pc, #252]	@ (8000abc <main+0x40c>)
 80009c0:	f001 ffe4 	bl	800298c <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim8);
 80009c4:	483e      	ldr	r0, [pc, #248]	@ (8000ac0 <main+0x410>)
 80009c6:	f005 fe41 	bl	800664c <HAL_TIM_Base_Start>
  pipeInit(&apipe);
 80009ca:	483e      	ldr	r0, [pc, #248]	@ (8000ac4 <main+0x414>)
 80009cc:	f000 fbe4 	bl	8001198 <pipeInit>
  fir_h3_f32_init(&fir_h3_gaincorrected, &_supro_prev_ffts[2*BUFFER_OFFSET]);
 80009d0:	4c3d      	ldr	r4, [pc, #244]	@ (8000ac8 <main+0x418>)
  fir_h1_f32_init(&fir_h1_gaincorrected, &_supro_prev_ffts[0]);
 80009d2:	493e      	ldr	r1, [pc, #248]	@ (8000acc <main+0x41c>)
 80009d4:	483e      	ldr	r0, [pc, #248]	@ (8000ad0 <main+0x420>)
 80009d6:	f7ff fd79 	bl	80004cc <fir_h1_f32_init>
  fir_h2_f32_init(&fir_h2_gaincorrected, &_supro_prev_ffts[BUFFER_OFFSET]);
 80009da:	493e      	ldr	r1, [pc, #248]	@ (8000ad4 <main+0x424>)
 80009dc:	483e      	ldr	r0, [pc, #248]	@ (8000ad8 <main+0x428>)
 80009de:	f7ff fd89 	bl	80004f4 <fir_h2_f32_init>
  fir_h3_f32_init(&fir_h3_gaincorrected, &_supro_prev_ffts[2*BUFFER_OFFSET]);
 80009e2:	493e      	ldr	r1, [pc, #248]	@ (8000adc <main+0x42c>)
 80009e4:	4620      	mov	r0, r4
 80009e6:	f7ff fd99 	bl	800051c <fir_h3_f32_init>
  supro_simulation_init_f32(&supro, supro_pad, &fir_h1_gaincorrected, &fir_h2_gaincorrected, &fir_h3_gaincorrected);
 80009ea:	4b3b      	ldr	r3, [pc, #236]	@ (8000ad8 <main+0x428>)
 80009ec:	4a38      	ldr	r2, [pc, #224]	@ (8000ad0 <main+0x420>)
 80009ee:	493c      	ldr	r1, [pc, #240]	@ (8000ae0 <main+0x430>)
 80009f0:	483c      	ldr	r0, [pc, #240]	@ (8000ae4 <main+0x434>)
 80009f2:	9400      	str	r4, [sp, #0]
 80009f4:	f000 fd34 	bl	8001460 <supro_simulation_init_f32>
  fx_reverb_init(&fx_handle_0);
 80009f8:	483b      	ldr	r0, [pc, #236]	@ (8000ae8 <main+0x438>)
 80009fa:	f7ff fd17 	bl	800042c <fx_reverb_init>
  fx_cabinet_init(&fx_handle_1);
 80009fe:	483b      	ldr	r0, [pc, #236]	@ (8000aec <main+0x43c>)
 8000a00:	f7ff fce4 	bl	80003cc <fx_cabinet_init>
 8000a04:	4b2c      	ldr	r3, [pc, #176]	@ (8000ab8 <main+0x408>)
	  if (apipe.bufferReady)
 8000a06:	7c32      	ldrb	r2, [r6, #16]
 8000a08:	2a00      	cmp	r2, #0
 8000a0a:	d046      	beq.n	8000a9a <main+0x3ea>
		 apipe.updateDelayBuffer(&apipe);
 8000a0c:	69f2      	ldr	r2, [r6, #28]
 8000a0e:	4638      	mov	r0, r7
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000a10:	f003 041f 	and.w	r4, r3, #31
 8000a14:	4790      	blx	r2
		 apipe.loadProcess(&apipe);
 8000a16:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 8000a18:	4638      	mov	r0, r7
 8000a1a:	4790      	blx	r2
		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4640      	mov	r0, r8
 8000a20:	2108      	movs	r1, #8
 8000a22:	f003 fc13 	bl	800424c <HAL_GPIO_WritePin>
		 supro_simulation_f32_process(&supro, &apipe);
 8000a26:	4639      	mov	r1, r7
 8000a28:	482e      	ldr	r0, [pc, #184]	@ (8000ae4 <main+0x434>)
 8000a2a:	f504 5480 	add.w	r4, r4, #4096	@ 0x1000
 8000a2e:	f000 fe75 	bl	800171c <supro_simulation_f32_process>
		 fx_handle_1.process(&fx_handle_1, &apipe); // cabinet
 8000a32:	f8db 2004 	ldr.w	r2, [fp, #4]
 8000a36:	4639      	mov	r1, r7
 8000a38:	482c      	ldr	r0, [pc, #176]	@ (8000aec <main+0x43c>)
 8000a3a:	4790      	blx	r2
		 fx_handle_0.process(&fx_handle_0, &apipe); // reverb
 8000a3c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8000a40:	4639      	mov	r1, r7
 8000a42:	4829      	ldr	r0, [pc, #164]	@ (8000ae8 <main+0x438>)
 8000a44:	4790      	blx	r2
	     arm_scale_f32(apipe.processBuffer, 0.01, apipe.processBuffer, BUFFER_SIZE);
 8000a46:	492a      	ldr	r1, [pc, #168]	@ (8000af0 <main+0x440>)
 8000a48:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 8000af4 <main+0x444>
 8000a4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a50:	4608      	mov	r0, r1
 8000a52:	4d19      	ldr	r5, [pc, #100]	@ (8000ab8 <main+0x408>)
 8000a54:	f006 fdaa 	bl	80075ac <arm_scale_f32>
		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0);
 8000a58:	4640      	mov	r0, r8
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2108      	movs	r1, #8
 8000a5e:	f003 fbf5 	bl	800424c <HAL_GPIO_WritePin>
		 arm_copy_f32(apipe.processBuffer, apipe.outBuffer, BUFFER_SIZE);
 8000a62:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8000a66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a6a:	4821      	ldr	r0, [pc, #132]	@ (8000af0 <main+0x440>)
 8000a6c:	f005 ff7c 	bl	8006968 <arm_copy_f32>
		 apipe.updateDACOutput(&apipe, dacOutput);
 8000a70:	6a32      	ldr	r2, [r6, #32]
 8000a72:	4629      	mov	r1, r5
 8000a74:	4638      	mov	r0, r7
 8000a76:	4790      	blx	r2
  __ASM volatile ("dsb 0xF":::"memory");
 8000a78:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000a7c:	4a08      	ldr	r2, [pc, #32]	@ (8000aa0 <main+0x3f0>)
 8000a7e:	462b      	mov	r3, r5
 8000a80:	3c20      	subs	r4, #32
 8000a82:	f8c2 5268 	str.w	r5, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000a86:	3520      	adds	r5, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8000a88:	2c00      	cmp	r4, #0
 8000a8a:	dcf9      	bgt.n	8000a80 <main+0x3d0>
 8000a8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a90:	f3bf 8f6f 	isb	sy
		 apipe.bufferReady = false;
 8000a94:	2200      	movs	r2, #0
 8000a96:	7432      	strb	r2, [r6, #16]
 8000a98:	e7b5      	b.n	8000a06 <main+0x356>
	      __WFI();
 8000a9a:	bf30      	wfi
 8000a9c:	e7b3      	b.n	8000a06 <main+0x356>
 8000a9e:	bf00      	nop
 8000aa0:	e000ed00 	.word	0xe000ed00
 8000aa4:	e0001000 	.word	0xe0001000
 8000aa8:	2401a150 	.word	0x2401a150
 8000aac:	2400b138 	.word	0x2400b138
 8000ab0:	2401a2cc 	.word	0x2401a2cc
 8000ab4:	2400a138 	.word	0x2400a138
 8000ab8:	24009138 	.word	0x24009138
 8000abc:	2401a240 	.word	0x2401a240
 8000ac0:	2401a17c 	.word	0x2401a17c
 8000ac4:	2400b150 	.word	0x2400b150
 8000ac8:	24009098 	.word	0x24009098
 8000acc:	24003080 	.word	0x24003080
 8000ad0:	240090c0 	.word	0x240090c0
 8000ad4:	24005088 	.word	0x24005088
 8000ad8:	240090ac 	.word	0x240090ac
 8000adc:	24007090 	.word	0x24007090
 8000ae0:	24000080 	.word	0x24000080
 8000ae4:	240090d4 	.word	0x240090d4
 8000ae8:	2400911c 	.word	0x2400911c
 8000aec:	24009100 	.word	0x24009100
 8000af0:	2400f158 	.word	0x2400f158
 8000af4:	3c23d70a 	.word	0x3c23d70a
 8000af8:	58020800 	.word	0x58020800

08000afc <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8000afc:	b672      	cpsid	i
  while (1)
 8000afe:	e7fe      	b.n	8000afe <Error_Handler+0x2>

08000b00 <dctm_pool_init>:
    return (x + (align - 1u)) & ~(align - 1u);
}

void dctm_pool_init()
{
   dtcm_pool_head = 0;  // dtcm is a no-load section of ram thus must be manually initialized to zero
 8000b00:	2100      	movs	r1, #0
 8000b02:	4b03      	ldr	r3, [pc, #12]	@ (8000b10 <dctm_pool_init+0x10>)
   memset(dtcm_static_pool, (uint8_t)0, DTCM_STATIC_POOL_SIZE);
 8000b04:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8000b08:	4802      	ldr	r0, [pc, #8]	@ (8000b14 <dctm_pool_init+0x14>)
   dtcm_pool_head = 0;  // dtcm is a no-load section of ram thus must be manually initialized to zero
 8000b0a:	6019      	str	r1, [r3, #0]
   memset(dtcm_static_pool, (uint8_t)0, DTCM_STATIC_POOL_SIZE);
 8000b0c:	f007 b926 	b.w	8007d5c <memset>
 8000b10:	20000000 	.word	0x20000000
 8000b14:	20000020 	.word	0x20000020

08000b18 <static_pool_init>:
}


void static_pool_init()
{
   pool_head = 0;
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4b03      	ldr	r3, [pc, #12]	@ (8000b28 <static_pool_init+0x10>)
   memset(static_pool, (uint8_t)0, STATIC_POOL_SIZE);
 8000b1c:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8000b20:	4802      	ldr	r0, [pc, #8]	@ (8000b2c <static_pool_init+0x14>)
   pool_head = 0;
 8000b22:	6019      	str	r1, [r3, #0]
   memset(static_pool, (uint8_t)0, STATIC_POOL_SIZE);
 8000b24:	f007 b91a 	b.w	8007d5c <memset>
 8000b28:	2401a330 	.word	0x2401a330
 8000b2c:	2401a334 	.word	0x2401a334

08000b30 <_dctm_static_mem_alloc>:
}


void *_dctm_static_mem_alloc(size_t size, size_t align)
{
 8000b30:	b410      	push	{r4}
    size_t off = align_up(dtcm_pool_head, align);
 8000b32:	4c08      	ldr	r4, [pc, #32]	@ (8000b54 <_dctm_static_mem_alloc+0x24>)
    return (x + (align - 1u)) & ~(align - 1u);
 8000b34:	424a      	negs	r2, r1
 8000b36:	6823      	ldr	r3, [r4, #0]
 8000b38:	3b01      	subs	r3, #1
 8000b3a:	440b      	add	r3, r1
 8000b3c:	4013      	ands	r3, r2
    if (off + size > DTCM_STATIC_POOL_SIZE)
 8000b3e:	18c2      	adds	r2, r0, r3
 8000b40:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 8000b44:	d805      	bhi.n	8000b52 <_dctm_static_mem_alloc+0x22>
    	_memory_alloc_error_handler();// return NULL;                             // out of memory
    dtcm_pool_head = off + size;
    return &dtcm_static_pool[off];
 8000b46:	4804      	ldr	r0, [pc, #16]	@ (8000b58 <_dctm_static_mem_alloc+0x28>)
    dtcm_pool_head = off + size;
 8000b48:	6022      	str	r2, [r4, #0]
}
 8000b4a:	4418      	add	r0, r3
 8000b4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000b50:	4770      	bx	lr
 8000b52:	e7fe      	b.n	8000b52 <_dctm_static_mem_alloc+0x22>
 8000b54:	20000000 	.word	0x20000000
 8000b58:	20000020 	.word	0x20000020

08000b5c <_static_mem_alloc>:


void *_static_mem_alloc(size_t size, size_t align)
{
 8000b5c:	b410      	push	{r4}
    size_t off = align_up(pool_head, align);
 8000b5e:	4c08      	ldr	r4, [pc, #32]	@ (8000b80 <_static_mem_alloc+0x24>)
    return (x + (align - 1u)) & ~(align - 1u);
 8000b60:	424a      	negs	r2, r1
 8000b62:	6823      	ldr	r3, [r4, #0]
 8000b64:	3b01      	subs	r3, #1
 8000b66:	440b      	add	r3, r1
 8000b68:	4013      	ands	r3, r2
    if (off + size > STATIC_POOL_SIZE)
 8000b6a:	18c2      	adds	r2, r0, r3
 8000b6c:	f5b2 2fc0 	cmp.w	r2, #393216	@ 0x60000
 8000b70:	d805      	bhi.n	8000b7e <_static_mem_alloc+0x22>
    	_memory_alloc_error_handler(); //return NULL;                             // out of memory
    pool_head = off + size;
    return &static_pool[off];
 8000b72:	4804      	ldr	r0, [pc, #16]	@ (8000b84 <_static_mem_alloc+0x28>)
    pool_head = off + size;
 8000b74:	6022      	str	r2, [r4, #0]
}
 8000b76:	4418      	add	r0, r3
 8000b78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000b7c:	4770      	bx	lr
 8000b7e:	e7fe      	b.n	8000b7e <_static_mem_alloc+0x22>
 8000b80:	2401a330 	.word	0x2401a330
 8000b84:	2401a334 	.word	0x2401a334

08000b88 <partitioned_fir_convolution_fft>:
__attribute__((section(".dtcm"), aligned(32))) float zeropad[FFT_SIZE];
float fftOut[FFT_SIZE];


void partitioned_fir_convolution_fft(pipe *pipe, fir_t *fir, float* overlap_state_buf )
{
 8000b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	float *zeropaddedinput = zeropad;
	float *overlap         = overlap_state_buf;

    // prepare input
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 8000b8c:	f244 0408 	movw	r4, #16392	@ 0x4008
{
 8000b90:	b08b      	sub	sp, #44	@ 0x2c
 8000b92:	4613      	mov	r3, r2
 8000b94:	460d      	mov	r5, r1
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 8000b96:	4404      	add	r4, r0
 8000b98:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b9c:	4933      	ldr	r1, [pc, #204]	@ (8000c6c <partitioned_fir_convolution_fft+0xe4>)
 8000b9e:	4620      	mov	r0, r4
{
 8000ba0:	9307      	str	r3, [sp, #28]
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 8000ba2:	f005 fee1 	bl	8006968 <arm_copy_f32>
    arm_fill_f32(0.0f, &zeropaddedinput[BUFFER_SIZE], BUFFER_SIZE);
 8000ba6:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 8000c70 <partitioned_fir_convolution_fft+0xe8>
 8000baa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000bae:	4831      	ldr	r0, [pc, #196]	@ (8000c74 <partitioned_fir_convolution_fft+0xec>)
 8000bb0:	f005 febc 	bl	800692c <arm_fill_f32>

    // forward FFT
    arm_rfft_fast_f32(&fft, zeropaddedinput, fftOut, 0);
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	4a30      	ldr	r2, [pc, #192]	@ (8000c78 <partitioned_fir_convolution_fft+0xf0>)
 8000bb8:	492c      	ldr	r1, [pc, #176]	@ (8000c6c <partitioned_fir_convolution_fft+0xe4>)
 8000bba:	4830      	ldr	r0, [pc, #192]	@ (8000c7c <partitioned_fir_convolution_fft+0xf4>)
 8000bbc:	f005 ffb6 	bl	8006b2c <arm_rfft_fast_f32>

    // save index and spectrum
    fir->prev_fftidx = fir->curr_fftidx;
    arm_copy_f32(fftOut, fir->prev_ffts[fir->curr_fftidx], FFT_SIZE);
 8000bc0:	482d      	ldr	r0, [pc, #180]	@ (8000c78 <partitioned_fir_convolution_fft+0xf0>)
 8000bc2:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 8000bc6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000bca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    fir->prev_fftidx = fir->curr_fftidx;
 8000bce:	60eb      	str	r3, [r5, #12]
    arm_copy_f32(fftOut, fir->prev_ffts[fir->curr_fftidx], FFT_SIZE);
 8000bd0:	f005 feca 	bl	8006968 <arm_copy_f32>

    arm_fill_f32(0.0f, fftOut, FFT_SIZE);              /* clear accumulator */
 8000bd4:	4828      	ldr	r0, [pc, #160]	@ (8000c78 <partitioned_fir_convolution_fft+0xf0>)
 8000bd6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bda:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 8000c70 <partitioned_fir_convolution_fft+0xe8>
 8000bde:	f005 fea5 	bl	800692c <arm_fill_f32>

    const uint32_t segs = fir->numSegments;
 8000be2:	692b      	ldr	r3, [r5, #16]
 8000be4:	f8df e090 	ldr.w	lr, [pc, #144]	@ 8000c78 <partitioned_fir_convolution_fft+0xf0>
    uint32_t i = 0;
 8000be8:	f04f 0c00 	mov.w	ip, #0
    const uint32_t segs = fir->numSegments;
 8000bec:	9303      	str	r3, [sp, #12]
    uint32_t idx = fir->prev_fftidx;

    // partitioned convolution with pointer arithmetic
    do {
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8000bee:	686b      	ldr	r3, [r5, #4]
 8000bf0:	f50e 50ff 	add.w	r0, lr, #8160	@ 0x1fe0
		}
		if (idx-- == 0) {
			idx = segs - 1;
		}

    } while (idx != fir->curr_fftidx);
 8000bf4:	68aa      	ldr	r2, [r5, #8]
 8000bf6:	f50e 5700 	add.w	r7, lr, #8192	@ 0x2000
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8000bfa:	9305      	str	r3, [sp, #20]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8000bfc:	682b      	ldr	r3, [r5, #0]
    } while (idx != fir->curr_fftidx);
 8000bfe:	9204      	str	r2, [sp, #16]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8000c00:	9306      	str	r3, [sp, #24]
 8000c02:	f50e 5380 	add.w	r3, lr, #4096	@ 0x1000
    uint32_t idx = fir->prev_fftidx;
 8000c06:	68ee      	ldr	r6, [r5, #12]
                     float accR = __builtin_fmaf(xr, hr,
 8000c08:	f603 72f8 	addw	r2, r3, #4088	@ 0xff8
 8000c0c:	f603 7be8 	addw	fp, r3, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 8000c10:	f603 7aec 	addw	sl, r3, #4076	@ 0xfec
                     float accR = __builtin_fmaf(xr, hr,
 8000c14:	f503 697f 	add.w	r9, r3, #4080	@ 0xff0
                     float accI = __builtin_fmaf(xr, hi,
 8000c18:	f603 78f4 	addw	r8, r3, #4084	@ 0xff4
 8000c1c:	f603 73fc 	addw	r3, r3, #4092	@ 0xffc
                     float accR = __builtin_fmaf(xr, hr,
 8000c20:	9201      	str	r2, [sp, #4]
                     float accI = __builtin_fmaf(xr, hi,
 8000c22:	9302      	str	r3, [sp, #8]
 8000c24:	e9cd 4508 	strd	r4, r5, [sp, #32]
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8000c28:	9b05      	ldr	r3, [sp, #20]
                 yPtr[0] += xPtr[0] * hPtr[0];
 8000c2a:	ed9e 7a00 	vldr	s14, [lr]
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8000c2e:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8000c32:	9b06      	ldr	r3, [sp, #24]
                 yPtr[1] += xPtr[1] * hPtr[1];
 8000c34:	edde 7a01 	vldr	s15, [lr, #4]
 8000c38:	f105 0158 	add.w	r1, r5, #88	@ 0x58
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8000c3c:	f853 402c 	ldr.w	r4, [r3, ip, lsl #2]
                 yPtr[0] += xPtr[0] * hPtr[0];
 8000c40:	ed95 5a00 	vldr	s10, [r5]
 8000c44:	edd4 5a00 	vldr	s11, [r4]
 8000c48:	f104 0258 	add.w	r2, r4, #88	@ 0x58
                 yPtr[1] += xPtr[1] * hPtr[1];
 8000c4c:	ed95 6a01 	vldr	s12, [r5, #4]
 8000c50:	edd4 6a01 	vldr	s13, [r4, #4]
                 yPtr[0] += xPtr[0] * hPtr[0];
 8000c54:	eea5 7a25 	vfma.f32	s14, s10, s11
                 yPtr[1] += xPtr[1] * hPtr[1];
 8000c58:	eee6 7a26 	vfma.f32	s15, s12, s13
                 yPtr[0] += xPtr[0] * hPtr[0];
 8000c5c:	ed8e 7a00 	vstr	s14, [lr]
                 yPtr[1] += xPtr[1] * hPtr[1];
 8000c60:	edce 7a01 	vstr	s15, [lr, #4]
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8000c64:	f8df e010 	ldr.w	lr, [pc, #16]	@ 8000c78 <partitioned_fir_convolution_fft+0xf0>
 8000c68:	4673      	mov	r3, lr
 8000c6a:	e009      	b.n	8000c80 <partitioned_fir_convolution_fft+0xf8>
 8000c6c:	20003020 	.word	0x20003020
 8000c70:	00000000 	.word	0x00000000
 8000c74:	20004020 	.word	0x20004020
 8000c78:	2407a334 	.word	0x2407a334
 8000c7c:	2400b138 	.word	0x2400b138
                         float xr = *xPtr++; float xi = *xPtr++;
 8000c80:	ed51 7a13 	vldr	s15, [r1, #-76]	@ 0xffffffb4
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8000c84:	3350      	adds	r3, #80	@ 0x50
                         float hr = *hPtr++; float hi = *hPtr++;
 8000c86:	ed52 2a14 	vldr	s5, [r2, #-80]	@ 0xffffffb0
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8000c8a:	3150      	adds	r1, #80	@ 0x50
                         float hr = *hPtr++; float hi = *hPtr++;
 8000c8c:	ed52 3a13 	vldr	s7, [r2, #-76]	@ 0xffffffb4
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8000c90:	3250      	adds	r2, #80	@ 0x50
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000c92:	ed13 4a12 	vldr	s8, [r3, #-72]	@ 0xffffffb8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000c96:	ed53 4a11 	vldr	s9, [r3, #-68]	@ 0xffffffbc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000c9a:	eea7 4ae3 	vfms.f32	s8, s15, s7
                         float xr = *xPtr++; float xi = *xPtr++;
 8000c9e:	ed11 3a28 	vldr	s6, [r1, #-160]	@ 0xffffff60
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000ca2:	eee7 4aa2 	vfma.f32	s9, s15, s5
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000ca6:	ed13 5a10 	vldr	s10, [r3, #-64]	@ 0xffffffc0
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000caa:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000cae:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000cb2:	ed13 6a0d 	vldr	s12, [r3, #-52]	@ 0xffffffcc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000cb6:	ed13 7a0c 	vldr	s14, [r3, #-48]	@ 0xffffffd0
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000cba:	eea3 4a22 	vfma.f32	s8, s6, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000cbe:	ed53 7a0b 	vldr	s15, [r3, #-44]	@ 0xffffffd4
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000cc2:	eee3 4a23 	vfma.f32	s9, s6, s7
                         *yPtr     = accR;
 8000cc6:	ed03 4a12 	vstr	s8, [r3, #-72]	@ 0xffffffb8
                         *(yPtr+1) = accI;
 8000cca:	ed43 4a11 	vstr	s9, [r3, #-68]	@ 0xffffffbc
                         float hr = *hPtr++; float hi = *hPtr++;
 8000cce:	ed52 3a26 	vldr	s7, [r2, #-152]	@ 0xffffff68
 8000cd2:	ed52 4a25 	vldr	s9, [r2, #-148]	@ 0xffffff6c
                         float xr = *xPtr++; float xi = *xPtr++;
 8000cd6:	ed11 3a25 	vldr	s6, [r1, #-148]	@ 0xffffff6c
 8000cda:	ed11 4a26 	vldr	s8, [r1, #-152]	@ 0xffffff68
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000cde:	eea3 5a64 	vfms.f32	s10, s6, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000ce2:	eee3 5a23 	vfma.f32	s11, s6, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000ce6:	eea4 5a23 	vfma.f32	s10, s8, s7
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000cea:	eee4 5a24 	vfma.f32	s11, s8, s9
                         *yPtr     = accR;
 8000cee:	ed03 5a10 	vstr	s10, [r3, #-64]	@ 0xffffffc0
                         *(yPtr+1) = accI;
 8000cf2:	ed43 5a0f 	vstr	s11, [r3, #-60]	@ 0xffffffc4
                         float xr = *xPtr++; float xi = *xPtr++;
 8000cf6:	ed11 4a23 	vldr	s8, [r1, #-140]	@ 0xffffff74
                         float hr = *hPtr++; float hi = *hPtr++;
 8000cfa:	ed52 5a24 	vldr	s11, [r2, #-144]	@ 0xffffff70
 8000cfe:	ed52 4a23 	vldr	s9, [r2, #-140]	@ 0xffffff74
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d02:	eea4 6a25 	vfma.f32	s12, s8, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 8000d06:	ed11 5a24 	vldr	s10, [r1, #-144]	@ 0xffffff70
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d0a:	eee4 6a64 	vfms.f32	s13, s8, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d0e:	eea5 6a24 	vfma.f32	s12, s10, s9
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d12:	eee5 6a25 	vfma.f32	s13, s10, s11
                         *(yPtr+1) = accI;
 8000d16:	ed03 6a0d 	vstr	s12, [r3, #-52]	@ 0xffffffcc
                         *yPtr     = accR;
 8000d1a:	ed43 6a0e 	vstr	s13, [r3, #-56]	@ 0xffffffc8
                         float xr = *xPtr++; float xi = *xPtr++;
 8000d1e:	ed11 5a21 	vldr	s10, [r1, #-132]	@ 0xffffff7c
                         float hr = *hPtr++; float hi = *hPtr++;
 8000d22:	ed52 5a22 	vldr	s11, [r2, #-136]	@ 0xffffff78
 8000d26:	ed52 6a21 	vldr	s13, [r2, #-132]	@ 0xffffff7c
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d2a:	eee5 7a25 	vfma.f32	s15, s10, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 8000d2e:	ed11 6a22 	vldr	s12, [r1, #-136]	@ 0xffffff78
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d32:	eea5 7a66 	vfms.f32	s14, s10, s13
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d36:	eee6 7a26 	vfma.f32	s15, s12, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d3a:	eea6 7a25 	vfma.f32	s14, s12, s11
                         *(yPtr+1) = accI;
 8000d3e:	ed43 7a0b 	vstr	s15, [r3, #-44]	@ 0xffffffd4
                         *yPtr     = accR;
 8000d42:	ed03 7a0c 	vstr	s14, [r3, #-48]	@ 0xffffffd0
                         float xr = *xPtr++; float xi = *xPtr++;
 8000d46:	ed11 3a20 	vldr	s6, [r1, #-128]	@ 0xffffff80
 8000d4a:	ed51 7a1f 	vldr	s15, [r1, #-124]	@ 0xffffff84
                         float hr = *hPtr++; float hi = *hPtr++;
 8000d4e:	ed52 3a1f 	vldr	s7, [r2, #-124]	@ 0xffffff84
 8000d52:	ed52 2a20 	vldr	s5, [r2, #-128]	@ 0xffffff80
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d56:	ed13 4a0a 	vldr	s8, [r3, #-40]	@ 0xffffffd8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d5a:	ed53 4a09 	vldr	s9, [r3, #-36]	@ 0xffffffdc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d5e:	eea7 4ae3 	vfms.f32	s8, s15, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d62:	ed53 5a08 	vldr	s11, [r3, #-32]	@ 0xffffffe0
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d66:	eee7 4aa2 	vfma.f32	s9, s15, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d6a:	ed13 5a07 	vldr	s10, [r3, #-28]	@ 0xffffffe4
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d6e:	ed13 6a06 	vldr	s12, [r3, #-24]	@ 0xffffffe8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d72:	ed53 6a05 	vldr	s13, [r3, #-20]	@ 0xffffffec
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d76:	ed53 7a04 	vldr	s15, [r3, #-16]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d7a:	ed13 7a03 	vldr	s14, [r3, #-12]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000d7e:	eea3 4a22 	vfma.f32	s8, s6, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d82:	eee3 4a23 	vfma.f32	s9, s6, s7
                         *yPtr     = accR;
 8000d86:	ed03 4a0a 	vstr	s8, [r3, #-40]	@ 0xffffffd8
                         *(yPtr+1) = accI;
 8000d8a:	ed43 4a09 	vstr	s9, [r3, #-36]	@ 0xffffffdc
                         float hr = *hPtr++; float hi = *hPtr++;
 8000d8e:	ed52 4a1e 	vldr	s9, [r2, #-120]	@ 0xffffff88
                         float xr = *xPtr++; float xi = *xPtr++;
 8000d92:	ed11 3a1d 	vldr	s6, [r1, #-116]	@ 0xffffff8c
                         float hr = *hPtr++; float hi = *hPtr++;
 8000d96:	ed52 3a1d 	vldr	s7, [r2, #-116]	@ 0xffffff8c
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000d9a:	eea3 5a24 	vfma.f32	s10, s6, s9
                         float xr = *xPtr++; float xi = *xPtr++;
 8000d9e:	ed11 4a1e 	vldr	s8, [r1, #-120]	@ 0xffffff88
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000da2:	eee3 5a63 	vfms.f32	s11, s6, s7
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000da6:	eea4 5a23 	vfma.f32	s10, s8, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000daa:	eee4 5a24 	vfma.f32	s11, s8, s9
                         *(yPtr+1) = accI;
 8000dae:	ed03 5a07 	vstr	s10, [r3, #-28]	@ 0xffffffe4
                         *yPtr     = accR;
 8000db2:	ed43 5a08 	vstr	s11, [r3, #-32]	@ 0xffffffe0
                         float xr = *xPtr++; float xi = *xPtr++;
 8000db6:	ed11 4a1b 	vldr	s8, [r1, #-108]	@ 0xffffff94
                         float hr = *hPtr++; float hi = *hPtr++;
 8000dba:	ed52 4a1c 	vldr	s9, [r2, #-112]	@ 0xffffff90
 8000dbe:	ed52 5a1b 	vldr	s11, [r2, #-108]	@ 0xffffff94
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000dc2:	eee4 6a24 	vfma.f32	s13, s8, s9
                         float xr = *xPtr++; float xi = *xPtr++;
 8000dc6:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000dca:	eea4 6a65 	vfms.f32	s12, s8, s11
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000dce:	eee5 6a25 	vfma.f32	s13, s10, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000dd2:	eea5 6a24 	vfma.f32	s12, s10, s9
                         *(yPtr+1) = accI;
 8000dd6:	ed43 6a05 	vstr	s13, [r3, #-20]	@ 0xffffffec
                         *yPtr     = accR;
 8000dda:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
                         float hr = *hPtr++; float hi = *hPtr++;
 8000dde:	ed52 6a1a 	vldr	s13, [r2, #-104]	@ 0xffffff98
 8000de2:	ed52 5a19 	vldr	s11, [r2, #-100]	@ 0xffffff9c
                         float xr = *xPtr++; float xi = *xPtr++;
 8000de6:	ed11 5a19 	vldr	s10, [r1, #-100]	@ 0xffffff9c
 8000dea:	ed11 6a1a 	vldr	s12, [r1, #-104]	@ 0xffffff98
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000dee:	eea5 7a26 	vfma.f32	s14, s10, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000df2:	eee5 7a65 	vfms.f32	s15, s10, s11
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000df6:	eea6 7a25 	vfma.f32	s14, s12, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000dfa:	eee6 7a26 	vfma.f32	s15, s12, s13
                         *(yPtr+1) = accI;
 8000dfe:	ed03 7a03 	vstr	s14, [r3, #-12]
                         *yPtr     = accR;
 8000e02:	ed43 7a04 	vstr	s15, [r3, #-16]
                         float xr = *xPtr++; float xi = *xPtr++;
 8000e06:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
                         float hr = *hPtr++; float hi = *hPtr++;
 8000e0a:	ed52 5a17 	vldr	s11, [r2, #-92]	@ 0xffffffa4
                         float xr = *xPtr++; float xi = *xPtr++;
 8000e0e:	ed11 4a17 	vldr	s8, [r1, #-92]	@ 0xffffffa4
                         float hr = *hPtr++; float hi = *hPtr++;
 8000e12:	ed52 4a18 	vldr	s9, [r2, #-96]	@ 0xffffffa0
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000e16:	ed13 6a02 	vldr	s12, [r3, #-8]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000e1a:	ed53 6a01 	vldr	s13, [r3, #-4]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000e1e:	eea4 6a65 	vfms.f32	s12, s8, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000e22:	ed93 7a00 	vldr	s14, [r3]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000e26:	eee4 6a24 	vfma.f32	s13, s8, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000e2a:	edd3 7a01 	vldr	s15, [r3, #4]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000e2e:	eea5 6a24 	vfma.f32	s12, s10, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000e32:	eee5 6a25 	vfma.f32	s13, s10, s11
                         *yPtr     = accR;
 8000e36:	ed03 6a02 	vstr	s12, [r3, #-8]
                         *(yPtr+1) = accI;
 8000e3a:	ed43 6a01 	vstr	s13, [r3, #-4]
                         float xr = *xPtr++; float xi = *xPtr++;
 8000e3e:	ed11 5a15 	vldr	s10, [r1, #-84]	@ 0xffffffac
                         float hr = *hPtr++; float hi = *hPtr++;
 8000e42:	ed52 5a16 	vldr	s11, [r2, #-88]	@ 0xffffffa8
 8000e46:	ed52 6a15 	vldr	s13, [r2, #-84]	@ 0xffffffac
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000e4a:	eee5 7a25 	vfma.f32	s15, s10, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 8000e4e:	ed11 6a16 	vldr	s12, [r1, #-88]	@ 0xffffffa8
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000e52:	eea5 7a66 	vfms.f32	s14, s10, s13
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8000e56:	eee6 7a26 	vfma.f32	s15, s12, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8000e5a:	eea6 7a25 	vfma.f32	s14, s12, s11
                         *(yPtr+1) = accI;
 8000e5e:	edc3 7a01 	vstr	s15, [r3, #4]
                         *yPtr     = accR;
 8000e62:	ed83 7a00 	vstr	s14, [r3]
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8000e66:	4283      	cmp	r3, r0
 8000e68:	f47f af0a 	bne.w	8000c80 <partitioned_fir_convolution_fft+0xf8>
                     float accR = __builtin_fmaf(xr, hr,
 8000e6c:	9b01      	ldr	r3, [sp, #4]
		if (++i >= segs) {
 8000e6e:	f10c 0c01 	add.w	ip, ip, #1
                     float accI = __builtin_fmaf(xr, hi,
 8000e72:	9a02      	ldr	r2, [sp, #8]
                     float accR = __builtin_fmaf(xr, hr,
 8000e74:	ed93 7a00 	vldr	s14, [r3]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000e78:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
                     float accI = __builtin_fmaf(xr, hi,
 8000e7c:	edd2 7a00 	vldr	s15, [r2]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000e80:	f505 5500 	add.w	r5, r5, #8192	@ 0x2000
                     float hr = *hPtr++;  float hi = *hPtr++;
 8000e84:	f504 5280 	add.w	r2, r4, #4096	@ 0x1000
 8000e88:	f504 5400 	add.w	r4, r4, #8192	@ 0x2000
                     float accR = __builtin_fmaf(xr, hr,
 8000e8c:	ed97 5a00 	vldr	s10, [r7]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000e90:	ed95 2a01 	vldr	s4, [r5, #4]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8000e94:	edd4 2a01 	vldr	s5, [r4, #4]
			i = 0;
 8000e98:	9903      	ldr	r1, [sp, #12]
                     float accR = __builtin_fmaf(xr, hr,
 8000e9a:	eea2 5a62 	vfms.f32	s10, s4, s5
                     float accI = __builtin_fmaf(xr, hi,
 8000e9e:	edd7 5a01 	vldr	s11, [r7, #4]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000ea2:	ed95 3a00 	vldr	s6, [r5]
			i = 0;
 8000ea6:	4561      	cmp	r1, ip
 8000ea8:	bf98      	it	ls
 8000eaa:	f04f 0c00 	movls.w	ip, #0
                     float hr = *hPtr++;  float hi = *hPtr++;
 8000eae:	edd4 3a00 	vldr	s7, [r4]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000eb2:	f603 71ec 	addw	r1, r3, #4076	@ 0xfec
                     float accR = __builtin_fmaf(xr, hr,
 8000eb6:	ed9b 4a00 	vldr	s8, [fp]
                     float accI = __builtin_fmaf(xr, hi,
 8000eba:	eee2 5a23 	vfma.f32	s11, s4, s7
 8000ebe:	edda 4a00 	vldr	s9, [sl]
                     float accR = __builtin_fmaf(xr, hr,
 8000ec2:	ed99 6a00 	vldr	s12, [r9]
 8000ec6:	eea3 5a23 	vfma.f32	s10, s6, s7
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000eca:	edd1 3a00 	vldr	s7, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8000ece:	f602 71e8 	addw	r1, r2, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 8000ed2:	edd8 6a00 	vldr	s13, [r8]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8000ed6:	edd1 0a00 	vldr	s1, [r1]
 8000eda:	f602 71ec 	addw	r1, r2, #4076	@ 0xfec
                     float accI = __builtin_fmaf(xr, hi,
 8000ede:	eee3 5a22 	vfma.f32	s11, s6, s5
                     float hr = *hPtr++;  float hi = *hPtr++;
 8000ee2:	edd1 1a00 	vldr	s3, [r1]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000ee6:	f603 71f4 	addw	r1, r3, #4084	@ 0xff4
                     float accI = __builtin_fmaf(xr, hi,
 8000eea:	eee3 4aa0 	vfma.f32	s9, s7, s1
                     float accR = __builtin_fmaf(xr, hr,
 8000eee:	eea3 4ae1 	vfms.f32	s8, s7, s3
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000ef2:	edd1 3a00 	vldr	s7, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8000ef6:	f502 617f 	add.w	r1, r2, #4080	@ 0xff0
 8000efa:	ed91 2a00 	vldr	s4, [r1]
 8000efe:	f602 71f4 	addw	r1, r2, #4084	@ 0xff4
 8000f02:	edd1 2a00 	vldr	s5, [r1]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000f06:	f603 71fc 	addw	r1, r3, #4092	@ 0xffc
                     float accI = __builtin_fmaf(xr, hi,
 8000f0a:	eee3 6a82 	vfma.f32	s13, s7, s4
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000f0e:	ed91 1a00 	vldr	s2, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8000f12:	f602 71f8 	addw	r1, r2, #4088	@ 0xff8
 8000f16:	f602 72fc 	addw	r2, r2, #4092	@ 0xffc
                     float accR = __builtin_fmaf(xr, hr,
 8000f1a:	eea3 6ae2 	vfms.f32	s12, s7, s5
                     float hr = *hPtr++;  float hi = *hPtr++;
 8000f1e:	ed91 3a00 	vldr	s6, [r1]
 8000f22:	edd2 3a00 	vldr	s7, [r2]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000f26:	f603 72e8 	addw	r2, r3, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 8000f2a:	eee1 7a03 	vfma.f32	s15, s2, s6
                     float accR = __builtin_fmaf(xr, hr,
 8000f2e:	eea1 7a63 	vfms.f32	s14, s2, s7
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000f32:	ed92 1a00 	vldr	s2, [r2]
 8000f36:	f503 627f 	add.w	r2, r3, #4080	@ 0xff0
 8000f3a:	f603 73f8 	addw	r3, r3, #4088	@ 0xff8
                     float accR = __builtin_fmaf(xr, hr,
 8000f3e:	eea1 4a20 	vfma.f32	s8, s2, s1
                     float accI = __builtin_fmaf(xr, hi,
 8000f42:	eee1 4a21 	vfma.f32	s9, s2, s3
                     *yPtr     = accR;
 8000f46:	ed8b 4a00 	vstr	s8, [fp]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000f4a:	ed92 4a00 	vldr	s8, [r2]
                     *(yPtr+1) = accI;
 8000f4e:	edca 4a00 	vstr	s9, [sl]
                     float accR = __builtin_fmaf(xr, hr,
 8000f52:	eea4 6a02 	vfma.f32	s12, s8, s4
                     float xr = *xPtr++;  float xi = *xPtr++;
 8000f56:	edd3 4a00 	vldr	s9, [r3]
                     float accI = __builtin_fmaf(xr, hi,
 8000f5a:	eee4 6a22 	vfma.f32	s13, s8, s5
                     *yPtr     = accR;
 8000f5e:	ed87 5a00 	vstr	s10, [r7]
                     float accR = __builtin_fmaf(xr, hr,
 8000f62:	eea4 7a83 	vfma.f32	s14, s9, s6
                     *(yPtr+1) = accI;
 8000f66:	edc7 5a01 	vstr	s11, [r7, #4]
                     float accI = __builtin_fmaf(xr, hi,
 8000f6a:	eee4 7aa3 	vfma.f32	s15, s9, s7
                     *yPtr     = accR;
 8000f6e:	ed89 6a00 	vstr	s12, [r9]
                     *(yPtr+1) = accI;
 8000f72:	edc8 6a00 	vstr	s13, [r8]
                     *yPtr     = accR;
 8000f76:	9b01      	ldr	r3, [sp, #4]
                     *(yPtr+1) = accI;
 8000f78:	9a02      	ldr	r2, [sp, #8]
                     *yPtr     = accR;
 8000f7a:	ed83 7a00 	vstr	s14, [r3]
                     *(yPtr+1) = accI;
 8000f7e:	edc2 7a00 	vstr	s15, [r2]
		if (idx-- == 0) {
 8000f82:	b396      	cbz	r6, 8000fea <partitioned_fir_convolution_fft+0x462>
 8000f84:	3e01      	subs	r6, #1
    } while (idx != fir->curr_fftidx);
 8000f86:	9b04      	ldr	r3, [sp, #16]
 8000f88:	42b3      	cmp	r3, r6
 8000f8a:	f47f ae4d 	bne.w	8000c28 <partitioned_fir_convolution_fft+0xa0>

    // advance write index
    if (++fir->curr_fftidx >= segs) {
        fir->curr_fftidx = 0;
 8000f8e:	9e03      	ldr	r6, [sp, #12]
    if (++fir->curr_fftidx >= segs) {
 8000f90:	3301      	adds	r3, #1
    }

    // inverse FFT
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 8000f92:	4a17      	ldr	r2, [pc, #92]	@ (8000ff0 <partitioned_fir_convolution_fft+0x468>)
        fir->curr_fftidx = 0;
 8000f94:	42b3      	cmp	r3, r6
 8000f96:	bf28      	it	cs
 8000f98:	2300      	movcs	r3, #0
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 8000f9a:	4916      	ldr	r1, [pc, #88]	@ (8000ff4 <partitioned_fir_convolution_fft+0x46c>)
 8000f9c:	4816      	ldr	r0, [pc, #88]	@ (8000ff8 <partitioned_fir_convolution_fft+0x470>)
    if (++fir->curr_fftidx >= segs) {
 8000f9e:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
 8000fa2:	60ab      	str	r3, [r5, #8]
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	f005 fdc1 	bl	8006b2c <arm_rfft_fast_f32>

    // overlap-add and scaling
    const float32_t invN = 1.0f / (float32_t)segs;
 8000faa:	ee07 6a90 	vmov	s15, r6
 8000fae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fb2:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff0 <partitioned_fir_convolution_fft+0x468>)
 8000fb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fb8:	9b07      	ldr	r3, [sp, #28]
 8000fba:	f502 5180 	add.w	r1, r2, #4096	@ 0x1000
 8000fbe:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8000fc2:	460d      	mov	r5, r1
        float32_t s = zeropaddedinput[k]            * invN;
 8000fc4:	ecf2 7a01 	vldmia	r2!, {s15}
        float32_t o = overlap[k]                    * invN;
 8000fc8:	ed93 7a00 	vldr	s14, [r3]
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8000fcc:	4295      	cmp	r5, r2
        pipe->processBuffer[k] = s + o;
 8000fce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fd6:	ece4 7a01 	vstmia	r4!, {s15}
        overlap[k]             = zeropaddedinput[BUFFER_SIZE + k];
 8000fda:	f851 0b04 	ldr.w	r0, [r1], #4
 8000fde:	f843 0b04 	str.w	r0, [r3], #4
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8000fe2:	d1ef      	bne.n	8000fc4 <partitioned_fir_convolution_fft+0x43c>
    }

}
 8000fe4:	b00b      	add	sp, #44	@ 0x2c
 8000fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			idx = segs - 1;
 8000fea:	9b03      	ldr	r3, [sp, #12]
 8000fec:	1e5e      	subs	r6, r3, #1
 8000fee:	e7ca      	b.n	8000f86 <partitioned_fir_convolution_fft+0x3fe>
 8000ff0:	20003020 	.word	0x20003020
 8000ff4:	2407a334 	.word	0x2407a334
 8000ff8:	2400b138 	.word	0x2400b138

08000ffc <pipe_getDelayBuffer>:

float32_t *pipe_getDelayBuffer(pipe *self, uint16_t n)
{
    uint32_t offset = n * BUFFER_SIZE;

    uint32_t index = (self->delayIndex + DELAY_BUFFER_SIZE - offset) % DELAY_BUFFER_SIZE;
 8000ffc:	f500 4370 	add.w	r3, r0, #61440	@ 0xf000
 8001000:	4a09      	ldr	r2, [pc, #36]	@ (8001028 <pipe_getDelayBuffer+0x2c>)

    return &self->delayBuffer[index];
 8001002:	f241 4c02 	movw	ip, #5122	@ 0x1402
    uint32_t index = (self->delayIndex + DELAY_BUFFER_SIZE - offset) % DELAY_BUFFER_SIZE;
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 800100c:	eba3 2181 	sub.w	r1, r3, r1, lsl #10
 8001010:	fba2 2301 	umull	r2, r3, r2, r1
 8001014:	0b5b      	lsrs	r3, r3, #13
 8001016:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800101a:	eba1 21c3 	sub.w	r1, r1, r3, lsl #11
    return &self->delayBuffer[index];
 800101e:	448c      	add	ip, r1
}
 8001020:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	cccccccd 	.word	0xcccccccd

0800102c <pipe_loadProcess>:
    }
}

static void pipe_loadProcess(pipe *self)
{
	arm_copy_f32(self->inBuffer, self->processBuffer, BUFFER_SIZE);
 800102c:	f244 0108 	movw	r1, #16392	@ 0x4008
 8001030:	f500 4380 	add.w	r3, r0, #16384	@ 0x4000
 8001034:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001038:	4401      	add	r1, r0
 800103a:	6818      	ldr	r0, [r3, #0]
 800103c:	f005 bc94 	b.w	8006968 <arm_copy_f32>

08001040 <pipe_updateDelayBuffer>:
{
 8001040:	b510      	push	{r4, lr}
    arm_copy_f32(self->inBuffer, &self->delayBuffer[self->delayIndex], BUFFER_SIZE);
 8001042:	f500 4470 	add.w	r4, r0, #61440	@ 0xf000
 8001046:	f241 4102 	movw	r1, #5122	@ 0x1402
 800104a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800104e:	68e3      	ldr	r3, [r4, #12]
 8001050:	4419      	add	r1, r3
 8001052:	f500 4380 	add.w	r3, r0, #16384	@ 0x4000
 8001056:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800105a:	6818      	ldr	r0, [r3, #0]
 800105c:	f005 fc84 	bl	8006968 <arm_copy_f32>
    self->delayIndex += BUFFER_SIZE;
 8001060:	68e3      	ldr	r3, [r4, #12]
 8001062:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
        self->delayIndex = 0;
 8001066:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 800106a:	bf28      	it	cs
 800106c:	2300      	movcs	r3, #0
 800106e:	60e3      	str	r3, [r4, #12]
}
 8001070:	bd10      	pop	{r4, pc}
 8001072:	bf00      	nop

08001074 <pipe_updateDACOutput>:
{
 8001074:	b570      	push	{r4, r5, r6, lr}
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 8001076:	f500 4580 	add.w	r5, r0, #16384	@ 0x4000
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 800107a:	f500 4370 	add.w	r3, r0, #61440	@ 0xf000
{
 800107e:	460c      	mov	r4, r1
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 8001080:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001084:	6869      	ldr	r1, [r5, #4]
 8001086:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 800108a:	7a1e      	ldrb	r6, [r3, #8]
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 800108c:	4608      	mov	r0, r1
 800108e:	f006 fac3 	bl	8007618 <arm_offset_f32>
    arm_scale_f32(self->outBuffer, DAC_VOLTS2BITS, self->outBuffer, BUFFER_SIZE);
 8001092:	6869      	ldr	r1, [r5, #4]
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 8001094:	fab6 f686 	clz	r6, r6
    arm_scale_f32(self->outBuffer, DAC_VOLTS2BITS, self->outBuffer, BUFFER_SIZE);
 8001098:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800109c:	4608      	mov	r0, r1
 800109e:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80010cc <pipe_updateDACOutput+0x58>
 80010a2:	f006 fa83 	bl	80075ac <arm_scale_f32>
 80010a6:	686a      	ldr	r2, [r5, #4]
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 80010a8:	0976      	lsrs	r6, r6, #5
    for (i = 0; i < BUFFER_SIZE; i++)
 80010aa:	f502 5080 	add.w	r0, r2, #4096	@ 0x1000
 80010ae:	eb04 21c6 	add.w	r1, r4, r6, lsl #11
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)self->outBuffer[i];
 80010b2:	ecf2 7a01 	vldmia	r2!, {s15}
 80010b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    for (i = 0; i < BUFFER_SIZE; i++)
 80010ba:	4290      	cmp	r0, r2
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)self->outBuffer[i];
 80010bc:	ee17 3a90 	vmov	r3, s15
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	f821 3b02 	strh.w	r3, [r1], #2
    for (i = 0; i < BUFFER_SIZE; i++)
 80010c6:	d1f4      	bne.n	80010b2 <pipe_updateDACOutput+0x3e>
}
 80010c8:	bd70      	pop	{r4, r5, r6, pc}
 80010ca:	bf00      	nop
 80010cc:	45000000 	.word	0x45000000

080010d0 <pipe_ADC_Complete>:
{
 80010d0:	b538      	push	{r3, r4, r5, lr}
 80010d2:	f500 5580 	add.w	r5, r0, #4096	@ 0x1000
 80010d6:	4604      	mov	r4, r0
    for (i = 0; i < BUFFER_SIZE; i++)
 80010d8:	f501 6c00 	add.w	ip, r1, #2048	@ 0x800
 80010dc:	f500 5e00 	add.w	lr, r0, #8192	@ 0x2000
 80010e0:	462a      	mov	r2, r5
        self->inBuffer2[i] = (float32_t)adcInput[BUFFER_SIZE + i];
 80010e2:	f83c 3b02 	ldrh.w	r3, [ip], #2
 80010e6:	b29b      	uxth	r3, r3
 80010e8:	ee07 3a90 	vmov	s15, r3
 80010ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010f0:	ece2 7a01 	vstmia	r2!, {s15}
    for (i = 0; i < BUFFER_SIZE; i++)
 80010f4:	4572      	cmp	r2, lr
 80010f6:	d1f4      	bne.n	80010e2 <pipe_ADC_Complete+0x12>
    arm_scale_f32(self->inBuffer2, ADC_BITS2VOLTS, self->inBuffer2, BUFFER_SIZE);
 80010f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010fc:	4629      	mov	r1, r5
 80010fe:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 8001134 <pipe_ADC_Complete+0x64>
 8001102:	4628      	mov	r0, r5
 8001104:	f006 fa52 	bl	80075ac <arm_scale_f32>
    arm_offset_f32(self->inBuffer2, -1.0f, self->inBuffer2, BUFFER_SIZE);
 8001108:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800110c:	4629      	mov	r1, r5
 800110e:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8001112:	4628      	mov	r0, r5
 8001114:	f006 fa80 	bl	8007618 <arm_offset_f32>
    self->inBuffer  = self->inBuffer2;
 8001118:	f504 4280 	add.w	r2, r4, #16384	@ 0x4000
    self->ppState   = 0;
 800111c:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
    self->outBuffer = self->outBuffer2;
 8001120:	f504 5440 	add.w	r4, r4, #12288	@ 0x3000
    self->ppState   = 0;
 8001124:	2100      	movs	r1, #0
    self->outBuffer = self->outBuffer2;
 8001126:	e9c2 5400 	strd	r5, r4, [r2]
    self->bufferReady = true;
 800112a:	2201      	movs	r2, #1
    self->ppState   = 0;
 800112c:	7219      	strb	r1, [r3, #8]
    self->bufferReady = true;
 800112e:	741a      	strb	r2, [r3, #16]
}
 8001130:	bd38      	pop	{r3, r4, r5, pc}
 8001132:	bf00      	nop
 8001134:	38000000 	.word	0x38000000

08001138 <pipe_ADC_HalfComplete>:
{
 8001138:	b510      	push	{r4, lr}
 800113a:	468c      	mov	ip, r1
 800113c:	4604      	mov	r4, r0
    for (i = 0; i < BUFFER_SIZE; i++)
 800113e:	4602      	mov	r2, r0
 8001140:	f500 5e80 	add.w	lr, r0, #4096	@ 0x1000
        self->inBuffer1[i] = (float32_t)adcInput[i];
 8001144:	f83c 3b02 	ldrh.w	r3, [ip], #2
 8001148:	b29b      	uxth	r3, r3
 800114a:	ee07 3a90 	vmov	s15, r3
 800114e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001152:	ece2 7a01 	vstmia	r2!, {s15}
    for (i = 0; i < BUFFER_SIZE; i++)
 8001156:	4572      	cmp	r2, lr
 8001158:	d1f4      	bne.n	8001144 <pipe_ADC_HalfComplete+0xc>
    arm_scale_f32(self->inBuffer1, ADC_BITS2VOLTS, self->inBuffer1, BUFFER_SIZE);
 800115a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800115e:	4621      	mov	r1, r4
 8001160:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8001194 <pipe_ADC_HalfComplete+0x5c>
 8001164:	4620      	mov	r0, r4
 8001166:	f006 fa21 	bl	80075ac <arm_scale_f32>
    arm_offset_f32(self->inBuffer1, -1.0f, self->inBuffer1, BUFFER_SIZE);
 800116a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800116e:	4621      	mov	r1, r4
 8001170:	4620      	mov	r0, r4
 8001172:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8001176:	f006 fa4f 	bl	8007618 <arm_offset_f32>
    self->ppState   = 1;
 800117a:	2201      	movs	r2, #1
 800117c:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
    self->inBuffer  = self->inBuffer1;
 8001180:	f504 4180 	add.w	r1, r4, #16384	@ 0x4000
    self->outBuffer = self->outBuffer1;
 8001184:	f504 5000 	add.w	r0, r4, #8192	@ 0x2000
 8001188:	e9c1 4000 	strd	r4, r0, [r1]
    self->ppState   = 1;
 800118c:	721a      	strb	r2, [r3, #8]
    self->bufferReady = true;
 800118e:	741a      	strb	r2, [r3, #16]
}
 8001190:	bd10      	pop	{r4, pc}
 8001192:	bf00      	nop
 8001194:	38000000 	.word	0x38000000

08001198 <pipeInit>:
}

void pipeInit(pipe *self)
{
 8001198:	4684      	mov	ip, r0
    self->delayIndex = 0;
    self->bufferReady = false;

    self->adcHalfComplete = pipe_ADC_HalfComplete;
    self->adcComplete     = pipe_ADC_Complete;
    self->updateDelayBuffer = pipe_updateDelayBuffer;
 800119a:	4811      	ldr	r0, [pc, #68]	@ (80011e0 <pipeInit+0x48>)
    self->ppState   = 0;
 800119c:	2100      	movs	r1, #0
    self->inBuffer  = self->inBuffer2;
 800119e:	f50c 4280 	add.w	r2, ip, #16384	@ 0x4000
    self->ppState   = 0;
 80011a2:	f50c 4370 	add.w	r3, ip, #61440	@ 0xf000
{
 80011a6:	b470      	push	{r4, r5, r6}
    self->inBuffer  = self->inBuffer2;
 80011a8:	f50c 5680 	add.w	r6, ip, #4096	@ 0x1000
    self->adcHalfComplete = pipe_ADC_HalfComplete;
 80011ac:	4d0d      	ldr	r5, [pc, #52]	@ (80011e4 <pipeInit+0x4c>)
    self->adcComplete     = pipe_ADC_Complete;
 80011ae:	4c0e      	ldr	r4, [pc, #56]	@ (80011e8 <pipeInit+0x50>)
    self->inBuffer  = self->inBuffer2;
 80011b0:	6016      	str	r6, [r2, #0]
    self->outBuffer = self->outBuffer2;
 80011b2:	f50c 5640 	add.w	r6, ip, #12288	@ 0x3000
 80011b6:	6056      	str	r6, [r2, #4]
    self->updateDACOutput = pipe_updateDACOutput;
 80011b8:	4a0c      	ldr	r2, [pc, #48]	@ (80011ec <pipeInit+0x54>)
    self->adcHalfComplete = pipe_ADC_HalfComplete;
 80011ba:	615d      	str	r5, [r3, #20]
    self->ppState   = 0;
 80011bc:	7219      	strb	r1, [r3, #8]
    self->adcComplete     = pipe_ADC_Complete;
 80011be:	619c      	str	r4, [r3, #24]
    self->delayIndex = 0;
 80011c0:	60d9      	str	r1, [r3, #12]
    self->bufferReady = false;
 80011c2:	7419      	strb	r1, [r3, #16]
    self->updateDACOutput = pipe_updateDACOutput;
 80011c4:	e9c3 0207 	strd	r0, r2, [r3, #28]
    self->getDelayBuffer = pipe_getDelayBuffer;
 80011c8:	4809      	ldr	r0, [pc, #36]	@ (80011f0 <pipeInit+0x58>)
    self->loadProcess = pipe_loadProcess;
 80011ca:	4a0a      	ldr	r2, [pc, #40]	@ (80011f4 <pipeInit+0x5c>)
 80011cc:	e9c3 0209 	strd	r0, r2, [r3, #36]	@ 0x24

    for(int i = 0; i < BUFFER_SIZE ; i++) {

    	self->processBuffer[i] = 0;
 80011d0:	f244 0008 	movw	r0, #16392	@ 0x4008
 80011d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011d8:	4460      	add	r0, ip

    }

}
 80011da:	bc70      	pop	{r4, r5, r6}
    	self->processBuffer[i] = 0;
 80011dc:	f006 bdbe 	b.w	8007d5c <memset>
 80011e0:	08001041 	.word	0x08001041
 80011e4:	08001139 	.word	0x08001139
 80011e8:	080010d1 	.word	0x080010d1
 80011ec:	08001075 	.word	0x08001075
 80011f0:	08000ffd 	.word	0x08000ffd
 80011f4:	0800102d 	.word	0x0800102d

080011f8 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f8:	4b07      	ldr	r3, [pc, #28]	@ (8001218 <HAL_MspInit+0x20>)
{
 80011fa:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fc:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001200:	f042 0202 	orr.w	r2, r2, #2
 8001204:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001208:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800120c:	f003 0302 	and.w	r3, r3, #2
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001214:	b002      	add	sp, #8
 8001216:	4770      	bx	lr
 8001218:	58024400 	.word	0x58024400

0800121c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800121c:	b570      	push	{r4, r5, r6, lr}
 800121e:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001220:	2100      	movs	r1, #0
{
 8001222:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001224:	22c0      	movs	r2, #192	@ 0xc0
 8001226:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001228:	9106      	str	r1, [sp, #24]
 800122a:	e9cd 1102 	strd	r1, r1, [sp, #8]
 800122e:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001232:	f006 fd93 	bl	8007d5c <memset>
  if(hadc->Instance==ADC1)
 8001236:	4b31      	ldr	r3, [pc, #196]	@ (80012fc <HAL_ADC_MspInit+0xe0>)
 8001238:	6822      	ldr	r2, [r4, #0]
 800123a:	429a      	cmp	r2, r3
 800123c:	d001      	beq.n	8001242 <HAL_ADC_MspInit+0x26>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800123e:	b038      	add	sp, #224	@ 0xe0
 8001240:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001242:	2300      	movs	r3, #0
 8001244:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001248:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800124a:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 800124e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001252:	9331      	str	r3, [sp, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001254:	f003 fea2 	bl	8004f9c <HAL_RCCEx_PeriphCLKConfig>
 8001258:	2800      	cmp	r0, #0
 800125a:	d148      	bne.n	80012ee <HAL_ADC_MspInit+0xd2>
    __HAL_RCC_ADC12_CLK_ENABLE();
 800125c:	4b28      	ldr	r3, [pc, #160]	@ (8001300 <HAL_ADC_MspInit+0xe4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	a902      	add	r1, sp, #8
    hdma_adc1.Instance = DMA1_Stream0;
 8001262:	4d28      	ldr	r5, [pc, #160]	@ (8001304 <HAL_ADC_MspInit+0xe8>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001264:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8001268:	f042 0220 	orr.w	r2, r2, #32
 800126c:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 8001270:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8001274:	f002 0220 	and.w	r2, r2, #32
 8001278:	9200      	str	r2, [sp, #0]
 800127a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800127c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001280:	f042 0201 	orr.w	r2, r2, #1
 8001284:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001288:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001290:	f003 0301 	and.w	r3, r3, #1
 8001294:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001296:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001298:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129a:	481b      	ldr	r0, [pc, #108]	@ (8001308 <HAL_ADC_MspInit+0xec>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800129c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	f002 fdce 	bl	8003e40 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 80012a4:	4a19      	ldr	r2, [pc, #100]	@ (800130c <HAL_ADC_MspInit+0xf0>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80012a6:	2309      	movs	r3, #9
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80012a8:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80012aa:	626e      	str	r6, [r5, #36]	@ 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80012ac:	e885 004c 	stmia.w	r5, {r2, r3, r6}
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012b0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80012b8:	e9c5 6203 	strd	r6, r2, [r5, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80012bc:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80012be:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012c2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80012c6:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80012ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012ce:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80012d0:	f001 fde0 	bl	8002e94 <HAL_DMA_Init>
 80012d4:	b970      	cbnz	r0, 80012f4 <HAL_ADC_MspInit+0xd8>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80012da:	64e5      	str	r5, [r4, #76]	@ 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80012dc:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80012de:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80012e0:	f001 fa90 	bl	8002804 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80012e4:	2012      	movs	r0, #18
 80012e6:	f001 fac9 	bl	800287c <HAL_NVIC_EnableIRQ>
}
 80012ea:	b038      	add	sp, #224	@ 0xe0
 80012ec:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80012ee:	f7ff fc05 	bl	8000afc <Error_Handler>
 80012f2:	e7b3      	b.n	800125c <HAL_ADC_MspInit+0x40>
      Error_Handler();
 80012f4:	f7ff fc02 	bl	8000afc <Error_Handler>
 80012f8:	e7ed      	b.n	80012d6 <HAL_ADC_MspInit+0xba>
 80012fa:	bf00      	nop
 80012fc:	40022000 	.word	0x40022000
 8001300:	58024400 	.word	0x58024400
 8001304:	2401a254 	.word	0x2401a254
 8001308:	58020000 	.word	0x58020000
 800130c:	40020010 	.word	0x40020010

08001310 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8001310:	4b2c      	ldr	r3, [pc, #176]	@ (80013c4 <HAL_DAC_MspInit+0xb4>)
 8001312:	6802      	ldr	r2, [r0, #0]
{
 8001314:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 8001316:	429a      	cmp	r2, r3
{
 8001318:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800131a:	f04f 0400 	mov.w	r4, #0
 800131e:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001322:	9404      	str	r4, [sp, #16]
 8001324:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 8001328:	d001      	beq.n	800132e <HAL_DAC_MspInit+0x1e>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 800132a:	b008      	add	sp, #32
 800132c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800132e:	4b26      	ldr	r3, [pc, #152]	@ (80013c8 <HAL_DAC_MspInit+0xb8>)
 8001330:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001332:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8001334:	4e25      	ldr	r6, [pc, #148]	@ (80013cc <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8001336:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800133a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800133e:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001342:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001346:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 800134a:	9200      	str	r2, [sp, #0]
 800134c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001352:	f042 0201 	orr.w	r2, r2, #1
 8001356:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800135a:	2210      	movs	r2, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800135c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001360:	f003 0301 	and.w	r3, r3, #1
 8001364:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001366:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001368:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800136a:	4819      	ldr	r0, [pc, #100]	@ (80013d0 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800136c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001370:	f002 fd66 	bl	8003e40 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8001374:	4a17      	ldr	r2, [pc, #92]	@ (80013d4 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001376:	2343      	movs	r3, #67	@ 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001378:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800137a:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800137c:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800137e:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001380:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001384:	2240      	movs	r2, #64	@ 0x40
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001386:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800138a:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800138c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001390:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001392:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001396:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800139a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800139e:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80013a0:	f001 fd78 	bl	8002e94 <HAL_DMA_Init>
 80013a4:	b958      	cbnz	r0, 80013be <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80013a6:	2200      	movs	r2, #0
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80013a8:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80013aa:	2036      	movs	r0, #54	@ 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80013ac:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80013ae:	4611      	mov	r1, r2
 80013b0:	f001 fa28 	bl	8002804 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013b4:	2036      	movs	r0, #54	@ 0x36
 80013b6:	f001 fa61 	bl	800287c <HAL_NVIC_EnableIRQ>
}
 80013ba:	b008      	add	sp, #32
 80013bc:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80013be:	f7ff fb9d 	bl	8000afc <Error_Handler>
 80013c2:	e7f0      	b.n	80013a6 <HAL_DAC_MspInit+0x96>
 80013c4:	40007400 	.word	0x40007400
 80013c8:	58024400 	.word	0x58024400
 80013cc:	2401a1c8 	.word	0x2401a1c8
 80013d0:	58020000 	.word	0x58020000
 80013d4:	40020028 	.word	0x40020028

080013d8 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM8)
 80013d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <HAL_TIM_Base_MspInit+0x2c>)
 80013da:	6802      	ldr	r2, [r0, #0]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d000      	beq.n	80013e2 <HAL_TIM_Base_MspInit+0xa>
 80013e0:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <HAL_TIM_Base_MspInit+0x30>)
{
 80013e4:	b082      	sub	sp, #8
    __HAL_RCC_TIM8_CLK_ENABLE();
 80013e6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80013ea:	f042 0202 	orr.w	r2, r2, #2
 80013ee:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80013f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	9301      	str	r3, [sp, #4]
 80013fc:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM8_MspInit 1 */

  }

}
 80013fe:	b002      	add	sp, #8
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	40010400 	.word	0x40010400
 8001408:	58024400 	.word	0x58024400

0800140c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800140c:	e7fe      	b.n	800140c <NMI_Handler>
 800140e:	bf00      	nop

08001410 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001410:	e7fe      	b.n	8001410 <HardFault_Handler>
 8001412:	bf00      	nop

08001414 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001414:	e7fe      	b.n	8001414 <MemManage_Handler>
 8001416:	bf00      	nop

08001418 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001418:	e7fe      	b.n	8001418 <BusFault_Handler>
 800141a:	bf00      	nop

0800141c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800141c:	e7fe      	b.n	800141c <UsageFault_Handler>
 800141e:	bf00      	nop

08001420 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop

08001424 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop

08001428 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop

0800142c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800142c:	f000 ba90 	b.w	8001950 <HAL_IncTick>

08001430 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001430:	4801      	ldr	r0, [pc, #4]	@ (8001438 <DMA1_Stream0_IRQHandler+0x8>)
 8001432:	f002 baf3 	b.w	8003a1c <HAL_DMA_IRQHandler>
 8001436:	bf00      	nop
 8001438:	2401a254 	.word	0x2401a254

0800143c <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800143c:	4801      	ldr	r0, [pc, #4]	@ (8001444 <DMA1_Stream1_IRQHandler+0x8>)
 800143e:	f002 baed 	b.w	8003a1c <HAL_DMA_IRQHandler>
 8001442:	bf00      	nop
 8001444:	2401a1c8 	.word	0x2401a1c8

08001448 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001448:	4801      	ldr	r0, [pc, #4]	@ (8001450 <ADC_IRQHandler+0x8>)
 800144a:	f000 baa3 	b.w	8001994 <HAL_ADC_IRQHandler>
 800144e:	bf00      	nop
 8001450:	2401a2cc 	.word	0x2401a2cc

08001454 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8001454:	4801      	ldr	r0, [pc, #4]	@ (800145c <TIM6_DAC_IRQHandler+0x8>)
 8001456:	f001 bb35 	b.w	8002ac4 <HAL_DAC_IRQHandler>
 800145a:	bf00      	nop
 800145c:	2401a240 	.word	0x2401a240

08001460 <supro_simulation_init_f32>:
    1.99907439945f,     /* -(-1.9990744) */
   -0.99907482762f      /* -( 0.99907483) */
};

void supro_simulation_init_f32(supro_simulation_f32 *self, float32_t *state, fir_t *fir1, fir_t *fir2, fir_t*fir3)
{
 8001460:	b510      	push	{r4, lr}
    self->fir2  = fir2;
    self->fir3  = fir3;

    self->state = state;

    arm_biquad_cascade_df1_init_f32(&preampLP,  LP_STAGES,
 8001462:	4c0a      	ldr	r4, [pc, #40]	@ (800148c <supro_simulation_init_f32+0x2c>)
    self->fir2  = fir2;
 8001464:	6203      	str	r3, [r0, #32]
    self->fir3  = fir3;
 8001466:	9b02      	ldr	r3, [sp, #8]
    self->fir1  = fir1;
 8001468:	61c2      	str	r2, [r0, #28]
    arm_biquad_cascade_df1_init_f32(&preampLP,  LP_STAGES,
 800146a:	4622      	mov	r2, r4
    self->fir3  = fir3;
 800146c:	6243      	str	r3, [r0, #36]	@ 0x24
    self->state = state;
 800146e:	6281      	str	r1, [r0, #40]	@ 0x28
    arm_biquad_cascade_df1_init_f32(&preampLP,  LP_STAGES,
 8001470:	2101      	movs	r1, #1
 8001472:	4b07      	ldr	r3, [pc, #28]	@ (8001490 <supro_simulation_init_f32+0x30>)
 8001474:	4807      	ldr	r0, [pc, #28]	@ (8001494 <supro_simulation_init_f32+0x34>)
 8001476:	f005 ffbf 	bl	80073f8 <arm_biquad_cascade_df1_init_f32>
                                    (float32_t *)LP5Hz_Biquad,
                                    preampLP_State);
    arm_biquad_cascade_df1_init_f32(&powerampLP, LP_STAGES,
 800147a:	4622      	mov	r2, r4
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <supro_simulation_init_f32+0x38>)
 800147e:	2101      	movs	r1, #1
 8001480:	4806      	ldr	r0, [pc, #24]	@ (800149c <supro_simulation_init_f32+0x3c>)
                                    (float32_t *)LP5Hz_Biquad,
                                    powerampLP_State);

}
 8001482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    arm_biquad_cascade_df1_init_f32(&powerampLP, LP_STAGES,
 8001486:	f005 bfb7 	b.w	80073f8 <arm_biquad_cascade_df1_init_f32>
 800148a:	bf00      	nop
 800148c:	0806c160 	.word	0x0806c160
 8001490:	20005040 	.word	0x20005040
 8001494:	2407f340 	.word	0x2407f340
 8001498:	20005020 	.word	0x20005020
 800149c:	2407f334 	.word	0x2407f334

080014a0 <supro_preamp_f32>:

static float32_t pre_scratch[BUFFER_SIZE];
static float32_t pre_env    [BUFFER_SIZE];

void supro_preamp_f32(pipe *p)
{
 80014a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    float32_t *x     = p->processBuffer;
 80014a4:	f244 0908 	movw	r9, #16392	@ 0x4008

    /* 1) Compute squared signal into scratch */
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);

    /* 2) Low‑pass envelope: scratch→env */
    arm_biquad_cascade_df1_f32(&preampLP, scratch, env, BUFFER_SIZE);
 80014a8:	4e40      	ldr	r6, [pc, #256]	@ (80015ac <supro_preamp_f32+0x10c>)
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 80014aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014ae:	4a40      	ldr	r2, [pc, #256]	@ (80015b0 <supro_preamp_f32+0x110>)
    float32_t *x     = p->processBuffer;
 80014b0:	4481      	add	r9, r0
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 80014b2:	f506 5480 	add.w	r4, r6, #4096	@ 0x1000
 80014b6:	4649      	mov	r1, r9
 80014b8:	4648      	mov	r0, r9
 80014ba:	f006 f8e3 	bl	8007684 <arm_mult_f32>
    arm_biquad_cascade_df1_f32(&preampLP, scratch, env, BUFFER_SIZE);
 80014be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014c2:	493b      	ldr	r1, [pc, #236]	@ (80015b0 <supro_preamp_f32+0x110>)
 80014c4:	4632      	mov	r2, r6
 80014c6:	483b      	ldr	r0, [pc, #236]	@ (80015b4 <supro_preamp_f32+0x114>)
 80014c8:	f005 ffa4 	bl	8007414 <arm_biquad_cascade_df1_f32>

    /* 3) envelope = sqrt(2 * env) (in env) */
    arm_scale_f32(env, 2.0f, env, BUFFER_SIZE);
 80014cc:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80014d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014d4:	4631      	mov	r1, r6
 80014d6:	4630      	mov	r0, r6
 80014d8:	f006 f868 	bl	80075ac <arm_scale_f32>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
        float32_t v = env[i];
        env[i] = sqrtf(v > 0.0f ? v : 0.0f);
 80014dc:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80015b8 <supro_preamp_f32+0x118>
    arm_scale_f32(env, 2.0f, env, BUFFER_SIZE);
 80014e0:	4633      	mov	r3, r6
        float32_t v = env[i];
 80014e2:	edd3 7a00 	vldr	s15, [r3]
        env[i] = sqrtf(v > 0.0f ? v : 0.0f);
 80014e6:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 80014ea:	eeb1 7ae7 	vsqrt.f32	s14, s15
 80014ee:	eca3 7a01 	vstmia	r3!, {s14}
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 80014f2:	42a3      	cmp	r3, r4
 80014f4:	d1f5      	bne.n	80014e2 <supro_preamp_f32+0x42>
    }

    /* 4) pre‑gain path: xpre = gPre * x  (in scratch) */
    arm_scale_f32(x, gPre, scratch, BUFFER_SIZE);
 80014f6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80014fa:	492d      	ldr	r1, [pc, #180]	@ (80015b0 <supro_preamp_f32+0x110>)
 80014fc:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 80015bc <supro_preamp_f32+0x11c>
 8001500:	4648      	mov	r0, r9
 8001502:	f006 f853 	bl	80075ac <arm_scale_f32>

    /* 5) add envelope bias: scratch += bias * env */
    arm_scale_f32(env, bias, env, BUFFER_SIZE);
 8001506:	4929      	ldr	r1, [pc, #164]	@ (80015ac <supro_preamp_f32+0x10c>)
 8001508:	ed9f 0a2d 	vldr	s0, [pc, #180]	@ 80015c0 <supro_preamp_f32+0x120>
 800150c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001510:	4608      	mov	r0, r1
 8001512:	4d2c      	ldr	r5, [pc, #176]	@ (80015c4 <supro_preamp_f32+0x124>)
 8001514:	f006 f84a 	bl	80075ac <arm_scale_f32>
    arm_add_f32(scratch, env, scratch, BUFFER_SIZE);
 8001518:	4a25      	ldr	r2, [pc, #148]	@ (80015b0 <supro_preamp_f32+0x110>)
 800151a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800151e:	4923      	ldr	r1, [pc, #140]	@ (80015ac <supro_preamp_f32+0x10c>)
 8001520:	4610      	mov	r0, r2
 8001522:	f1a5 0a9c 	sub.w	sl, r5, #156	@ 0x9c

    /* 6) Horner polynomial: yMap into env */
    uint32_t K = SUPRO_NUM_A_VALS;
    arm_scale_f32(scratch, a[K-1], env, BUFFER_SIZE);
    for (int k = K-2; k >= 0; --k) {
        arm_mult_f32(scratch, env, env, BUFFER_SIZE);
 8001526:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 80015ac <supro_preamp_f32+0x10c>
    arm_add_f32(scratch, env, scratch, BUFFER_SIZE);
 800152a:	f006 f8f1 	bl	8007710 <arm_add_f32>
        arm_mult_f32(scratch, env, env, BUFFER_SIZE);
 800152e:	4f20      	ldr	r7, [pc, #128]	@ (80015b0 <supro_preamp_f32+0x110>)
    arm_scale_f32(scratch, a[K-1], env, BUFFER_SIZE);
 8001530:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001534:	491d      	ldr	r1, [pc, #116]	@ (80015ac <supro_preamp_f32+0x10c>)
 8001536:	ed9f 0a24 	vldr	s0, [pc, #144]	@ 80015c8 <supro_preamp_f32+0x128>
 800153a:	481d      	ldr	r0, [pc, #116]	@ (80015b0 <supro_preamp_f32+0x110>)
 800153c:	f006 f836 	bl	80075ac <arm_scale_f32>
        arm_mult_f32(scratch, env, env, BUFFER_SIZE);
 8001540:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001544:	4642      	mov	r2, r8
 8001546:	4919      	ldr	r1, [pc, #100]	@ (80015ac <supro_preamp_f32+0x10c>)
 8001548:	4638      	mov	r0, r7
 800154a:	f006 f89b 	bl	8007684 <arm_mult_f32>
        for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
            env[i] += a[k];
 800154e:	ed35 7a01 	vldmdb	r5!, {s14}
 8001552:	4633      	mov	r3, r6
 8001554:	edd3 7a00 	vldr	s15, [r3]
 8001558:	ee77 7a87 	vadd.f32	s15, s15, s14
 800155c:	ece3 7a01 	vstmia	r3!, {s15}
        for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8001560:	42a3      	cmp	r3, r4
 8001562:	d1f7      	bne.n	8001554 <supro_preamp_f32+0xb4>
    for (int k = K-2; k >= 0; --k) {
 8001564:	4555      	cmp	r5, sl
 8001566:	d1eb      	bne.n	8001540 <supro_preamp_f32+0xa0>
        }
    }

    /* 7) wet/dry mix + post‑gain → final output (reuse scratch) */
    arm_scale_f32(env, gWet,     env,     BUFFER_SIZE);
 8001568:	4910      	ldr	r1, [pc, #64]	@ (80015ac <supro_preamp_f32+0x10c>)
 800156a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800156e:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 80015cc <supro_preamp_f32+0x12c>
 8001572:	4608      	mov	r0, r1
 8001574:	f006 f81a 	bl	80075ac <arm_scale_f32>
    arm_scale_f32(scratch, 1-gWet, scratch, BUFFER_SIZE);
 8001578:	490d      	ldr	r1, [pc, #52]	@ (80015b0 <supro_preamp_f32+0x110>)
 800157a:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80015d0 <supro_preamp_f32+0x130>
 800157e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001582:	4608      	mov	r0, r1
 8001584:	f006 f812 	bl	80075ac <arm_scale_f32>
    arm_add_f32(env, scratch, scratch, BUFFER_SIZE);
 8001588:	4a09      	ldr	r2, [pc, #36]	@ (80015b0 <supro_preamp_f32+0x110>)
 800158a:	4808      	ldr	r0, [pc, #32]	@ (80015ac <supro_preamp_f32+0x10c>)
 800158c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001590:	4611      	mov	r1, r2
 8001592:	f006 f8bd 	bl	8007710 <arm_add_f32>
    arm_scale_f32(scratch, gPost, x,       BUFFER_SIZE);
 8001596:	4649      	mov	r1, r9
 8001598:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800159c:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 80015d4 <supro_preamp_f32+0x134>
 80015a0:	4803      	ldr	r0, [pc, #12]	@ (80015b0 <supro_preamp_f32+0x110>)
}
 80015a2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    arm_scale_f32(scratch, gPost, x,       BUFFER_SIZE);
 80015a6:	f006 b801 	b.w	80075ac <arm_scale_f32>
 80015aa:	bf00      	nop
 80015ac:	2407d334 	.word	0x2407d334
 80015b0:	2407e334 	.word	0x2407e334
 80015b4:	2407f340 	.word	0x2407f340
 80015b8:	00000000 	.word	0x00000000
 80015bc:	3f710983 	.word	0x3f710983
 80015c0:	3f186130 	.word	0x3f186130
 80015c4:	0806c210 	.word	0x0806c210
 80015c8:	d267d638 	.word	0xd267d638
 80015cc:	3f0d61b4 	.word	0x3f0d61b4
 80015d0:	3ee53c98 	.word	0x3ee53c98
 80015d4:	3f7db881 	.word	0x3f7db881

080015d8 <supro_poweramp_f32>:


static float32_t pow_scratch[BUFFER_SIZE];

void supro_poweramp_f32(pipe *p)
{
 80015d8:	b570      	push	{r4, r5, r6, lr}
    const float32_t kP     = supro_parameters[SUPRO_P_KP_IDX];
    const float32_t gN     = supro_parameters[SUPRO_P_GN_IDX];
    const float32_t gP     = supro_parameters[SUPRO_P_GP_IDX];

    float32_t *scratch = pow_scratch;
    float32_t *x       = p->processBuffer;
 80015da:	f244 0408 	movw	r4, #16392	@ 0x4008

    // 1) scratch = x^2
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 80015de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015e2:	4a3e      	ldr	r2, [pc, #248]	@ (80016dc <supro_poweramp_f32+0x104>)
    float32_t *x       = p->processBuffer;
 80015e4:	4404      	add	r4, r0
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 80015e6:	4d3d      	ldr	r5, [pc, #244]	@ (80016dc <supro_poweramp_f32+0x104>)
{
 80015e8:	ed2d 8b0a 	vpush	{d8-d12}
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 80015ec:	4621      	mov	r1, r4
 80015ee:	4620      	mov	r0, r4
 80015f0:	f006 f848 	bl	8007684 <arm_mult_f32>

    // 2) scratch = LP(scratch)
    arm_biquad_cascade_df1_f32(&powerampLP, scratch, scratch, BUFFER_SIZE);
 80015f4:	4a39      	ldr	r2, [pc, #228]	@ (80016dc <supro_poweramp_f32+0x104>)
 80015f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015fa:	4839      	ldr	r0, [pc, #228]	@ (80016e0 <supro_poweramp_f32+0x108>)
 80015fc:	4611      	mov	r1, r2
 80015fe:	f505 5680 	add.w	r6, r5, #4096	@ 0x1000
 8001602:	f005 ff07 	bl	8007414 <arm_biquad_cascade_df1_f32>

    // 3) scratch = sqrt(2 * scratch)
    arm_scale_f32(scratch, 2.0f, scratch, BUFFER_SIZE);
 8001606:	4935      	ldr	r1, [pc, #212]	@ (80016dc <supro_poweramp_f32+0x104>)
 8001608:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 800160c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001610:	4608      	mov	r0, r1
 8001612:	f005 ffcb 	bl	80075ac <arm_scale_f32>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
        float32_t v = scratch[i];
        scratch[i]  = sqrtf(v > 0.0f ? v : 0.0f);
 8001616:	eddf 6a33 	vldr	s13, [pc, #204]	@ 80016e4 <supro_poweramp_f32+0x10c>
    arm_scale_f32(scratch, 2.0f, scratch, BUFFER_SIZE);
 800161a:	462b      	mov	r3, r5
        float32_t v = scratch[i];
 800161c:	edd3 7a00 	vldr	s15, [r3]
        scratch[i]  = sqrtf(v > 0.0f ? v : 0.0f);
 8001620:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 8001624:	eeb1 7ae7 	vsqrt.f32	s14, s15
 8001628:	eca3 7a01 	vstmia	r3!, {s14}
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 800162c:	42b3      	cmp	r3, r6
 800162e:	d1f5      	bne.n	800161c <supro_poweramp_f32+0x44>
    float32_t coeffP  = (tanh_kP*tanh_kP - 1.0f) / gP;

    // 5) per‑sample non‑linear mapping + post‑gain
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
        float32_t env   = scratch[i];
        float32_t xBias = x[i] - gBias * env;
 8001630:	eddf 9a2d 	vldr	s19, [pc, #180]	@ 80016e8 <supro_poweramp_f32+0x110>
        float32_t xPre  = gPre  * xBias;
 8001634:	ed9f 9a2d 	vldr	s18, [pc, #180]	@ 80016ec <supro_poweramp_f32+0x114>
        float32_t m;

        if (xPre > kP) {
 8001638:	eddf 8a2d 	vldr	s17, [pc, #180]	@ 80016f0 <supro_poweramp_f32+0x118>
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
        } else if (xPre >= -kN) {
 800163c:	ed9f ba2d 	vldr	s22, [pc, #180]	@ 80016f4 <supro_poweramp_f32+0x11c>
            m = tanhf(xPre);
        } else {
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 8001640:	eddf aa2d 	vldr	s21, [pc, #180]	@ 80016f8 <supro_poweramp_f32+0x120>
 8001644:	ed9f aa2d 	vldr	s20, [pc, #180]	@ 80016fc <supro_poweramp_f32+0x124>
 8001648:	ed9f ca2d 	vldr	s24, [pc, #180]	@ 8001700 <supro_poweramp_f32+0x128>
 800164c:	eddf ba2d 	vldr	s23, [pc, #180]	@ 8001704 <supro_poweramp_f32+0x12c>
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 8001650:	ed9f 8a2d 	vldr	s16, [pc, #180]	@ 8001708 <supro_poweramp_f32+0x130>
 8001654:	e00f      	b.n	8001676 <supro_poweramp_f32+0x9e>
 8001656:	f006 fbb3 	bl	8007dc0 <tanhf>
 800165a:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 800170c <supro_poweramp_f32+0x134>
 800165e:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 8001710 <supro_poweramp_f32+0x138>
 8001662:	eee0 7a07 	vfma.f32	s15, s0, s14
        }

        x[i] = gPost * m;
 8001666:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001714 <supro_poweramp_f32+0x13c>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 800166a:	42ae      	cmp	r6, r5
        x[i] = gPost * m;
 800166c:	ee27 0a87 	vmul.f32	s0, s15, s14
 8001670:	ed04 0a01 	vstr	s0, [r4, #-4]
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8001674:	d027      	beq.n	80016c6 <supro_poweramp_f32+0xee>
        float32_t env   = scratch[i];
 8001676:	ecb5 7a01 	vldmia	r5!, {s14}
        float32_t xBias = x[i] - gBias * env;
 800167a:	ecf4 7a01 	vldmia	r4!, {s15}
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 800167e:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8001718 <supro_poweramp_f32+0x140>
        float32_t xBias = x[i] - gBias * env;
 8001682:	eee7 7a69 	vfms.f32	s15, s14, s19
        if (xPre > kP) {
 8001686:	eef4 7ae8 	vcmpe.f32	s15, s17
        float32_t xPre  = gPre  * xBias;
 800168a:	ee27 7a89 	vmul.f32	s14, s15, s18
        if (xPre > kP) {
 800168e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 8001692:	eea7 0a48 	vfms.f32	s0, s14, s16
        if (xPre > kP) {
 8001696:	dcde      	bgt.n	8001656 <supro_poweramp_f32+0x7e>
        } else if (xPre >= -kN) {
 8001698:	eef4 7acb 	vcmpe.f32	s15, s22
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 800169c:	eeb0 0a4a 	vmov.f32	s0, s20
        } else if (xPre >= -kN) {
 80016a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 80016a4:	eea7 0a2a 	vfma.f32	s0, s14, s21
        } else if (xPre >= -kN) {
 80016a8:	db10      	blt.n	80016cc <supro_poweramp_f32+0xf4>
            m = tanhf(xPre);
 80016aa:	eeb0 0a47 	vmov.f32	s0, s14
 80016ae:	f006 fb87 	bl	8007dc0 <tanhf>
 80016b2:	eef0 7a40 	vmov.f32	s15, s0
        x[i] = gPost * m;
 80016b6:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001714 <supro_poweramp_f32+0x13c>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 80016ba:	42ae      	cmp	r6, r5
        x[i] = gPost * m;
 80016bc:	ee27 0a87 	vmul.f32	s0, s15, s14
 80016c0:	ed04 0a01 	vstr	s0, [r4, #-4]
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 80016c4:	d1d7      	bne.n	8001676 <supro_poweramp_f32+0x9e>
    }
}
 80016c6:	ecbd 8b0a 	vpop	{d8-d12}
 80016ca:	bd70      	pop	{r4, r5, r6, pc}
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 80016cc:	f006 fb78 	bl	8007dc0 <tanhf>
 80016d0:	eef0 7a6b 	vmov.f32	s15, s23
 80016d4:	eee0 7a4c 	vfms.f32	s15, s0, s24
 80016d8:	e7c5      	b.n	8001666 <supro_poweramp_f32+0x8e>
 80016da:	bf00      	nop
 80016dc:	2407c334 	.word	0x2407c334
 80016e0:	2407f334 	.word	0x2407f334
 80016e4:	00000000 	.word	0x00000000
 80016e8:	3f1ed3f6 	.word	0x3f1ed3f6
 80016ec:	3f8e9370 	.word	0x3f8e9370
 80016f0:	3f64018b 	.word	0x3f64018b
 80016f4:	bf655493 	.word	0xbf655493
 80016f8:	3f7fa057 	.word	0x3f7fa057
 80016fc:	3f7f71fb 	.word	0x3f7f71fb
 8001700:	bed80d82 	.word	0xbed80d82
 8001704:	bf42bc17 	.word	0xbf42bc17
 8001708:	3f806a2a 	.word	0x3f806a2a
 800170c:	bed8ee5b 	.word	0xbed8ee5b
 8001710:	3f421c45 	.word	0x3f421c45
 8001714:	40d6c29a 	.word	0x40d6c29a
 8001718:	3f7df857 	.word	0x3f7df857

0800171c <supro_simulation_f32_process>:
{
 800171c:	b570      	push	{r4, r5, r6, lr}
	arm_scale_f32(p->processBuffer, 0.1, p->processBuffer, BUFFER_SIZE);
 800171e:	f244 0608 	movw	r6, #16392	@ 0x4008
{
 8001722:	460c      	mov	r4, r1
 8001724:	4605      	mov	r5, r0
	arm_scale_f32(p->processBuffer, 0.1, p->processBuffer, BUFFER_SIZE);
 8001726:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8001780 <supro_simulation_f32_process+0x64>
 800172a:	440e      	add	r6, r1
 800172c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001730:	4631      	mov	r1, r6
 8001732:	4630      	mov	r0, r6
 8001734:	f005 ff3a 	bl	80075ac <arm_scale_f32>
	partitioned_fir_convolution_fft(p, self->fir1, &self->state[0]);
 8001738:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800173a:	69e9      	ldr	r1, [r5, #28]
 800173c:	4620      	mov	r0, r4
 800173e:	f7ff fa23 	bl	8000b88 <partitioned_fir_convolution_fft>
	supro_preamp_f32(p);
 8001742:	4620      	mov	r0, r4
 8001744:	f7ff feac 	bl	80014a0 <supro_preamp_f32>
	partitioned_fir_convolution_fft(p, self->fir2, &self->state[BUFFER_SIZE]);
 8001748:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 800174a:	6a29      	ldr	r1, [r5, #32]
 800174c:	4620      	mov	r0, r4
 800174e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001752:	f7ff fa19 	bl	8000b88 <partitioned_fir_convolution_fft>
    supro_poweramp_f32(p);
 8001756:	4620      	mov	r0, r4
 8001758:	f7ff ff3e 	bl	80015d8 <supro_poweramp_f32>
    partitioned_fir_convolution_fft(p, self->fir3, &self->state[BUFFER_SIZE*2]);
 800175c:	4620      	mov	r0, r4
 800175e:	e9d5 1209 	ldrd	r1, r2, [r5, #36]	@ 0x24
 8001762:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 8001766:	f7ff fa0f 	bl	8000b88 <partitioned_fir_convolution_fft>
	arm_scale_f32(p->processBuffer, 0.005, p->processBuffer, BUFFER_SIZE);
 800176a:	4631      	mov	r1, r6
 800176c:	4630      	mov	r0, r6
 800176e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001772:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001784 <supro_simulation_f32_process+0x68>
}
 8001776:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	arm_scale_f32(p->processBuffer, 0.005, p->processBuffer, BUFFER_SIZE);
 800177a:	f005 bf17 	b.w	80075ac <arm_scale_f32>
 800177e:	bf00      	nop
 8001780:	3dcccccd 	.word	0x3dcccccd
 8001784:	3ba3d70a 	.word	0x3ba3d70a

08001788 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001788:	4927      	ldr	r1, [pc, #156]	@ (8001828 <SystemInit+0xa0>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800178a:	4a28      	ldr	r2, [pc, #160]	@ (800182c <SystemInit+0xa4>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800178c:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8001790:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 8001794:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800179a:	6813      	ldr	r3, [r2, #0]
 800179c:	f003 030f 	and.w	r3, r3, #15
 80017a0:	2b06      	cmp	r3, #6
 80017a2:	d805      	bhi.n	80017b0 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017a4:	6813      	ldr	r3, [r2, #0]
 80017a6:	f023 030f 	bic.w	r3, r3, #15
 80017aa:	f043 0307 	orr.w	r3, r3, #7
 80017ae:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80017b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001830 <SystemInit+0xa8>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80017b2:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80017b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001834 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 80017b6:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017b8:	481c      	ldr	r0, [pc, #112]	@ (800182c <SystemInit+0xa4>)
  RCC->CR |= RCC_CR_HSION;
 80017ba:	f041 0101 	orr.w	r1, r1, #1
 80017be:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 80017c0:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 80017c2:	6819      	ldr	r1, [r3, #0]
 80017c4:	400a      	ands	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80017c8:	6803      	ldr	r3, [r0, #0]
 80017ca:	071b      	lsls	r3, r3, #28
 80017cc:	d505      	bpl.n	80017da <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80017ce:	6803      	ldr	r3, [r0, #0]
 80017d0:	f023 030f 	bic.w	r3, r3, #15
 80017d4:	f043 0307 	orr.w	r3, r3, #7
 80017d8:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80017da:	4b15      	ldr	r3, [pc, #84]	@ (8001830 <SystemInit+0xa8>)
 80017dc:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80017de:	4916      	ldr	r1, [pc, #88]	@ (8001838 <SystemInit+0xb0>)
  RCC->PLLCFGR = 0x01FF0000;
 80017e0:	4816      	ldr	r0, [pc, #88]	@ (800183c <SystemInit+0xb4>)
  RCC->PLLCKSELR = 0x02020200;
 80017e2:	4c17      	ldr	r4, [pc, #92]	@ (8001840 <SystemInit+0xb8>)
  RCC->D1CFGR = 0x00000000;
 80017e4:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 80017e6:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 80017e8:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 80017ea:	629c      	str	r4, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x01FF0000;
 80017ec:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 80017ee:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80017f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80017f2:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80017f4:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80017f6:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80017f8:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017fa:	6819      	ldr	r1, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80017fc:	4811      	ldr	r0, [pc, #68]	@ (8001844 <SystemInit+0xbc>)
  RCC->CR &= 0xFFFBFFFFU;
 80017fe:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8001802:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 8001804:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001806:	6803      	ldr	r3, [r0, #0]
 8001808:	f36f 030f 	bfc	r3, #0, #16
 800180c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001810:	d203      	bcs.n	800181a <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001812:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <SystemInit+0xc0>)
 8001814:	2201      	movs	r2, #1
 8001816:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800181a:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <SystemInit+0xc4>)
 800181c:	f243 02d2 	movw	r2, #12498	@ 0x30d2
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001820:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001824:	601a      	str	r2, [r3, #0]
}
 8001826:	4770      	bx	lr
 8001828:	e000ed00 	.word	0xe000ed00
 800182c:	52002000 	.word	0x52002000
 8001830:	58024400 	.word	0x58024400
 8001834:	eaf6ed7f 	.word	0xeaf6ed7f
 8001838:	01010280 	.word	0x01010280
 800183c:	01ff0000 	.word	0x01ff0000
 8001840:	02020200 	.word	0x02020200
 8001844:	5c001000 	.word	0x5c001000
 8001848:	51008000 	.word	0x51008000
 800184c:	52004000 	.word	0x52004000

08001850 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001850:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001888 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001854:	f7ff ff98 	bl	8001788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001858:	480c      	ldr	r0, [pc, #48]	@ (800188c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800185a:	490d      	ldr	r1, [pc, #52]	@ (8001890 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800185c:	4a0d      	ldr	r2, [pc, #52]	@ (8001894 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800185e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001860:	e002      	b.n	8001868 <LoopCopyDataInit>

08001862 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001862:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001864:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001866:	3304      	adds	r3, #4

08001868 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001868:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800186a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800186c:	d3f9      	bcc.n	8001862 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800186e:	4a0a      	ldr	r2, [pc, #40]	@ (8001898 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001870:	4c0a      	ldr	r4, [pc, #40]	@ (800189c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001872:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001874:	e001      	b.n	800187a <LoopFillZerobss>

08001876 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001876:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001878:	3204      	adds	r2, #4

0800187a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800187a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800187c:	d3fb      	bcc.n	8001876 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800187e:	f006 fa7b 	bl	8007d78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001882:	f7fe ff15 	bl	80006b0 <main>
  bx  lr
 8001886:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001888:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800188c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001890:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8001894:	0807f6cc 	.word	0x0807f6cc
  ldr r2, =_sbss
 8001898:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 800189c:	2407f488 	.word	0x2407f488

080018a0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018a0:	e7fe      	b.n	80018a0 <ADC3_IRQHandler>
	...

080018a4 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80018a4:	4b0f      	ldr	r3, [pc, #60]	@ (80018e4 <HAL_InitTick+0x40>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	b90b      	cbnz	r3, 80018ae <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80018aa:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80018ac:	4770      	bx	lr
{
 80018ae:	b510      	push	{r4, lr}
 80018b0:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80018b2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018b6:	4a0c      	ldr	r2, [pc, #48]	@ (80018e8 <HAL_InitTick+0x44>)
 80018b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80018bc:	6810      	ldr	r0, [r2, #0]
 80018be:	fbb0 f0f3 	udiv	r0, r0, r3
 80018c2:	f000 ffe9 	bl	8002898 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018c6:	2c0f      	cmp	r4, #15
 80018c8:	d800      	bhi.n	80018cc <HAL_InitTick+0x28>
 80018ca:	b108      	cbz	r0, 80018d0 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 80018cc:	2001      	movs	r0, #1
}
 80018ce:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018d0:	2200      	movs	r2, #0
 80018d2:	4621      	mov	r1, r4
 80018d4:	f04f 30ff 	mov.w	r0, #4294967295
 80018d8:	f000 ff94 	bl	8002804 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018dc:	4b03      	ldr	r3, [pc, #12]	@ (80018ec <HAL_InitTick+0x48>)
 80018de:	2000      	movs	r0, #0
 80018e0:	601c      	str	r4, [r3, #0]
}
 80018e2:	bd10      	pop	{r4, pc}
 80018e4:	24000008 	.word	0x24000008
 80018e8:	24000004 	.word	0x24000004
 80018ec:	2400000c 	.word	0x2400000c

080018f0 <HAL_Init>:
{
 80018f0:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f2:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80018f4:	4c12      	ldr	r4, [pc, #72]	@ (8001940 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f6:	f000 ff73 	bl	80027e0 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80018fa:	f003 f82f 	bl	800495c <HAL_RCC_GetSysClockFreq>
 80018fe:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <HAL_Init+0x54>)
 8001900:	4911      	ldr	r1, [pc, #68]	@ (8001948 <HAL_Init+0x58>)
 8001902:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001904:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001906:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800190a:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800190e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001910:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001912:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8001916:	490d      	ldr	r1, [pc, #52]	@ (800194c <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001918:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800191c:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800191e:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8001922:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001924:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001926:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001928:	f7ff ffbc 	bl	80018a4 <HAL_InitTick>
 800192c:	b110      	cbz	r0, 8001934 <HAL_Init+0x44>
    return HAL_ERROR;
 800192e:	2401      	movs	r4, #1
}
 8001930:	4620      	mov	r0, r4
 8001932:	bd10      	pop	{r4, pc}
 8001934:	4604      	mov	r4, r0
  HAL_MspInit();
 8001936:	f7ff fc5f 	bl	80011f8 <HAL_MspInit>
}
 800193a:	4620      	mov	r0, r4
 800193c:	bd10      	pop	{r4, pc}
 800193e:	bf00      	nop
 8001940:	24000000 	.word	0x24000000
 8001944:	58024400 	.word	0x58024400
 8001948:	0806c248 	.word	0x0806c248
 800194c:	24000004 	.word	0x24000004

08001950 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001950:	4a03      	ldr	r2, [pc, #12]	@ (8001960 <HAL_IncTick+0x10>)
 8001952:	4b04      	ldr	r3, [pc, #16]	@ (8001964 <HAL_IncTick+0x14>)
 8001954:	6811      	ldr	r1, [r2, #0]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	440b      	add	r3, r1
 800195a:	6013      	str	r3, [r2, #0]
}
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	2407f34c 	.word	0x2407f34c
 8001964:	24000008 	.word	0x24000008

08001968 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001968:	4b01      	ldr	r3, [pc, #4]	@ (8001970 <HAL_GetTick+0x8>)
 800196a:	6818      	ldr	r0, [r3, #0]
}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	2407f34c 	.word	0x2407f34c

08001974 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8001974:	4b01      	ldr	r3, [pc, #4]	@ (800197c <HAL_GetREVID+0x8>)
 8001976:	6818      	ldr	r0, [r3, #0]
}
 8001978:	0c00      	lsrs	r0, r0, #16
 800197a:	4770      	bx	lr
 800197c:	5c001000 	.word	0x5c001000

08001980 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001980:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8001982:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001984:	f7fe fdde 	bl	8000544 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001988:	bd08      	pop	{r3, pc}
 800198a:	bf00      	nop

0800198c <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop

08001990 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop

08001994 <HAL_ADC_IRQHandler>:
{
 8001994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001996:	4a8e      	ldr	r2, [pc, #568]	@ (8001bd0 <HAL_ADC_IRQHandler+0x23c>)
{
 8001998:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 800199a:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800199c:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 800199e:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80019a0:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019a2:	f000 8095 	beq.w	8001ad0 <HAL_ADC_IRQHandler+0x13c>
 80019a6:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80019aa:	4293      	cmp	r3, r2
 80019ac:	f000 8090 	beq.w	8001ad0 <HAL_ADC_IRQHandler+0x13c>
 80019b0:	4a88      	ldr	r2, [pc, #544]	@ (8001bd4 <HAL_ADC_IRQHandler+0x240>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80019b2:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80019b4:	07a9      	lsls	r1, r5, #30
 80019b6:	f007 071f 	and.w	r7, r7, #31
 80019ba:	d502      	bpl.n	80019c2 <HAL_ADC_IRQHandler+0x2e>
 80019bc:	07b2      	lsls	r2, r6, #30
 80019be:	f100 80aa 	bmi.w	8001b16 <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80019c2:	0769      	lsls	r1, r5, #29
 80019c4:	d579      	bpl.n	8001aba <HAL_ADC_IRQHandler+0x126>
 80019c6:	0772      	lsls	r2, r6, #29
 80019c8:	d577      	bpl.n	8001aba <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80019ca:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80019cc:	06d2      	lsls	r2, r2, #27
 80019ce:	d403      	bmi.n	80019d8 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019d0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80019d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80019d6:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019d8:	68da      	ldr	r2, [r3, #12]
 80019da:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80019de:	d11c      	bne.n	8001a1a <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80019e0:	4a7d      	ldr	r2, [pc, #500]	@ (8001bd8 <HAL_ADC_IRQHandler+0x244>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	f000 80e7 	beq.w	8001bb6 <HAL_ADC_IRQHandler+0x222>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80019e8:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80019ea:	0491      	lsls	r1, r2, #18
 80019ec:	d415      	bmi.n	8001a1a <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	0712      	lsls	r2, r2, #28
 80019f2:	d512      	bpl.n	8001a1a <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	0750      	lsls	r0, r2, #29
 80019f8:	f100 80f2 	bmi.w	8001be0 <HAL_ADC_IRQHandler+0x24c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	f022 020c 	bic.w	r2, r2, #12
 8001a02:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a04:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a0a:	6563      	str	r3, [r4, #84]	@ 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a0c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a0e:	04d9      	lsls	r1, r3, #19
 8001a10:	d403      	bmi.n	8001a1a <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a12:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8001a1a:	4620      	mov	r0, r4
 8001a1c:	f7fe fdb2 	bl	8000584 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a20:	6823      	ldr	r3, [r4, #0]
 8001a22:	220c      	movs	r2, #12
 8001a24:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a26:	06aa      	lsls	r2, r5, #26
 8001a28:	d54d      	bpl.n	8001ac6 <HAL_ADC_IRQHandler+0x132>
 8001a2a:	06b0      	lsls	r0, r6, #26
 8001a2c:	d54b      	bpl.n	8001ac6 <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a2e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001a30:	06d0      	lsls	r0, r2, #27
 8001a32:	d403      	bmi.n	8001a3c <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001a36:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001a3a:	6562      	str	r2, [r4, #84]	@ 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001a3c:	4966      	ldr	r1, [pc, #408]	@ (8001bd8 <HAL_ADC_IRQHandler+0x244>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001a3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a40:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001a42:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001a44:	f402 72c0 	and.w	r2, r2, #384	@ 0x180
 8001a48:	d073      	beq.n	8001b32 <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001a4a:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001a4c:	b9d2      	cbnz	r2, 8001a84 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001a4e:	018a      	lsls	r2, r1, #6
 8001a50:	f100 80a9 	bmi.w	8001ba6 <HAL_ADC_IRQHandler+0x212>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	0650      	lsls	r0, r2, #25
 8001a58:	d514      	bpl.n	8001a84 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001a5a:	0289      	lsls	r1, r1, #10
 8001a5c:	d412      	bmi.n	8001a84 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	0712      	lsls	r2, r2, #28
 8001a62:	f100 80c8 	bmi.w	8001bf6 <HAL_ADC_IRQHandler+0x262>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001a66:	685a      	ldr	r2, [r3, #4]
 8001a68:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001a6c:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001a6e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a74:	6563      	str	r3, [r4, #84]	@ 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001a76:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a78:	05d8      	lsls	r0, r3, #23
 8001a7a:	d403      	bmi.n	8001a84 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a7c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a7e:	f043 0301 	orr.w	r3, r3, #1
 8001a82:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001a84:	4620      	mov	r0, r4
 8001a86:	f000 fe3f 	bl	8002708 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001a8a:	6823      	ldr	r3, [r4, #0]
 8001a8c:	2260      	movs	r2, #96	@ 0x60
 8001a8e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001a90:	0629      	lsls	r1, r5, #24
 8001a92:	d501      	bpl.n	8001a98 <HAL_ADC_IRQHandler+0x104>
 8001a94:	0632      	lsls	r2, r6, #24
 8001a96:	d45f      	bmi.n	8001b58 <HAL_ADC_IRQHandler+0x1c4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001a98:	05e8      	lsls	r0, r5, #23
 8001a9a:	d501      	bpl.n	8001aa0 <HAL_ADC_IRQHandler+0x10c>
 8001a9c:	05f1      	lsls	r1, r6, #23
 8001a9e:	d466      	bmi.n	8001b6e <HAL_ADC_IRQHandler+0x1da>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001aa0:	05aa      	lsls	r2, r5, #22
 8001aa2:	d501      	bpl.n	8001aa8 <HAL_ADC_IRQHandler+0x114>
 8001aa4:	05b0      	lsls	r0, r6, #22
 8001aa6:	d44b      	bmi.n	8001b40 <HAL_ADC_IRQHandler+0x1ac>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001aa8:	06e9      	lsls	r1, r5, #27
 8001aaa:	d501      	bpl.n	8001ab0 <HAL_ADC_IRQHandler+0x11c>
 8001aac:	06f2      	lsls	r2, r6, #27
 8001aae:	d411      	bmi.n	8001ad4 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001ab0:	0569      	lsls	r1, r5, #21
 8001ab2:	d501      	bpl.n	8001ab8 <HAL_ADC_IRQHandler+0x124>
 8001ab4:	0572      	lsls	r2, r6, #21
 8001ab6:	d466      	bmi.n	8001b86 <HAL_ADC_IRQHandler+0x1f2>
}
 8001ab8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001aba:	0728      	lsls	r0, r5, #28
 8001abc:	d5b3      	bpl.n	8001a26 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001abe:	0731      	lsls	r1, r6, #28
 8001ac0:	d483      	bmi.n	80019ca <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001ac2:	06aa      	lsls	r2, r5, #26
 8001ac4:	d4b1      	bmi.n	8001a2a <HAL_ADC_IRQHandler+0x96>
 8001ac6:	0669      	lsls	r1, r5, #25
 8001ac8:	d5e2      	bpl.n	8001a90 <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001aca:	0672      	lsls	r2, r6, #25
 8001acc:	d5e0      	bpl.n	8001a90 <HAL_ADC_IRQHandler+0xfc>
 8001ace:	e7ae      	b.n	8001a2e <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ad0:	4a42      	ldr	r2, [pc, #264]	@ (8001bdc <HAL_ADC_IRQHandler+0x248>)
 8001ad2:	e76e      	b.n	80019b2 <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001ad4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001ad6:	b17a      	cbz	r2, 8001af8 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001ad8:	2f00      	cmp	r7, #0
 8001ada:	d075      	beq.n	8001bc8 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001adc:	4a3c      	ldr	r2, [pc, #240]	@ (8001bd0 <HAL_ADC_IRQHandler+0x23c>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	f000 8087 	beq.w	8001bf2 <HAL_ADC_IRQHandler+0x25e>
 8001ae4:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	f000 8082 	beq.w	8001bf2 <HAL_ADC_IRQHandler+0x25e>
 8001aee:	4a39      	ldr	r2, [pc, #228]	@ (8001bd4 <HAL_ADC_IRQHandler+0x240>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001af0:	6892      	ldr	r2, [r2, #8]
 8001af2:	f412 4f40 	tst.w	r2, #49152	@ 0xc000
 8001af6:	d00b      	beq.n	8001b10 <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001af8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      HAL_ADC_ErrorCallback(hadc);
 8001afa:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001afc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b00:	6563      	str	r3, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001b02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001b04:	f043 0302 	orr.w	r3, r3, #2
 8001b08:	65a3      	str	r3, [r4, #88]	@ 0x58
      HAL_ADC_ErrorCallback(hadc);
 8001b0a:	f7ff ff41 	bl	8001990 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b0e:	6823      	ldr	r3, [r4, #0]
 8001b10:	2210      	movs	r2, #16
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	e7cc      	b.n	8001ab0 <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b16:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001b18:	06d8      	lsls	r0, r3, #27
 8001b1a:	d403      	bmi.n	8001b24 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001b1c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001b1e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b22:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001b24:	4620      	mov	r0, r4
 8001b26:	f000 fdf7 	bl	8002718 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001b2a:	6823      	ldr	r3, [r4, #0]
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	e747      	b.n	80019c2 <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b32:	21c1      	movs	r1, #193	@ 0xc1
 8001b34:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001b36:	07c9      	lsls	r1, r1, #31
 8001b38:	d487      	bmi.n	8001a4a <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b3a:	4925      	ldr	r1, [pc, #148]	@ (8001bd0 <HAL_ADC_IRQHandler+0x23c>)
 8001b3c:	68c9      	ldr	r1, [r1, #12]
 8001b3e:	e785      	b.n	8001a4c <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001b40:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001b42:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001b44:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b48:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001b4a:	f000 fde3 	bl	8002714 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001b4e:	6823      	ldr	r3, [r4, #0]
 8001b50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	e7a7      	b.n	8001aa8 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b58:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b5a:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b60:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b62:	f7ff ff13 	bl	800198c <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001b66:	6823      	ldr	r3, [r4, #0]
 8001b68:	2280      	movs	r2, #128	@ 0x80
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	e794      	b.n	8001a98 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001b6e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001b70:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001b72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b76:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001b78:	f000 fdca 	bl	8002710 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001b7c:	6823      	ldr	r3, [r4, #0]
 8001b7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	e78c      	b.n	8001aa0 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001b86:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001b88:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001b8c:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001b8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001b92:	6562      	str	r2, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001b94:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001b96:	f042 0208 	orr.w	r2, r2, #8
 8001b9a:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001b9c:	6019      	str	r1, [r3, #0]
}
 8001b9e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001ba2:	f000 bdb3 	b.w	800270c <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ba6:	f400 6040 	and.w	r0, r0, #3072	@ 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001baa:	f401 5200 	and.w	r2, r1, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001bae:	4302      	orrs	r2, r0
 8001bb0:	f47f af68 	bne.w	8001a84 <HAL_ADC_IRQHandler+0xf0>
 8001bb4:	e74e      	b.n	8001a54 <HAL_ADC_IRQHandler+0xc0>
 8001bb6:	f240 2221 	movw	r2, #545	@ 0x221
 8001bba:	40fa      	lsrs	r2, r7
 8001bbc:	07d0      	lsls	r0, r2, #31
 8001bbe:	f53f af13 	bmi.w	80019e8 <HAL_ADC_IRQHandler+0x54>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001bc2:	4a03      	ldr	r2, [pc, #12]	@ (8001bd0 <HAL_ADC_IRQHandler+0x23c>)
 8001bc4:	68d2      	ldr	r2, [r2, #12]
 8001bc6:	e710      	b.n	80019ea <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8001bc8:	68da      	ldr	r2, [r3, #12]
 8001bca:	0790      	lsls	r0, r2, #30
 8001bcc:	d0a0      	beq.n	8001b10 <HAL_ADC_IRQHandler+0x17c>
 8001bce:	e793      	b.n	8001af8 <HAL_ADC_IRQHandler+0x164>
 8001bd0:	40022000 	.word	0x40022000
 8001bd4:	58026300 	.word	0x58026300
 8001bd8:	40022100 	.word	0x40022100
 8001bdc:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001be0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001be2:	f043 0310 	orr.w	r3, r3, #16
 8001be6:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001be8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001bea:	f043 0301 	orr.w	r3, r3, #1
 8001bee:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001bf0:	e713      	b.n	8001a1a <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001bf2:	4a05      	ldr	r2, [pc, #20]	@ (8001c08 <HAL_ADC_IRQHandler+0x274>)
 8001bf4:	e77c      	b.n	8001af0 <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bf6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001bf8:	f043 0310 	orr.w	r3, r3, #16
 8001bfc:	6563      	str	r3, [r4, #84]	@ 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bfe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001c00:	f043 0301 	orr.w	r3, r3, #1
 8001c04:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001c06:	e73d      	b.n	8001a84 <HAL_ADC_IRQHandler+0xf0>
 8001c08:	40022300 	.word	0x40022300

08001c0c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c0c:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001c0e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001c10:	f012 0f50 	tst.w	r2, #80	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c14:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
{
 8001c16:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001c18:	d11d      	bne.n	8001c56 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001c1a:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c20:	655a      	str	r2, [r3, #84]	@ 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001c22:	680a      	ldr	r2, [r1, #0]
 8001c24:	f012 0f08 	tst.w	r2, #8
 8001c28:	68ca      	ldr	r2, [r1, #12]
 8001c2a:	d01b      	beq.n	8001c64 <ADC_DMAConvCplt+0x58>
 8001c2c:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8001c30:	d10d      	bne.n	8001c4e <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001c32:	68ca      	ldr	r2, [r1, #12]
 8001c34:	0494      	lsls	r4, r2, #18
 8001c36:	d40a      	bmi.n	8001c4e <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001c3a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c3e:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001c40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001c42:	04d1      	lsls	r1, r2, #19
 8001c44:	d403      	bmi.n	8001c4e <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c46:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001c48:	f042 0201 	orr.w	r2, r2, #1
 8001c4c:	655a      	str	r2, [r3, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7fe fc98 	bl	8000584 <HAL_ADC_ConvCpltCallback>
}
 8001c54:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c56:	06d2      	lsls	r2, r2, #27
 8001c58:	d40a      	bmi.n	8001c70 <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c62:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8001c64:	0790      	lsls	r0, r2, #30
 8001c66:	d0e7      	beq.n	8001c38 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe fc8b 	bl	8000584 <HAL_ADC_ConvCpltCallback>
 8001c6e:	e7f1      	b.n	8001c54 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff fe8d 	bl	8001990 <HAL_ADC_ErrorCallback>
}
 8001c76:	bd10      	pop	{r4, pc}

08001c78 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c78:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8001c7a:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001c7c:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001c7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c82:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001c84:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001c86:	f043 0304 	orr.w	r3, r3, #4
 8001c8a:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001c8c:	f7ff fe80 	bl	8001990 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c90:	bd08      	pop	{r3, pc}
 8001c92:	bf00      	nop

08001c94 <HAL_ADC_ConfigChannel>:
{
 8001c94:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 8001c96:	2200      	movs	r2, #0
{
 8001c98:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8001c9a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001c9c:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8001ca0:	2a01      	cmp	r2, #1
 8001ca2:	f000 80ef 	beq.w	8001e84 <HAL_ADC_ConfigChannel+0x1f0>
 8001ca6:	2401      	movs	r4, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ca8:	6802      	ldr	r2, [r0, #0]
 8001caa:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8001cac:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cb0:	6890      	ldr	r0, [r2, #8]
 8001cb2:	0745      	lsls	r5, r0, #29
 8001cb4:	d509      	bpl.n	8001cca <HAL_ADC_ConfigChannel+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cb6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8001cb8:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cba:	f042 0220 	orr.w	r2, r2, #32
 8001cbe:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8001cc6:	b002      	add	sp, #8
 8001cc8:	bd70      	pop	{r4, r5, r6, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001cca:	680d      	ldr	r5, [r1, #0]
 8001ccc:	2d00      	cmp	r5, #0
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001cce:	ea4f 6095 	mov.w	r0, r5, lsr #26
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001cd2:	db0d      	blt.n	8001cf0 <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001cd4:	f3c5 0613 	ubfx	r6, r5, #0, #20
 8001cd8:	2e00      	cmp	r6, #0
 8001cda:	f000 80c1 	beq.w	8001e60 <HAL_ADC_ConfigChannel+0x1cc>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cde:	fa95 f5a5 	rbit	r5, r5
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ce2:	b115      	cbz	r5, 8001cea <HAL_ADC_ConfigChannel+0x56>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001ce4:	fab5 f585 	clz	r5, r5
 8001ce8:	40ac      	lsls	r4, r5
 8001cea:	69d5      	ldr	r5, [r2, #28]
 8001cec:	432c      	orrs	r4, r5
 8001cee:	61d4      	str	r4, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001cf0:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 8001cf2:	f04f 0c1f 	mov.w	ip, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001cf6:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8001cfa:	f000 001f 	and.w	r0, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001cfe:	09a5      	lsrs	r5, r4, #6
  MODIFY_REG(*preg,
 8001d00:	ea04 040c 	and.w	r4, r4, ip
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001d04:	f005 050c 	and.w	r5, r5, #12
  MODIFY_REG(*preg,
 8001d08:	fa0c fc04 	lsl.w	ip, ip, r4
 8001d0c:	40a0      	lsls	r0, r4
 8001d0e:	f85e 4005 	ldr.w	r4, [lr, r5]
 8001d12:	ea24 0c0c 	bic.w	ip, r4, ip
 8001d16:	ea4c 0000 	orr.w	r0, ip, r0
 8001d1a:	f84e 0005 	str.w	r0, [lr, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d1e:	6890      	ldr	r0, [r2, #8]
 8001d20:	f010 0f04 	tst.w	r0, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d24:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d26:	d101      	bne.n	8001d2c <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d28:	0700      	lsls	r0, r0, #28
 8001d2a:	d542      	bpl.n	8001db2 <HAL_ADC_ConfigChannel+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d2c:	6890      	ldr	r0, [r2, #8]
 8001d2e:	07c6      	lsls	r6, r0, #31
 8001d30:	d43d      	bmi.n	8001dae <HAL_ADC_ConfigChannel+0x11a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001d32:	68cd      	ldr	r5, [r1, #12]
 8001d34:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8001d36:	f005 0618 	and.w	r6, r5, #24
 8001d3a:	48a9      	ldr	r0, [pc, #676]	@ (8001fe0 <HAL_ADC_ConfigChannel+0x34c>)
 8001d3c:	f8d2 10c0 	ldr.w	r1, [r2, #192]	@ 0xc0
 8001d40:	40f0      	lsrs	r0, r6
 8001d42:	f3c4 0613 	ubfx	r6, r4, #0, #20
 8001d46:	4020      	ands	r0, r4
 8001d48:	ea21 0106 	bic.w	r1, r1, r6
 8001d4c:	4301      	orrs	r1, r0
 8001d4e:	f8c2 10c0 	str.w	r1, [r2, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d52:	49a4      	ldr	r1, [pc, #656]	@ (8001fe4 <HAL_ADC_ConfigChannel+0x350>)
 8001d54:	428d      	cmp	r5, r1
 8001d56:	f000 808a 	beq.w	8001e6e <HAL_ADC_ConfigChannel+0x1da>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001d5a:	2c00      	cmp	r4, #0
 8001d5c:	da27      	bge.n	8001dae <HAL_ADC_ConfigChannel+0x11a>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d5e:	49a2      	ldr	r1, [pc, #648]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x354>)
 8001d60:	428a      	cmp	r2, r1
 8001d62:	f000 80bd 	beq.w	8001ee0 <HAL_ADC_ConfigChannel+0x24c>
 8001d66:	f501 7180 	add.w	r1, r1, #256	@ 0x100
 8001d6a:	428a      	cmp	r2, r1
 8001d6c:	f000 80b8 	beq.w	8001ee0 <HAL_ADC_ConfigChannel+0x24c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d70:	489e      	ldr	r0, [pc, #632]	@ (8001fec <HAL_ADC_ConfigChannel+0x358>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d72:	499f      	ldr	r1, [pc, #636]	@ (8001ff0 <HAL_ADC_ConfigChannel+0x35c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d74:	6886      	ldr	r6, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d76:	688d      	ldr	r5, [r1, #8]
 8001d78:	07ed      	lsls	r5, r5, #31
 8001d7a:	d49c      	bmi.n	8001cb6 <HAL_ADC_ConfigChannel+0x22>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001d7c:	4d9d      	ldr	r5, [pc, #628]	@ (8001ff4 <HAL_ADC_ConfigChannel+0x360>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001d7e:	f006 7ce0 	and.w	ip, r6, #29360128	@ 0x1c00000
 8001d82:	42ac      	cmp	r4, r5
 8001d84:	f000 8156 	beq.w	8002034 <HAL_ADC_ConfigChannel+0x3a0>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001d88:	4d9b      	ldr	r5, [pc, #620]	@ (8001ff8 <HAL_ADC_ConfigChannel+0x364>)
 8001d8a:	42ac      	cmp	r4, r5
 8001d8c:	f000 8118 	beq.w	8001fc0 <HAL_ADC_ConfigChannel+0x32c>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001d90:	4d9a      	ldr	r5, [pc, #616]	@ (8001ffc <HAL_ADC_ConfigChannel+0x368>)
 8001d92:	42ac      	cmp	r4, r5
 8001d94:	d10b      	bne.n	8001dae <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_VREFINT_INSTANCE(hadc))
 8001d96:	0274      	lsls	r4, r6, #9
 8001d98:	d409      	bmi.n	8001dae <HAL_ADC_ConfigChannel+0x11a>
 8001d9a:	428a      	cmp	r2, r1
 8001d9c:	d107      	bne.n	8001dae <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001d9e:	6882      	ldr	r2, [r0, #8]
 8001da0:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001da4:	ea42 020c 	orr.w	r2, r2, ip
 8001da8:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8001dac:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dae:	2000      	movs	r0, #0
 8001db0:	e786      	b.n	8001cc0 <HAL_ADC_ConfigChannel+0x2c>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001db2:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001db4:	f102 0c14 	add.w	ip, r2, #20
  MODIFY_REG(*preg,
 8001db8:	f04f 0e07 	mov.w	lr, #7
 8001dbc:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001dbe:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 8001dc0:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001dc4:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8001dc8:	fa0e fe04 	lsl.w	lr, lr, r4
 8001dcc:	fa06 f404 	lsl.w	r4, r6, r4
 8001dd0:	f85c 0005 	ldr.w	r0, [ip, r5]
 8001dd4:	ea20 000e 	bic.w	r0, r0, lr
 8001dd8:	4320      	orrs	r0, r4
 8001dda:	f84c 0005 	str.w	r0, [ip, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001dde:	4888      	ldr	r0, [pc, #544]	@ (8002000 <HAL_ADC_ConfigChannel+0x36c>)
 8001de0:	694d      	ldr	r5, [r1, #20]
 8001de2:	6800      	ldr	r0, [r0, #0]
 8001de4:	f000 4070 	and.w	r0, r0, #4026531840	@ 0xf0000000
 8001de8:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
 8001dec:	68d0      	ldr	r0, [r2, #12]
 8001dee:	d039      	beq.n	8001e64 <HAL_ADC_ConfigChannel+0x1d0>
 8001df0:	f010 0f10 	tst.w	r0, #16
 8001df4:	68d0      	ldr	r0, [r2, #12]
 8001df6:	d035      	beq.n	8001e64 <HAL_ADC_ConfigChannel+0x1d0>
 8001df8:	0840      	lsrs	r0, r0, #1
 8001dfa:	f000 0008 	and.w	r0, r0, #8
 8001dfe:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e00:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001e02:	6808      	ldr	r0, [r1, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e04:	2e04      	cmp	r6, #4
 8001e06:	d040      	beq.n	8001e8a <HAL_ADC_ConfigChannel+0x1f6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e08:	f102 0c60 	add.w	ip, r2, #96	@ 0x60
    MODIFY_REG(*preg,
 8001e0c:	f000 44f8 	and.w	r4, r0, #2080374784	@ 0x7c000000
 8001e10:	f85c 0026 	ldr.w	r0, [ip, r6, lsl #2]
 8001e14:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8001e18:	4320      	orrs	r0, r4
 8001e1a:	4328      	orrs	r0, r5
 8001e1c:	f84c 0026 	str.w	r0, [ip, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001e20:	7e4c      	ldrb	r4, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e22:	690d      	ldr	r5, [r1, #16]
 8001e24:	f1a4 0401 	sub.w	r4, r4, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001e28:	f85c 0025 	ldr.w	r0, [ip, r5, lsl #2]
 8001e2c:	fab4 f484 	clz	r4, r4
 8001e30:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001e34:	0964      	lsrs	r4, r4, #5
 8001e36:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 8001e3a:	f84c 0025 	str.w	r0, [ip, r5, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001e3e:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001e40:	690d      	ldr	r5, [r1, #16]
 8001e42:	f1a0 0001 	sub.w	r0, r0, #1
 8001e46:	6914      	ldr	r4, [r2, #16]
 8001e48:	f005 051f 	and.w	r5, r5, #31
 8001e4c:	fab0 f080 	clz	r0, r0
 8001e50:	f424 44f0 	bic.w	r4, r4, #30720	@ 0x7800
 8001e54:	0940      	lsrs	r0, r0, #5
 8001e56:	02c0      	lsls	r0, r0, #11
 8001e58:	40a8      	lsls	r0, r5
 8001e5a:	4320      	orrs	r0, r4
 8001e5c:	6110      	str	r0, [r2, #16]
}
 8001e5e:	e765      	b.n	8001d2c <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001e60:	4084      	lsls	r4, r0
 8001e62:	e742      	b.n	8001cea <HAL_ADC_ConfigChannel+0x56>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001e64:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8001e68:	0040      	lsls	r0, r0, #1
 8001e6a:	4085      	lsls	r5, r0
 8001e6c:	e7c8      	b.n	8001e00 <HAL_ADC_ConfigChannel+0x16c>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001e6e:	495e      	ldr	r1, [pc, #376]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x354>)
 8001e70:	428a      	cmp	r2, r1
 8001e72:	d07a      	beq.n	8001f6a <HAL_ADC_ConfigChannel+0x2d6>
 8001e74:	4963      	ldr	r1, [pc, #396]	@ (8002004 <HAL_ADC_ConfigChannel+0x370>)
 8001e76:	428a      	cmp	r2, r1
 8001e78:	d040      	beq.n	8001efc <HAL_ADC_ConfigChannel+0x268>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001e7a:	69d1      	ldr	r1, [r2, #28]
 8001e7c:	f041 0101 	orr.w	r1, r1, #1
 8001e80:	61d1      	str	r1, [r2, #28]
}
 8001e82:	e76a      	b.n	8001d5a <HAL_ADC_ConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 8001e84:	2002      	movs	r0, #2
}
 8001e86:	b002      	add	sp, #8
 8001e88:	bd70      	pop	{r4, r5, r6, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e8a:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 8001e8c:	0684      	lsls	r4, r0, #26
 8001e8e:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 8001e92:	ebb5 6f80 	cmp.w	r5, r0, lsl #26
 8001e96:	d014      	beq.n	8001ec2 <HAL_ADC_ConfigChannel+0x22e>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e98:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8001e9a:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001e9e:	4284      	cmp	r4, r0
 8001ea0:	d019      	beq.n	8001ed6 <HAL_ADC_ConfigChannel+0x242>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ea2:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8001ea4:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001ea8:	4284      	cmp	r4, r0
 8001eaa:	d00f      	beq.n	8001ecc <HAL_ADC_ConfigChannel+0x238>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001eac:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8001eae:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 8001eb2:	4284      	cmp	r4, r0
 8001eb4:	f47f af3a 	bne.w	8001d2c <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001eb8:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 8001eba:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001ebe:	66d0      	str	r0, [r2, #108]	@ 0x6c
 8001ec0:	e734      	b.n	8001d2c <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001ec2:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 8001ec4:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001ec8:	6610      	str	r0, [r2, #96]	@ 0x60
 8001eca:	e7e5      	b.n	8001e98 <HAL_ADC_ConfigChannel+0x204>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001ecc:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 8001ece:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001ed2:	6690      	str	r0, [r2, #104]	@ 0x68
 8001ed4:	e7ea      	b.n	8001eac <HAL_ADC_ConfigChannel+0x218>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001ed6:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 8001ed8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8001edc:	6650      	str	r0, [r2, #100]	@ 0x64
 8001ede:	e7e0      	b.n	8001ea2 <HAL_ADC_ConfigChannel+0x20e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ee0:	4949      	ldr	r1, [pc, #292]	@ (8002008 <HAL_ADC_ConfigChannel+0x374>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ee2:	4a41      	ldr	r2, [pc, #260]	@ (8001fe8 <HAL_ADC_ConfigChannel+0x354>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ee4:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ee6:	6892      	ldr	r2, [r2, #8]
 8001ee8:	f012 0f01 	tst.w	r2, #1
 8001eec:	4a45      	ldr	r2, [pc, #276]	@ (8002004 <HAL_ADC_ConfigChannel+0x370>)
 8001eee:	6892      	ldr	r2, [r2, #8]
 8001ef0:	f47f aee1 	bne.w	8001cb6 <HAL_ADC_ConfigChannel+0x22>
 8001ef4:	07d2      	lsls	r2, r2, #31
 8001ef6:	f53f aede 	bmi.w	8001cb6 <HAL_ADC_ConfigChannel+0x22>
 8001efa:	e758      	b.n	8001dae <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001efc:	4943      	ldr	r1, [pc, #268]	@ (800200c <HAL_ADC_ConfigChannel+0x378>)
 8001efe:	428c      	cmp	r4, r1
 8001f00:	d058      	beq.n	8001fb4 <HAL_ADC_ConfigChannel+0x320>
 8001f02:	4943      	ldr	r1, [pc, #268]	@ (8002010 <HAL_ADC_ConfigChannel+0x37c>)
 8001f04:	428c      	cmp	r4, r1
 8001f06:	d057      	beq.n	8001fb8 <HAL_ADC_ConfigChannel+0x324>
 8001f08:	4942      	ldr	r1, [pc, #264]	@ (8002014 <HAL_ADC_ConfigChannel+0x380>)
 8001f0a:	428c      	cmp	r4, r1
 8001f0c:	f000 80b5 	beq.w	800207a <HAL_ADC_ConfigChannel+0x3e6>
 8001f10:	4941      	ldr	r1, [pc, #260]	@ (8002018 <HAL_ADC_ConfigChannel+0x384>)
 8001f12:	428c      	cmp	r4, r1
 8001f14:	f000 80b3 	beq.w	800207e <HAL_ADC_ConfigChannel+0x3ea>
 8001f18:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001f1c:	3110      	adds	r1, #16
 8001f1e:	428c      	cmp	r4, r1
 8001f20:	f000 80af 	beq.w	8002082 <HAL_ADC_ConfigChannel+0x3ee>
 8001f24:	493d      	ldr	r1, [pc, #244]	@ (800201c <HAL_ADC_ConfigChannel+0x388>)
 8001f26:	428c      	cmp	r4, r1
 8001f28:	f000 80ad 	beq.w	8002086 <HAL_ADC_ConfigChannel+0x3f2>
 8001f2c:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8001f30:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8001f34:	428c      	cmp	r4, r1
 8001f36:	f000 80a8 	beq.w	800208a <HAL_ADC_ConfigChannel+0x3f6>
 8001f3a:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001f3e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001f42:	428c      	cmp	r4, r1
 8001f44:	f000 80a3 	beq.w	800208e <HAL_ADC_ConfigChannel+0x3fa>
 8001f48:	4935      	ldr	r1, [pc, #212]	@ (8002020 <HAL_ADC_ConfigChannel+0x38c>)
 8001f4a:	428c      	cmp	r4, r1
 8001f4c:	d195      	bne.n	8001e7a <HAL_ADC_ConfigChannel+0x1e6>
 8001f4e:	4935      	ldr	r1, [pc, #212]	@ (8002024 <HAL_ADC_ConfigChannel+0x390>)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f50:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8001f54:	2900      	cmp	r1, #0
 8001f56:	d031      	beq.n	8001fbc <HAL_ADC_ConfigChannel+0x328>
  return __builtin_clz(value);
 8001f58:	fab1 f181 	clz	r1, r1
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001f5c:	2001      	movs	r0, #1
 8001f5e:	fa00 f101 	lsl.w	r1, r0, r1
 8001f62:	69d0      	ldr	r0, [r2, #28]
 8001f64:	4301      	orrs	r1, r0
 8001f66:	61d1      	str	r1, [r2, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001f68:	e721      	b.n	8001dae <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001f6a:	4928      	ldr	r1, [pc, #160]	@ (800200c <HAL_ADC_ConfigChannel+0x378>)
 8001f6c:	428c      	cmp	r4, r1
 8001f6e:	d021      	beq.n	8001fb4 <HAL_ADC_ConfigChannel+0x320>
 8001f70:	4927      	ldr	r1, [pc, #156]	@ (8002010 <HAL_ADC_ConfigChannel+0x37c>)
 8001f72:	428c      	cmp	r4, r1
 8001f74:	d020      	beq.n	8001fb8 <HAL_ADC_ConfigChannel+0x324>
 8001f76:	4927      	ldr	r1, [pc, #156]	@ (8002014 <HAL_ADC_ConfigChannel+0x380>)
 8001f78:	428c      	cmp	r4, r1
 8001f7a:	d07e      	beq.n	800207a <HAL_ADC_ConfigChannel+0x3e6>
 8001f7c:	4926      	ldr	r1, [pc, #152]	@ (8002018 <HAL_ADC_ConfigChannel+0x384>)
 8001f7e:	428c      	cmp	r4, r1
 8001f80:	d07d      	beq.n	800207e <HAL_ADC_ConfigChannel+0x3ea>
 8001f82:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001f86:	3110      	adds	r1, #16
 8001f88:	428c      	cmp	r4, r1
 8001f8a:	d07a      	beq.n	8002082 <HAL_ADC_ConfigChannel+0x3ee>
 8001f8c:	4923      	ldr	r1, [pc, #140]	@ (800201c <HAL_ADC_ConfigChannel+0x388>)
 8001f8e:	428c      	cmp	r4, r1
 8001f90:	d079      	beq.n	8002086 <HAL_ADC_ConfigChannel+0x3f2>
 8001f92:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 8001f96:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8001f9a:	428c      	cmp	r4, r1
 8001f9c:	d075      	beq.n	800208a <HAL_ADC_ConfigChannel+0x3f6>
 8001f9e:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8001fa2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001fa6:	428c      	cmp	r4, r1
 8001fa8:	d071      	beq.n	800208e <HAL_ADC_ConfigChannel+0x3fa>
 8001faa:	491f      	ldr	r1, [pc, #124]	@ (8002028 <HAL_ADC_ConfigChannel+0x394>)
 8001fac:	428c      	cmp	r4, r1
 8001fae:	d1cb      	bne.n	8001f48 <HAL_ADC_ConfigChannel+0x2b4>
 8001fb0:	491e      	ldr	r1, [pc, #120]	@ (800202c <HAL_ADC_ConfigChannel+0x398>)
 8001fb2:	e7cd      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x2bc>
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	e7cb      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x2bc>
 8001fb8:	491d      	ldr	r1, [pc, #116]	@ (8002030 <HAL_ADC_ConfigChannel+0x39c>)
 8001fba:	e7c9      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x2bc>
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	e7d0      	b.n	8001f62 <HAL_ADC_ConfigChannel+0x2ce>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fc0:	01f5      	lsls	r5, r6, #7
 8001fc2:	f53f aef4 	bmi.w	8001dae <HAL_ADC_ConfigChannel+0x11a>
 8001fc6:	428a      	cmp	r2, r1
 8001fc8:	f47f aef1 	bne.w	8001dae <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001fcc:	6882      	ldr	r2, [r0, #8]
 8001fce:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8001fd2:	ea42 020c 	orr.w	r2, r2, ip
 8001fd6:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001fda:	6082      	str	r2, [r0, #8]
}
 8001fdc:	e6e7      	b.n	8001dae <HAL_ADC_ConfigChannel+0x11a>
 8001fde:	bf00      	nop
 8001fe0:	000fffff 	.word	0x000fffff
 8001fe4:	47ff0000 	.word	0x47ff0000
 8001fe8:	40022000 	.word	0x40022000
 8001fec:	58026300 	.word	0x58026300
 8001ff0:	58026000 	.word	0x58026000
 8001ff4:	cb840000 	.word	0xcb840000
 8001ff8:	c7520000 	.word	0xc7520000
 8001ffc:	cfb80000 	.word	0xcfb80000
 8002000:	5c001000 	.word	0x5c001000
 8002004:	40022100 	.word	0x40022100
 8002008:	40022300 	.word	0x40022300
 800200c:	04300002 	.word	0x04300002
 8002010:	08600004 	.word	0x08600004
 8002014:	0c900008 	.word	0x0c900008
 8002018:	10c00010 	.word	0x10c00010
 800201c:	2a000400 	.word	0x2a000400
 8002020:	4b840000 	.word	0x4b840000
 8002024:	4fb80000 	.word	0x4fb80000
 8002028:	43210000 	.word	0x43210000
 800202c:	47520000 	.word	0x47520000
 8002030:	19200040 	.word	0x19200040
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002034:	0236      	lsls	r6, r6, #8
 8002036:	f53f aeba 	bmi.w	8001dae <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800203a:	428a      	cmp	r2, r1
 800203c:	f47f aeb7 	bne.w	8001dae <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002040:	6882      	ldr	r2, [r0, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002042:	4914      	ldr	r1, [pc, #80]	@ (8002094 <HAL_ADC_ConfigChannel+0x400>)
 8002044:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002048:	ea42 020c 	orr.w	r2, r2, ip
 800204c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002050:	6082      	str	r2, [r0, #8]
 8002052:	680a      	ldr	r2, [r1, #0]
 8002054:	4910      	ldr	r1, [pc, #64]	@ (8002098 <HAL_ADC_ConfigChannel+0x404>)
 8002056:	0992      	lsrs	r2, r2, #6
 8002058:	fba1 1202 	umull	r1, r2, r1, r2
 800205c:	0992      	lsrs	r2, r2, #6
 800205e:	3201      	adds	r2, #1
 8002060:	0052      	lsls	r2, r2, #1
 8002062:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8002064:	9a01      	ldr	r2, [sp, #4]
 8002066:	2a00      	cmp	r2, #0
 8002068:	f43f aea1 	beq.w	8001dae <HAL_ADC_ConfigChannel+0x11a>
                wait_loop_index--;
 800206c:	9a01      	ldr	r2, [sp, #4]
 800206e:	3a01      	subs	r2, #1
 8002070:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8002072:	9a01      	ldr	r2, [sp, #4]
 8002074:	2a00      	cmp	r2, #0
 8002076:	d1f9      	bne.n	800206c <HAL_ADC_ConfigChannel+0x3d8>
 8002078:	e699      	b.n	8001dae <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800207a:	4908      	ldr	r1, [pc, #32]	@ (800209c <HAL_ADC_ConfigChannel+0x408>)
 800207c:	e768      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x2bc>
 800207e:	4908      	ldr	r1, [pc, #32]	@ (80020a0 <HAL_ADC_ConfigChannel+0x40c>)
 8002080:	e766      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x2bc>
 8002082:	4908      	ldr	r1, [pc, #32]	@ (80020a4 <HAL_ADC_ConfigChannel+0x410>)
 8002084:	e764      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x2bc>
 8002086:	4908      	ldr	r1, [pc, #32]	@ (80020a8 <HAL_ADC_ConfigChannel+0x414>)
 8002088:	e762      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x2bc>
 800208a:	4908      	ldr	r1, [pc, #32]	@ (80020ac <HAL_ADC_ConfigChannel+0x418>)
 800208c:	e760      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x2bc>
 800208e:	4908      	ldr	r1, [pc, #32]	@ (80020b0 <HAL_ADC_ConfigChannel+0x41c>)
 8002090:	e75e      	b.n	8001f50 <HAL_ADC_ConfigChannel+0x2bc>
 8002092:	bf00      	nop
 8002094:	24000004 	.word	0x24000004
 8002098:	053e2d63 	.word	0x053e2d63
 800209c:	1d500080 	.word	0x1d500080
 80020a0:	21800100 	.word	0x21800100
 80020a4:	25b00200 	.word	0x25b00200
 80020a8:	2e300800 	.word	0x2e300800
 80020ac:	32601000 	.word	0x32601000
 80020b0:	36902000 	.word	0x36902000

080020b4 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020b4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	07d1      	lsls	r1, r2, #31
 80020ba:	d501      	bpl.n	80020c0 <ADC_Enable+0xc>
  return HAL_OK;
 80020bc:	2000      	movs	r0, #0
}
 80020be:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80020c0:	6899      	ldr	r1, [r3, #8]
 80020c2:	4a23      	ldr	r2, [pc, #140]	@ (8002150 <ADC_Enable+0x9c>)
 80020c4:	4211      	tst	r1, r2
{
 80020c6:	b570      	push	{r4, r5, r6, lr}
 80020c8:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80020ca:	d12f      	bne.n	800212c <ADC_Enable+0x78>
  MODIFY_REG(ADCx->CR,
 80020cc:	6899      	ldr	r1, [r3, #8]
 80020ce:	4a21      	ldr	r2, [pc, #132]	@ (8002154 <ADC_Enable+0xa0>)
 80020d0:	400a      	ands	r2, r1
 80020d2:	f042 0201 	orr.w	r2, r2, #1
 80020d6:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80020d8:	f7ff fc46 	bl	8001968 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020dc:	6823      	ldr	r3, [r4, #0]
 80020de:	4a1e      	ldr	r2, [pc, #120]	@ (8002158 <ADC_Enable+0xa4>)
    tickstart = HAL_GetTick();
 80020e0:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d02c      	beq.n	8002140 <ADC_Enable+0x8c>
 80020e6:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d028      	beq.n	8002140 <ADC_Enable+0x8c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80020ee:	f102 52c0 	add.w	r2, r2, #402653184	@ 0x18000000
 80020f2:	f502 4284 	add.w	r2, r2, #16896	@ 0x4200
 80020f6:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	07d2      	lsls	r2, r2, #31
 80020fc:	d414      	bmi.n	8002128 <ADC_Enable+0x74>
  MODIFY_REG(ADCx->CR,
 80020fe:	4e15      	ldr	r6, [pc, #84]	@ (8002154 <ADC_Enable+0xa0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	07d0      	lsls	r0, r2, #31
 8002104:	d404      	bmi.n	8002110 <ADC_Enable+0x5c>
  MODIFY_REG(ADCx->CR,
 8002106:	689a      	ldr	r2, [r3, #8]
 8002108:	4032      	ands	r2, r6
 800210a:	f042 0201 	orr.w	r2, r2, #1
 800210e:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002110:	f7ff fc2a 	bl	8001968 <HAL_GetTick>
 8002114:	1b43      	subs	r3, r0, r5
 8002116:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002118:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800211a:	d902      	bls.n	8002122 <ADC_Enable+0x6e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	07d1      	lsls	r1, r2, #31
 8002120:	d504      	bpl.n	800212c <ADC_Enable+0x78>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	07d2      	lsls	r2, r2, #31
 8002126:	d5eb      	bpl.n	8002100 <ADC_Enable+0x4c>
  return HAL_OK;
 8002128:	2000      	movs	r0, #0
}
 800212a:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800212c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 800212e:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002130:	f043 0310 	orr.w	r3, r3, #16
 8002134:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002136:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 800213e:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002140:	4a06      	ldr	r2, [pc, #24]	@ (800215c <ADC_Enable+0xa8>)
 8002142:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002144:	06d6      	lsls	r6, r2, #27
 8002146:	d0d7      	beq.n	80020f8 <ADC_Enable+0x44>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002148:	4a05      	ldr	r2, [pc, #20]	@ (8002160 <ADC_Enable+0xac>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800214a:	4293      	cmp	r3, r2
 800214c:	d1d4      	bne.n	80020f8 <ADC_Enable+0x44>
 800214e:	e7eb      	b.n	8002128 <ADC_Enable+0x74>
 8002150:	8000003f 	.word	0x8000003f
 8002154:	7fffffc0 	.word	0x7fffffc0
 8002158:	40022000 	.word	0x40022000
 800215c:	40022300 	.word	0x40022300
 8002160:	40022100 	.word	0x40022100

08002164 <HAL_ADC_Start_DMA>:
{
 8002164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002168:	4b3b      	ldr	r3, [pc, #236]	@ (8002258 <HAL_ADC_Start_DMA+0xf4>)
{
 800216a:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800216c:	6800      	ldr	r0, [r0, #0]
{
 800216e:	460e      	mov	r6, r1
 8002170:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002172:	4298      	cmp	r0, r3
 8002174:	d01c      	beq.n	80021b0 <HAL_ADC_Start_DMA+0x4c>
 8002176:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800217a:	4298      	cmp	r0, r3
 800217c:	d018      	beq.n	80021b0 <HAL_ADC_Start_DMA+0x4c>
 800217e:	4b37      	ldr	r3, [pc, #220]	@ (800225c <HAL_ADC_Start_DMA+0xf8>)
 8002180:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002182:	6885      	ldr	r5, [r0, #8]
 8002184:	f015 0504 	ands.w	r5, r5, #4
 8002188:	d118      	bne.n	80021bc <HAL_ADC_Start_DMA+0x58>
    __HAL_LOCK(hadc);
 800218a:	f894 2050 	ldrb.w	r2, [r4, #80]	@ 0x50
 800218e:	2a01      	cmp	r2, #1
 8002190:	d014      	beq.n	80021bc <HAL_ADC_Start_DMA+0x58>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002192:	f003 081f 	and.w	r8, r3, #31
 8002196:	f240 2321 	movw	r3, #545	@ 0x221
 800219a:	2001      	movs	r0, #1
 800219c:	fa23 f308 	lsr.w	r3, r3, r8
 80021a0:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021a4:	4003      	ands	r3, r0
 80021a6:	d10c      	bne.n	80021c2 <HAL_ADC_Start_DMA+0x5e>
      __HAL_UNLOCK(hadc);
 80021a8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 80021ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002260 <HAL_ADC_Start_DMA+0xfc>)
 80021b2:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021b4:	6885      	ldr	r5, [r0, #8]
 80021b6:	f015 0504 	ands.w	r5, r5, #4
 80021ba:	d0e6      	beq.n	800218a <HAL_ADC_Start_DMA+0x26>
    __HAL_LOCK(hadc);
 80021bc:	2002      	movs	r0, #2
}
 80021be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80021c2:	4620      	mov	r0, r4
 80021c4:	f7ff ff76 	bl	80020b4 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80021c8:	2800      	cmp	r0, #0
 80021ca:	d140      	bne.n	800224e <HAL_ADC_Start_DMA+0xea>
        ADC_STATE_CLR_SET(hadc->State,
 80021cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80021ce:	4b25      	ldr	r3, [pc, #148]	@ (8002264 <HAL_ADC_Start_DMA+0x100>)
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021d0:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80021d2:	4013      	ands	r3, r2
 80021d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021d8:	6563      	str	r3, [r4, #84]	@ 0x54
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021da:	f1b8 0f00 	cmp.w	r8, #0
 80021de:	d002      	beq.n	80021e6 <HAL_ADC_Start_DMA+0x82>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021e0:	4b21      	ldr	r3, [pc, #132]	@ (8002268 <HAL_ADC_Start_DMA+0x104>)
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021e2:	4299      	cmp	r1, r3
 80021e4:	d003      	beq.n	80021ee <HAL_ADC_Start_DMA+0x8a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021e6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80021e8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80021ec:	6563      	str	r3, [r4, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80021ee:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80021f0:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 80021f4:	d02e      	beq.n	8002254 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80021f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80021f8:	f023 0306 	bic.w	r3, r3, #6
 80021fc:	65a3      	str	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80021fe:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002200:	4632      	mov	r2, r6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002202:	4d1a      	ldr	r5, [pc, #104]	@ (800226c <HAL_ADC_Start_DMA+0x108>)
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002204:	463b      	mov	r3, r7
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002206:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002208:	3140      	adds	r1, #64	@ 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800220a:	63c5      	str	r5, [r0, #60]	@ 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800220c:	4d18      	ldr	r5, [pc, #96]	@ (8002270 <HAL_ADC_Start_DMA+0x10c>)
 800220e:	6405      	str	r5, [r0, #64]	@ 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002210:	4d18      	ldr	r5, [pc, #96]	@ (8002274 <HAL_ADC_Start_DMA+0x110>)
 8002212:	64c5      	str	r5, [r0, #76]	@ 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002214:	251c      	movs	r5, #28
 8002216:	f841 5c40 	str.w	r5, [r1, #-64]
        __HAL_UNLOCK(hadc);
 800221a:	2500      	movs	r5, #0
 800221c:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002220:	f851 5c3c 	ldr.w	r5, [r1, #-60]
 8002224:	f045 0510 	orr.w	r5, r5, #16
 8002228:	f841 5c3c 	str.w	r5, [r1, #-60]
 800222c:	f851 5c34 	ldr.w	r5, [r1, #-52]
 8002230:	f025 0503 	bic.w	r5, r5, #3
 8002234:	4335      	orrs	r5, r6
 8002236:	f841 5c34 	str.w	r5, [r1, #-52]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800223a:	f001 f8bb 	bl	80033b4 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 800223e:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8002240:	4b0d      	ldr	r3, [pc, #52]	@ (8002278 <HAL_ADC_Start_DMA+0x114>)
 8002242:	6891      	ldr	r1, [r2, #8]
 8002244:	400b      	ands	r3, r1
 8002246:	f043 0304 	orr.w	r3, r3, #4
 800224a:	6093      	str	r3, [r2, #8]
}
 800224c:	e7b7      	b.n	80021be <HAL_ADC_Start_DMA+0x5a>
        __HAL_UNLOCK(hadc);
 800224e:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 8002252:	e7b4      	b.n	80021be <HAL_ADC_Start_DMA+0x5a>
          ADC_CLEAR_ERRORCODE(hadc);
 8002254:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002256:	e7d2      	b.n	80021fe <HAL_ADC_Start_DMA+0x9a>
 8002258:	40022000 	.word	0x40022000
 800225c:	58026300 	.word	0x58026300
 8002260:	40022300 	.word	0x40022300
 8002264:	fffff0fe 	.word	0xfffff0fe
 8002268:	40022100 	.word	0x40022100
 800226c:	08001c0d 	.word	0x08001c0d
 8002270:	08001981 	.word	0x08001981
 8002274:	08001c79 	.word	0x08001c79
 8002278:	7fffffc0 	.word	0x7fffffc0

0800227c <ADC_Disable>:
{
 800227c:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800227e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002280:	689a      	ldr	r2, [r3, #8]
 8002282:	0795      	lsls	r5, r2, #30
 8002284:	d502      	bpl.n	800228c <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002286:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8002288:	2000      	movs	r0, #0
}
 800228a:	bd38      	pop	{r3, r4, r5, pc}
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	07d4      	lsls	r4, r2, #31
 8002290:	d5fa      	bpl.n	8002288 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002292:	689a      	ldr	r2, [r3, #8]
 8002294:	4604      	mov	r4, r0
 8002296:	f002 020d 	and.w	r2, r2, #13
 800229a:	2a01      	cmp	r2, #1
 800229c:	d009      	beq.n	80022b2 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800229e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 80022a0:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022a2:	f043 0310 	orr.w	r3, r3, #16
 80022a6:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80022aa:	f043 0301 	orr.w	r3, r3, #1
 80022ae:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 80022b0:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80022b2:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80022b4:	2103      	movs	r1, #3
 80022b6:	4a0d      	ldr	r2, [pc, #52]	@ (80022ec <ADC_Disable+0x70>)
 80022b8:	4002      	ands	r2, r0
 80022ba:	f042 0202 	orr.w	r2, r2, #2
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80022c2:	f7ff fb51 	bl	8001968 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022c6:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80022c8:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	07d9      	lsls	r1, r3, #31
 80022ce:	d403      	bmi.n	80022d8 <ADC_Disable+0x5c>
 80022d0:	e7da      	b.n	8002288 <ADC_Disable+0xc>
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	07db      	lsls	r3, r3, #31
 80022d6:	d5d7      	bpl.n	8002288 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022d8:	f7ff fb46 	bl	8001968 <HAL_GetTick>
 80022dc:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022de:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022e0:	2802      	cmp	r0, #2
 80022e2:	d9f6      	bls.n	80022d2 <ADC_Disable+0x56>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	07d2      	lsls	r2, r2, #31
 80022e8:	d5f3      	bpl.n	80022d2 <ADC_Disable+0x56>
 80022ea:	e7d8      	b.n	800229e <ADC_Disable+0x22>
 80022ec:	7fffffc0 	.word	0x7fffffc0

080022f0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80022f0:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80022f2:	4a4f      	ldr	r2, [pc, #316]	@ (8002430 <ADC_ConfigureBoostMode+0x140>)
{
 80022f4:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80022f6:	6803      	ldr	r3, [r0, #0]
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d024      	beq.n	8002346 <ADC_ConfigureBoostMode+0x56>
 80022fc:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8002300:	4293      	cmp	r3, r2
 8002302:	d020      	beq.n	8002346 <ADC_ConfigureBoostMode+0x56>
 8002304:	4b4b      	ldr	r3, [pc, #300]	@ (8002434 <ADC_ConfigureBoostMode+0x144>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 800230c:	d020      	beq.n	8002350 <ADC_ConfigureBoostMode+0x60>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800230e:	f002 fcdd 	bl	8004ccc <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8002312:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8002314:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8002316:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800231a:	d06d      	beq.n	80023f8 <ADC_ConfigureBoostMode+0x108>
 800231c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002320:	d072      	beq.n	8002408 <ADC_ConfigureBoostMode+0x118>
 8002322:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002326:	d067      	beq.n	80023f8 <ADC_ConfigureBoostMode+0x108>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002328:	f7ff fb24 	bl	8001974 <HAL_GetREVID>
 800232c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002330:	4298      	cmp	r0, r3
 8002332:	d82d      	bhi.n	8002390 <ADC_ConfigureBoostMode+0xa0>
  {
    if (freq > 20000000UL)
 8002334:	4a40      	ldr	r2, [pc, #256]	@ (8002438 <ADC_ConfigureBoostMode+0x148>)
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002336:	6823      	ldr	r3, [r4, #0]
    if (freq > 20000000UL)
 8002338:	4295      	cmp	r5, r2
 800233a:	d947      	bls.n	80023cc <ADC_ConfigureBoostMode+0xdc>
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002342:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002344:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002346:	4b3d      	ldr	r3, [pc, #244]	@ (800243c <ADC_ConfigureBoostMode+0x14c>)
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 800234e:	d1de      	bne.n	800230e <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002350:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002354:	2100      	movs	r1, #0
 8002356:	f003 ff33 	bl	80061c0 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800235a:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800235c:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 800235e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002362:	d04d      	beq.n	8002400 <ADC_ConfigureBoostMode+0x110>
 8002364:	d825      	bhi.n	80023b2 <ADC_ConfigureBoostMode+0xc2>
 8002366:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800236a:	d04b      	beq.n	8002404 <ADC_ConfigureBoostMode+0x114>
 800236c:	d84e      	bhi.n	800240c <ADC_ConfigureBoostMode+0x11c>
 800236e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002372:	d008      	beq.n	8002386 <ADC_ConfigureBoostMode+0x96>
 8002374:	d855      	bhi.n	8002422 <ADC_ConfigureBoostMode+0x132>
 8002376:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800237a:	d004      	beq.n	8002386 <ADC_ConfigureBoostMode+0x96>
 800237c:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8002380:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 8002384:	d1d0      	bne.n	8002328 <ADC_ConfigureBoostMode+0x38>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002386:	0c9b      	lsrs	r3, r3, #18
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 800238e:	e7cb      	b.n	8002328 <ADC_ConfigureBoostMode+0x38>
    if (freq <= 6250000UL)
 8002390:	4a2b      	ldr	r2, [pc, #172]	@ (8002440 <ADC_ConfigureBoostMode+0x150>)
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002392:	6823      	ldr	r3, [r4, #0]
    if (freq <= 6250000UL)
 8002394:	4295      	cmp	r5, r2
 8002396:	d923      	bls.n	80023e0 <ADC_ConfigureBoostMode+0xf0>
    else if (freq <= 12500000UL)
 8002398:	4a2a      	ldr	r2, [pc, #168]	@ (8002444 <ADC_ConfigureBoostMode+0x154>)
 800239a:	4295      	cmp	r5, r2
 800239c:	d925      	bls.n	80023ea <ADC_ConfigureBoostMode+0xfa>
    else if (freq <= 25000000UL)
 800239e:	4a2a      	ldr	r2, [pc, #168]	@ (8002448 <ADC_ConfigureBoostMode+0x158>)
 80023a0:	4295      	cmp	r5, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80023a2:	689a      	ldr	r2, [r3, #8]
    else if (freq <= 25000000UL)
 80023a4:	d839      	bhi.n	800241a <ADC_ConfigureBoostMode+0x12a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80023a6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80023aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023ae:	609a      	str	r2, [r3, #8]
}
 80023b0:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 80023b2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80023b6:	d02e      	beq.n	8002416 <ADC_ConfigureBoostMode+0x126>
 80023b8:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80023bc:	d1b4      	bne.n	8002328 <ADC_ConfigureBoostMode+0x38>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80023be:	f7ff fad9 	bl	8001974 <HAL_GetREVID>
 80023c2:	f241 0303 	movw	r3, #4099	@ 0x1003
 80023c6:	4298      	cmp	r0, r3
 80023c8:	d805      	bhi.n	80023d6 <ADC_ConfigureBoostMode+0xe6>
 80023ca:	6823      	ldr	r3, [r4, #0]
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023d2:	609a      	str	r2, [r3, #8]
}
 80023d4:	bd38      	pop	{r3, r4, r5, pc}
    if (freq <= 6250000UL)
 80023d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002440 <ADC_ConfigureBoostMode+0x150>)
 80023d8:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 80023dc:	6823      	ldr	r3, [r4, #0]
 80023de:	d304      	bcc.n	80023ea <ADC_ConfigureBoostMode+0xfa>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80023e6:	609a      	str	r2, [r3, #8]
}
 80023e8:	bd38      	pop	{r3, r4, r5, pc}
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80023f0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023f4:	609a      	str	r2, [r3, #8]
}
 80023f6:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80023f8:	0c1b      	lsrs	r3, r3, #16
 80023fa:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 80023fe:	e793      	b.n	8002328 <ADC_ConfigureBoostMode+0x38>
        freq /= 64UL;
 8002400:	0985      	lsrs	r5, r0, #6
        break;
 8002402:	e791      	b.n	8002328 <ADC_ConfigureBoostMode+0x38>
        freq /= 16UL;
 8002404:	0905      	lsrs	r5, r0, #4
        break;
 8002406:	e78f      	b.n	8002328 <ADC_ConfigureBoostMode+0x38>
        freq /= 4UL;
 8002408:	0885      	lsrs	r5, r0, #2
        break;
 800240a:	e78d      	b.n	8002328 <ADC_ConfigureBoostMode+0x38>
    switch (hadc->Init.ClockPrescaler)
 800240c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002410:	d18a      	bne.n	8002328 <ADC_ConfigureBoostMode+0x38>
        freq /= 32UL;
 8002412:	0945      	lsrs	r5, r0, #5
        break;
 8002414:	e788      	b.n	8002328 <ADC_ConfigureBoostMode+0x38>
        freq /= 128UL;
 8002416:	09c5      	lsrs	r5, r0, #7
        break;
 8002418:	e786      	b.n	8002328 <ADC_ConfigureBoostMode+0x38>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800241a:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800241e:	609a      	str	r2, [r3, #8]
}
 8002420:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 8002422:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002426:	d0ae      	beq.n	8002386 <ADC_ConfigureBoostMode+0x96>
 8002428:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800242c:	d0ab      	beq.n	8002386 <ADC_ConfigureBoostMode+0x96>
 800242e:	e77b      	b.n	8002328 <ADC_ConfigureBoostMode+0x38>
 8002430:	40022000 	.word	0x40022000
 8002434:	58026300 	.word	0x58026300
 8002438:	01312d00 	.word	0x01312d00
 800243c:	40022300 	.word	0x40022300
 8002440:	00bebc21 	.word	0x00bebc21
 8002444:	017d7841 	.word	0x017d7841
 8002448:	02faf081 	.word	0x02faf081

0800244c <HAL_ADC_Init>:
{
 800244c:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 800244e:	2300      	movs	r3, #0
{
 8002450:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8002452:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8002454:	2800      	cmp	r0, #0
 8002456:	f000 80a9 	beq.w	80025ac <HAL_ADC_Init+0x160>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800245a:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 800245c:	4604      	mov	r4, r0
 800245e:	2d00      	cmp	r5, #0
 8002460:	f000 80aa 	beq.w	80025b8 <HAL_ADC_Init+0x16c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002464:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002466:	6893      	ldr	r3, [r2, #8]
 8002468:	009d      	lsls	r5, r3, #2
 800246a:	d503      	bpl.n	8002474 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800246c:	6891      	ldr	r1, [r2, #8]
 800246e:	4b71      	ldr	r3, [pc, #452]	@ (8002634 <HAL_ADC_Init+0x1e8>)
 8002470:	400b      	ands	r3, r1
 8002472:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002474:	6893      	ldr	r3, [r2, #8]
 8002476:	00d8      	lsls	r0, r3, #3
 8002478:	d416      	bmi.n	80024a8 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800247a:	4b6f      	ldr	r3, [pc, #444]	@ (8002638 <HAL_ADC_Init+0x1ec>)
 800247c:	496f      	ldr	r1, [pc, #444]	@ (800263c <HAL_ADC_Init+0x1f0>)
 800247e:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8002480:	6890      	ldr	r0, [r2, #8]
 8002482:	099b      	lsrs	r3, r3, #6
 8002484:	fba1 1303 	umull	r1, r3, r1, r3
 8002488:	496d      	ldr	r1, [pc, #436]	@ (8002640 <HAL_ADC_Init+0x1f4>)
 800248a:	099b      	lsrs	r3, r3, #6
 800248c:	4001      	ands	r1, r0
 800248e:	3301      	adds	r3, #1
 8002490:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8002494:	6091      	str	r1, [r2, #8]
 8002496:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002498:	9b01      	ldr	r3, [sp, #4]
 800249a:	b12b      	cbz	r3, 80024a8 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 800249c:	9b01      	ldr	r3, [sp, #4]
 800249e:	3b01      	subs	r3, #1
 80024a0:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80024a2:	9b01      	ldr	r3, [sp, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1f9      	bne.n	800249c <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024a8:	6893      	ldr	r3, [r2, #8]
 80024aa:	00d9      	lsls	r1, r3, #3
 80024ac:	f100 8082 	bmi.w	80025b4 <HAL_ADC_Init+0x168>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 80024b2:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b4:	f043 0310 	orr.w	r3, r3, #16
 80024b8:	6563      	str	r3, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80024bc:	432b      	orrs	r3, r5
 80024be:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024c0:	6893      	ldr	r3, [r2, #8]
 80024c2:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024c6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80024c8:	d16c      	bne.n	80025a4 <HAL_ADC_Init+0x158>
 80024ca:	06db      	lsls	r3, r3, #27
 80024cc:	d46a      	bmi.n	80025a4 <HAL_ADC_Init+0x158>
    ADC_STATE_CLR_SET(hadc->State,
 80024ce:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80024d0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80024d4:	f043 0302 	orr.w	r3, r3, #2
 80024d8:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024da:	6893      	ldr	r3, [r2, #8]
 80024dc:	07de      	lsls	r6, r3, #31
 80024de:	d40c      	bmi.n	80024fa <HAL_ADC_Init+0xae>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024e0:	4b58      	ldr	r3, [pc, #352]	@ (8002644 <HAL_ADC_Init+0x1f8>)
 80024e2:	429a      	cmp	r2, r3
 80024e4:	f000 8081 	beq.w	80025ea <HAL_ADC_Init+0x19e>
 80024e8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d07c      	beq.n	80025ea <HAL_ADC_Init+0x19e>
 80024f0:	4b55      	ldr	r3, [pc, #340]	@ (8002648 <HAL_ADC_Init+0x1fc>)
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	07d9      	lsls	r1, r3, #31
 80024f6:	f140 808a 	bpl.w	800260e <HAL_ADC_Init+0x1c2>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80024fa:	f7ff fa3b 	bl	8001974 <HAL_GetREVID>
 80024fe:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002502:	68a1      	ldr	r1, [r4, #8]
 8002504:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002506:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002508:	d85c      	bhi.n	80025c4 <HAL_ADC_Init+0x178>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800250a:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800250e:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002510:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002512:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8002516:	4302      	orrs	r2, r0
 8002518:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800251a:	2b01      	cmp	r3, #1
 800251c:	d103      	bne.n	8002526 <HAL_ADC_Init+0xda>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800251e:	6a23      	ldr	r3, [r4, #32]
 8002520:	3b01      	subs	r3, #1
 8002522:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002526:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002528:	b123      	cbz	r3, 8002534 <HAL_ADC_Init+0xe8>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800252a:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800252e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002530:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002532:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002534:	6823      	ldr	r3, [r4, #0]
 8002536:	4945      	ldr	r1, [pc, #276]	@ (800264c <HAL_ADC_Init+0x200>)
 8002538:	68d8      	ldr	r0, [r3, #12]
 800253a:	4001      	ands	r1, r0
 800253c:	4311      	orrs	r1, r2
 800253e:	60d9      	str	r1, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002546:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002548:	d11c      	bne.n	8002584 <HAL_ADC_Init+0x138>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800254a:	0712      	lsls	r2, r2, #28
 800254c:	d41a      	bmi.n	8002584 <HAL_ADC_Init+0x138>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800254e:	68d8      	ldr	r0, [r3, #12]
 8002550:	4a3f      	ldr	r2, [pc, #252]	@ (8002650 <HAL_ADC_Init+0x204>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002552:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002554:	4002      	ands	r2, r0
 8002556:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 800255a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800255c:	430a      	orrs	r2, r1
 800255e:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 8002560:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8002564:	2a01      	cmp	r2, #1
 8002566:	d054      	beq.n	8002612 <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002568:	691a      	ldr	r2, [r3, #16]
 800256a:	f022 0201 	bic.w	r2, r2, #1
 800256e:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002570:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 8002572:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002574:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002576:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800257a:	430a      	orrs	r2, r1
 800257c:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800257e:	f7ff feb7 	bl	80022f0 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002582:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002584:	68e2      	ldr	r2, [r4, #12]
 8002586:	2a01      	cmp	r2, #1
 8002588:	d027      	beq.n	80025da <HAL_ADC_Init+0x18e>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800258a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800258c:	f022 020f 	bic.w	r2, r2, #15
 8002590:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002592:	6d63      	ldr	r3, [r4, #84]	@ 0x54
}
 8002594:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002596:	f023 0303 	bic.w	r3, r3, #3
 800259a:	f043 0301 	orr.w	r3, r3, #1
 800259e:	6563      	str	r3, [r4, #84]	@ 0x54
}
 80025a0:	b002      	add	sp, #8
 80025a2:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80025a6:	f043 0310 	orr.w	r3, r3, #16
 80025aa:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 80025ac:	2501      	movs	r5, #1
}
 80025ae:	4628      	mov	r0, r5
 80025b0:	b002      	add	sp, #8
 80025b2:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025b4:	2500      	movs	r5, #0
 80025b6:	e783      	b.n	80024c0 <HAL_ADC_Init+0x74>
    HAL_ADC_MspInit(hadc);
 80025b8:	f7fe fe30 	bl	800121c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80025bc:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 80025be:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 80025c2:	e74f      	b.n	8002464 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80025c4:	2910      	cmp	r1, #16
 80025c6:	d1a0      	bne.n	800250a <HAL_ADC_Init+0xbe>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025c8:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025ca:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025cc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80025d0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80025d2:	430a      	orrs	r2, r1
 80025d4:	f042 021c 	orr.w	r2, r2, #28
 80025d8:	e79f      	b.n	800251a <HAL_ADC_Init+0xce>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025da:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80025dc:	69a2      	ldr	r2, [r4, #24]
 80025de:	f021 010f 	bic.w	r1, r1, #15
 80025e2:	3a01      	subs	r2, #1
 80025e4:	430a      	orrs	r2, r1
 80025e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80025e8:	e7d3      	b.n	8002592 <HAL_ADC_Init+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025ea:	4b16      	ldr	r3, [pc, #88]	@ (8002644 <HAL_ADC_Init+0x1f8>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f013 0f01 	tst.w	r3, #1
 80025f2:	4b18      	ldr	r3, [pc, #96]	@ (8002654 <HAL_ADC_Init+0x208>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	d180      	bne.n	80024fa <HAL_ADC_Init+0xae>
 80025f8:	07d8      	lsls	r0, r3, #31
 80025fa:	f53f af7e 	bmi.w	80024fa <HAL_ADC_Init+0xae>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80025fe:	4a16      	ldr	r2, [pc, #88]	@ (8002658 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002600:	6893      	ldr	r3, [r2, #8]
 8002602:	6861      	ldr	r1, [r4, #4]
 8002604:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8002608:	430b      	orrs	r3, r1
 800260a:	6093      	str	r3, [r2, #8]
}
 800260c:	e775      	b.n	80024fa <HAL_ADC_Init+0xae>
 800260e:	4a13      	ldr	r2, [pc, #76]	@ (800265c <HAL_ADC_Init+0x210>)
 8002610:	e7f6      	b.n	8002600 <HAL_ADC_Init+0x1b4>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002612:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 8002616:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8002618:	3901      	subs	r1, #1
 800261a:	6918      	ldr	r0, [r3, #16]
 800261c:	4332      	orrs	r2, r6
 800261e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002622:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002624:	430a      	orrs	r2, r1
 8002626:	490e      	ldr	r1, [pc, #56]	@ (8002660 <HAL_ADC_Init+0x214>)
 8002628:	4001      	ands	r1, r0
 800262a:	430a      	orrs	r2, r1
 800262c:	f042 0201 	orr.w	r2, r2, #1
 8002630:	611a      	str	r2, [r3, #16]
 8002632:	e79d      	b.n	8002570 <HAL_ADC_Init+0x124>
 8002634:	5fffffc0 	.word	0x5fffffc0
 8002638:	24000004 	.word	0x24000004
 800263c:	053e2d63 	.word	0x053e2d63
 8002640:	6fffffc0 	.word	0x6fffffc0
 8002644:	40022000 	.word	0x40022000
 8002648:	58026000 	.word	0x58026000
 800264c:	fff0c003 	.word	0xfff0c003
 8002650:	ffffbffc 	.word	0xffffbffc
 8002654:	40022100 	.word	0x40022100
 8002658:	40022300 	.word	0x40022300
 800265c:	58026300 	.word	0x58026300
 8002660:	fc00f81e 	.word	0xfc00f81e

08002664 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8002664:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002666:	2300      	movs	r3, #0
{
 8002668:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 800266a:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800266c:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8002670:	2b01      	cmp	r3, #1
 8002672:	d040      	beq.n	80026f6 <HAL_ADCEx_Calibration_Start+0x92>
 8002674:	2301      	movs	r3, #1
 8002676:	4604      	mov	r4, r0
 8002678:	460e      	mov	r6, r1
 800267a:	4615      	mov	r5, r2
 800267c:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002680:	f7ff fdfc 	bl	800227c <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002684:	b9e8      	cbnz	r0, 80026c2 <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002686:	6d67      	ldr	r7, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 8002688:	f005 4280 	and.w	r2, r5, #1073741824	@ 0x40000000
 800268c:	4b1b      	ldr	r3, [pc, #108]	@ (80026fc <HAL_ADCEx_Calibration_Start+0x98>)
 800268e:	f406 3180 	and.w	r1, r6, #65536	@ 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8002692:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8002694:	403b      	ands	r3, r7
 8002696:	f043 0302 	orr.w	r3, r3, #2
 800269a:	6563      	str	r3, [r4, #84]	@ 0x54
 800269c:	4b18      	ldr	r3, [pc, #96]	@ (8002700 <HAL_ADCEx_Calibration_Start+0x9c>)
 800269e:	68ae      	ldr	r6, [r5, #8]
 80026a0:	4033      	ands	r3, r6
 80026a2:	4313      	orrs	r3, r2
 80026a4:	430b      	orrs	r3, r1
 80026a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80026aa:	60ab      	str	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80026ac:	68ab      	ldr	r3, [r5, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80026ae:	4a15      	ldr	r2, [pc, #84]	@ (8002704 <HAL_ADCEx_Calibration_Start+0xa0>)
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	db0f      	blt.n	80026d4 <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026b4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80026b6:	f023 0303 	bic.w	r3, r3, #3
 80026ba:	f043 0301 	orr.w	r3, r3, #1
 80026be:	6563      	str	r3, [r4, #84]	@ 0x54
 80026c0:	e003      	b.n	80026ca <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026c2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80026c4:	f043 0310 	orr.w	r3, r3, #16
 80026c8:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ca:	2300      	movs	r3, #0
 80026cc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 80026d0:	b003      	add	sp, #12
 80026d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 80026d4:	9b01      	ldr	r3, [sp, #4]
 80026d6:	3301      	adds	r3, #1
 80026d8:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80026da:	9b01      	ldr	r3, [sp, #4]
 80026dc:	4293      	cmp	r3, r2
 80026de:	d3e5      	bcc.n	80026ac <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 80026e0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 80026e2:	2200      	movs	r2, #0
        return HAL_ERROR;
 80026e4:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 80026e6:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 80026ea:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
        ADC_STATE_CLR_SET(hadc->State,
 80026ee:	f043 0310 	orr.w	r3, r3, #16
 80026f2:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_ERROR;
 80026f4:	e7ec      	b.n	80026d0 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 80026f6:	2002      	movs	r0, #2
}
 80026f8:	b003      	add	sp, #12
 80026fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026fc:	ffffeefd 	.word	0xffffeefd
 8002700:	3ffeffc0 	.word	0x3ffeffc0
 8002704:	25c3f800 	.word	0x25c3f800

08002708 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop

0800270c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            and if a new injected context is set when queue is full (maximum 2
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop

08002710 <HAL_ADCEx_LevelOutOfWindow2Callback>:
/**
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop

08002714 <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop

08002718 <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop

0800271c <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800271c:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8002720:	2a01      	cmp	r2, #1
 8002722:	d035      	beq.n	8002790 <HAL_ADCEx_MultiModeConfigChannel+0x74>
 8002724:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002726:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8002728:	2001      	movs	r0, #1
{
 800272a:	b4f0      	push	{r4, r5, r6, r7}
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800272c:	4d28      	ldr	r5, [pc, #160]	@ (80027d0 <HAL_ADCEx_MultiModeConfigChannel+0xb4>)
{
 800272e:	b09a      	sub	sp, #104	@ 0x68
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002730:	681c      	ldr	r4, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002732:	9216      	str	r2, [sp, #88]	@ 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002734:	42ac      	cmp	r4, r5
  __HAL_LOCK(hadc);
 8002736:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800273a:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800273c:	d008      	beq.n	8002750 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800273e:	6d59      	ldr	r1, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002740:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002744:	f041 0120 	orr.w	r1, r1, #32
 8002748:	6559      	str	r1, [r3, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800274a:	b01a      	add	sp, #104	@ 0x68
 800274c:	bcf0      	pop	{r4, r5, r6, r7}
 800274e:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002750:	4a20      	ldr	r2, [pc, #128]	@ (80027d4 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8002752:	6890      	ldr	r0, [r2, #8]
 8002754:	0740      	lsls	r0, r0, #29
 8002756:	d50b      	bpl.n	8002770 <HAL_ADCEx_MultiModeConfigChannel+0x54>
 8002758:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800275a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 800275c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800275e:	f042 0220 	orr.w	r2, r2, #32
 8002762:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 800276a:	b01a      	add	sp, #104	@ 0x68
 800276c:	bcf0      	pop	{r4, r5, r6, r7}
 800276e:	4770      	bx	lr
 8002770:	68a0      	ldr	r0, [r4, #8]
 8002772:	0745      	lsls	r5, r0, #29
 8002774:	d4f1      	bmi.n	800275a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002776:	6808      	ldr	r0, [r1, #0]
 8002778:	b9a0      	cbnz	r0, 80027a4 <HAL_ADCEx_MultiModeConfigChannel+0x88>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800277a:	4917      	ldr	r1, [pc, #92]	@ (80027d8 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 800277c:	6888      	ldr	r0, [r1, #8]
 800277e:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 8002782:	6088      	str	r0, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002784:	68a0      	ldr	r0, [r4, #8]
 8002786:	07c0      	lsls	r0, r0, #31
 8002788:	d504      	bpl.n	8002794 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 800278a:	6892      	ldr	r2, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800278c:	2000      	movs	r0, #0
 800278e:	e7e9      	b.n	8002764 <HAL_ADCEx_MultiModeConfigChannel+0x48>
  __HAL_LOCK(hadc);
 8002790:	2002      	movs	r0, #2
}
 8002792:	4770      	bx	lr
 8002794:	6892      	ldr	r2, [r2, #8]
 8002796:	07d5      	lsls	r5, r2, #31
 8002798:	d4f8      	bmi.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x70>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800279a:	6888      	ldr	r0, [r1, #8]
 800279c:	4a0f      	ldr	r2, [pc, #60]	@ (80027dc <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 800279e:	4002      	ands	r2, r0
 80027a0:	608a      	str	r2, [r1, #8]
 80027a2:	e7f3      	b.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x70>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80027a4:	4e0c      	ldr	r6, [pc, #48]	@ (80027d8 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 80027a6:	684f      	ldr	r7, [r1, #4]
 80027a8:	68b5      	ldr	r5, [r6, #8]
 80027aa:	f425 4540 	bic.w	r5, r5, #49152	@ 0xc000
 80027ae:	433d      	orrs	r5, r7
 80027b0:	60b5      	str	r5, [r6, #8]
 80027b2:	68a4      	ldr	r4, [r4, #8]
 80027b4:	07e4      	lsls	r4, r4, #31
 80027b6:	d4e8      	bmi.n	800278a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80027b8:	6892      	ldr	r2, [r2, #8]
 80027ba:	07d7      	lsls	r7, r2, #31
 80027bc:	d4e6      	bmi.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x70>
        MODIFY_REG(tmpADC_Common->CCR,
 80027be:	688a      	ldr	r2, [r1, #8]
 80027c0:	68b4      	ldr	r4, [r6, #8]
 80027c2:	4310      	orrs	r0, r2
 80027c4:	4a05      	ldr	r2, [pc, #20]	@ (80027dc <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 80027c6:	4022      	ands	r2, r4
 80027c8:	4310      	orrs	r0, r2
 80027ca:	60b0      	str	r0, [r6, #8]
 80027cc:	e7de      	b.n	800278c <HAL_ADCEx_MultiModeConfigChannel+0x70>
 80027ce:	bf00      	nop
 80027d0:	40022000 	.word	0x40022000
 80027d4:	40022100 	.word	0x40022100
 80027d8:	40022300 	.word	0x40022300
 80027dc:	fffff0e0 	.word	0xfffff0e0

080027e0 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027e0:	4906      	ldr	r1, [pc, #24]	@ (80027fc <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027e2:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e6:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80027e8:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027ea:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027ec:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027f0:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027f4:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 80027f6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80027f8:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80027fa:	4770      	bx	lr
 80027fc:	e000ed00 	.word	0xe000ed00
 8002800:	05fa0000 	.word	0x05fa0000

08002804 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002804:	4b1a      	ldr	r3, [pc, #104]	@ (8002870 <HAL_NVIC_SetPriority+0x6c>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800280c:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800280e:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002812:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002816:	f1be 0f04 	cmp.w	lr, #4
 800281a:	bf28      	it	cs
 800281c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002820:	f1bc 0f06 	cmp.w	ip, #6
 8002824:	d91a      	bls.n	800285c <HAL_NVIC_SetPriority+0x58>
 8002826:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800282a:	f04f 33ff 	mov.w	r3, #4294967295
 800282e:	fa03 f30c 	lsl.w	r3, r3, ip
 8002832:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002836:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 800283a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	fa03 f30e 	lsl.w	r3, r3, lr
 8002840:	ea21 0303 	bic.w	r3, r1, r3
 8002844:	fa03 f30c 	lsl.w	r3, r3, ip
 8002848:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800284c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002850:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8002852:	db06      	blt.n	8002862 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002854:	4a07      	ldr	r2, [pc, #28]	@ (8002874 <HAL_NVIC_SetPriority+0x70>)
 8002856:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002858:	f85d fb04 	ldr.w	pc, [sp], #4
 800285c:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800285e:	4694      	mov	ip, r2
 8002860:	e7e9      	b.n	8002836 <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002862:	f000 000f 	and.w	r0, r0, #15
 8002866:	4a04      	ldr	r2, [pc, #16]	@ (8002878 <HAL_NVIC_SetPriority+0x74>)
 8002868:	5413      	strb	r3, [r2, r0]
 800286a:	f85d fb04 	ldr.w	pc, [sp], #4
 800286e:	bf00      	nop
 8002870:	e000ed00 	.word	0xe000ed00
 8002874:	e000e400 	.word	0xe000e400
 8002878:	e000ed14 	.word	0xe000ed14

0800287c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800287c:	2800      	cmp	r0, #0
 800287e:	db07      	blt.n	8002890 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002880:	2301      	movs	r3, #1
 8002882:	f000 011f 	and.w	r1, r0, #31
 8002886:	4a03      	ldr	r2, [pc, #12]	@ (8002894 <HAL_NVIC_EnableIRQ+0x18>)
 8002888:	0940      	lsrs	r0, r0, #5
 800288a:	408b      	lsls	r3, r1
 800288c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	e000e100 	.word	0xe000e100

08002898 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002898:	1e43      	subs	r3, r0, #1
 800289a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800289e:	d301      	bcc.n	80028a4 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028a0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80028a2:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028a4:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028a8:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028aa:	4905      	ldr	r1, [pc, #20]	@ (80028c0 <HAL_SYSTICK_Config+0x28>)
 80028ac:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028b0:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028b2:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b4:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028b8:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028ba:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 80028c4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80028c8:	4b04      	ldr	r3, [pc, #16]	@ (80028dc <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80028ca:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80028cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028ce:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80028d2:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 80028d4:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	e000ed00 	.word	0xe000ed00

080028e0 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80028e0:	4b06      	ldr	r3, [pc, #24]	@ (80028fc <HAL_MPU_Enable+0x1c>)
 80028e2:	f040 0001 	orr.w	r0, r0, #1
 80028e6:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80028ea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028ec:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80028f0:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80028f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80028f6:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80028fa:	4770      	bx	lr
 80028fc:	e000ed00 	.word	0xe000ed00

08002900 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002900:	4a16      	ldr	r2, [pc, #88]	@ (800295c <HAL_MPU_ConfigRegion+0x5c>)
 8002902:	7843      	ldrb	r3, [r0, #1]
 8002904:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002908:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 800290c:	f023 0301 	bic.w	r3, r3, #1
 8002910:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002914:	6843      	ldr	r3, [r0, #4]
 8002916:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800291a:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800291c:	f890 c00c 	ldrb.w	ip, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002920:	061b      	lsls	r3, r3, #24
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002922:	7801      	ldrb	r1, [r0, #0]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002924:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002928:	f890 c00a 	ldrb.w	ip, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800292c:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800292e:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002930:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002934:	f890 c00e 	ldrb.w	ip, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002938:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800293c:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800293e:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002942:	f890 c009 	ldrb.w	ip, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002946:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800294a:	7a01      	ldrb	r1, [r0, #8]
 800294c:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8002950:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002954:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8002958:	4770      	bx	lr
 800295a:	bf00      	nop
 800295c:	e000ed00 	.word	0xe000ed00

08002960 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002960:	b188      	cbz	r0, 8002986 <HAL_DAC_Init+0x26>
{
 8002962:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002964:	7903      	ldrb	r3, [r0, #4]
 8002966:	4604      	mov	r4, r0
 8002968:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800296c:	b13b      	cbz	r3, 800297e <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800296e:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002970:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002972:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002974:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8002976:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002978:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800297a:	7122      	strb	r2, [r4, #4]
}
 800297c:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800297e:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8002980:	f7fe fcc6 	bl	8001310 <HAL_DAC_MspInit>
 8002984:	e7f3      	b.n	800296e <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8002986:	2001      	movs	r0, #1
}
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop

0800298c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800298c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800298e:	9f06      	ldr	r7, [sp, #24]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002990:	2800      	cmp	r0, #0
 8002992:	d05e      	beq.n	8002a52 <HAL_DAC_Start_DMA+0xc6>
 8002994:	460e      	mov	r6, r1
 8002996:	4611      	mov	r1, r2
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002998:	7942      	ldrb	r2, [r0, #5]
 800299a:	4604      	mov	r4, r0
 800299c:	2a01      	cmp	r2, #1
 800299e:	d060      	beq.n	8002a62 <HAL_DAC_Start_DMA+0xd6>
 80029a0:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80029a2:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hdac);
 80029a4:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 80029a6:	2202      	movs	r2, #2
 80029a8:	7102      	strb	r2, [r0, #4]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80029aa:	682a      	ldr	r2, [r5, #0]
  if (Channel == DAC_CHANNEL_1)
 80029ac:	bb3e      	cbnz	r6, 80029fe <HAL_DAC_Start_DMA+0x72>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80029ae:	6880      	ldr	r0, [r0, #8]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80029b0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80029b4:	f8df c0b0 	ldr.w	ip, [pc, #176]	@ 8002a68 <HAL_DAC_Start_DMA+0xdc>
 80029b8:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80029bc:	f8df c0ac 	ldr.w	ip, [pc, #172]	@ 8002a6c <HAL_DAC_Start_DMA+0xe0>
 80029c0:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80029c4:	f8df c0a8 	ldr.w	ip, [pc, #168]	@ 8002a70 <HAL_DAC_Start_DMA+0xe4>
 80029c8:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80029cc:	602a      	str	r2, [r5, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80029ce:	2f00      	cmp	r7, #0
 80029d0:	d044      	beq.n	8002a5c <HAL_DAC_Start_DMA+0xd0>
 80029d2:	2f04      	cmp	r7, #4
 80029d4:	d137      	bne.n	8002a46 <HAL_DAC_Start_DMA+0xba>
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
        break;
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80029d6:	f105 020c 	add.w	r2, r5, #12
  }

  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80029da:	682f      	ldr	r7, [r5, #0]
 80029dc:	f447 5700 	orr.w	r7, r7, #8192	@ 0x2000
 80029e0:	602f      	str	r7, [r5, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80029e2:	f000 fce7 	bl	80033b4 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80029e6:	2300      	movs	r3, #0
 80029e8:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 80029ea:	bb38      	cbnz	r0, 8002a3c <HAL_DAC_Start_DMA+0xb0>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80029ec:	6822      	ldr	r2, [r4, #0]
 80029ee:	f006 0110 	and.w	r1, r6, #16
 80029f2:	2301      	movs	r3, #1
 80029f4:	6814      	ldr	r4, [r2, #0]
 80029f6:	408b      	lsls	r3, r1
 80029f8:	4323      	orrs	r3, r4
 80029fa:	6013      	str	r3, [r2, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 80029fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80029fe:	68c0      	ldr	r0, [r0, #12]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002a00:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002a04:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 8002a74 <HAL_DAC_Start_DMA+0xe8>
 8002a08:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002a0c:	f8df c068 	ldr.w	ip, [pc, #104]	@ 8002a78 <HAL_DAC_Start_DMA+0xec>
 8002a10:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002a14:	f8df c064 	ldr.w	ip, [pc, #100]	@ 8002a7c <HAL_DAC_Start_DMA+0xf0>
 8002a18:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002a1c:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 8002a1e:	b1d7      	cbz	r7, 8002a56 <HAL_DAC_Start_DMA+0xca>
 8002a20:	2f04      	cmp	r7, #4
 8002a22:	d113      	bne.n	8002a4c <HAL_DAC_Start_DMA+0xc0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002a24:	f105 0218 	add.w	r2, r5, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002a28:	682f      	ldr	r7, [r5, #0]
 8002a2a:	f047 5700 	orr.w	r7, r7, #536870912	@ 0x20000000
 8002a2e:	602f      	str	r7, [r5, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002a30:	f000 fcc0 	bl	80033b4 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8002a34:	2300      	movs	r3, #0
 8002a36:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8002a38:	2800      	cmp	r0, #0
 8002a3a:	d0d7      	beq.n	80029ec <HAL_DAC_Start_DMA+0x60>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002a3c:	6923      	ldr	r3, [r4, #16]
 8002a3e:	f043 0304 	orr.w	r3, r3, #4
 8002a42:	6123      	str	r3, [r4, #16]
}
 8002a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002a46:	f105 0210 	add.w	r2, r5, #16
  if (Channel == DAC_CHANNEL_1)
 8002a4a:	e7c6      	b.n	80029da <HAL_DAC_Start_DMA+0x4e>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002a4c:	f105 021c 	add.w	r2, r5, #28
  if (Channel == DAC_CHANNEL_1)
 8002a50:	e7ea      	b.n	8002a28 <HAL_DAC_Start_DMA+0x9c>
    return HAL_ERROR;
 8002a52:	2001      	movs	r0, #1
}
 8002a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002a56:	f105 0214 	add.w	r2, r5, #20
  if (Channel == DAC_CHANNEL_1)
 8002a5a:	e7e5      	b.n	8002a28 <HAL_DAC_Start_DMA+0x9c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002a5c:	f105 0208 	add.w	r2, r5, #8
  if (Channel == DAC_CHANNEL_1)
 8002a60:	e7bb      	b.n	80029da <HAL_DAC_Start_DMA+0x4e>
  __HAL_LOCK(hdac);
 8002a62:	2002      	movs	r0, #2
}
 8002a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a66:	bf00      	nop
 8002a68:	08002a85 	.word	0x08002a85
 8002a6c:	08002a99 	.word	0x08002a99
 8002a70:	08002aa9 	.word	0x08002aa9
 8002a74:	08002c81 	.word	0x08002c81
 8002a78:	08002c95 	.word	0x08002c95
 8002a7c:	08002ca5 	.word	0x08002ca5

08002a80 <HAL_DAC_ConvCpltCallbackCh1>:
  * @brief  Conversion complete callback in non-blocking mode for Channel1
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop

08002a84 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002a84:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a86:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002a88:	4620      	mov	r0, r4
 8002a8a:	f7ff fff9 	bl	8002a80 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	7123      	strb	r3, [r4, #4]
}
 8002a92:	bd10      	pop	{r4, pc}

08002a94 <HAL_DAC_ConvHalfCpltCallbackCh1>:
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop

08002a98 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002a98:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8002a9a:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002a9c:	f7ff fffa 	bl	8002a94 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002aa0:	bd08      	pop	{r3, pc}
 8002aa2:	bf00      	nop

08002aa4 <HAL_DAC_ErrorCallbackCh1>:
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop

08002aa8 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002aa8:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aaa:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002aac:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002aae:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002ab0:	f043 0304 	orr.w	r3, r3, #4
 8002ab4:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002ab6:	f7ff fff5 	bl	8002aa4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002aba:	2301      	movs	r3, #1
 8002abc:	7123      	strb	r3, [r4, #4]
}
 8002abe:	bd10      	pop	{r4, pc}

08002ac0 <HAL_DAC_DMAUnderrunCallbackCh1>:
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop

08002ac4 <HAL_DAC_IRQHandler>:
  uint32_t itsource = hdac->Instance->CR;
 8002ac4:	6803      	ldr	r3, [r0, #0]
{
 8002ac6:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = hdac->Instance->CR;
 8002ac8:	681d      	ldr	r5, [r3, #0]
{
 8002aca:	4604      	mov	r4, r0
  uint32_t itflag   = hdac->Instance->SR;
 8002acc:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8002ace:	04aa      	lsls	r2, r5, #18
 8002ad0:	d501      	bpl.n	8002ad6 <HAL_DAC_IRQHandler+0x12>
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8002ad2:	04b1      	lsls	r1, r6, #18
 8002ad4:	d417      	bmi.n	8002b06 <HAL_DAC_IRQHandler+0x42>
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8002ad6:	00aa      	lsls	r2, r5, #2
 8002ad8:	d501      	bpl.n	8002ade <HAL_DAC_IRQHandler+0x1a>
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8002ada:	00b3      	lsls	r3, r6, #2
 8002adc:	d400      	bmi.n	8002ae0 <HAL_DAC_IRQHandler+0x1c>
}
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8002ae0:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002ae2:	6823      	ldr	r3, [r4, #0]
 8002ae4:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002ae8:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8002aea:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002aec:	6922      	ldr	r2, [r4, #16]
 8002aee:	f042 0202 	orr.w	r2, r2, #2
 8002af2:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002af4:	6359      	str	r1, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
}
 8002afc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002b00:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002b02:	f000 b8db 	b.w	8002cbc <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8002b06:	2204      	movs	r2, #4
 8002b08:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002b0a:	6902      	ldr	r2, [r0, #16]
 8002b0c:	f042 0201 	orr.w	r2, r2, #1
 8002b10:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002b12:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002b16:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002b1e:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002b20:	f7ff ffce 	bl	8002ac0 <HAL_DAC_DMAUnderrunCallbackCh1>
 8002b24:	e7d7      	b.n	8002ad6 <HAL_DAC_IRQHandler+0x12>
 8002b26:	bf00      	nop

08002b28 <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 8002b28:	2800      	cmp	r0, #0
 8002b2a:	f000 8086 	beq.w	8002c3a <HAL_DAC_ConfigChannel+0x112>
{
 8002b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b32:	460d      	mov	r5, r1
  if ((hdac == NULL) || (sConfig == NULL))
 8002b34:	2900      	cmp	r1, #0
 8002b36:	d04d      	beq.n	8002bd4 <HAL_DAC_ConfigChannel+0xac>
  __HAL_LOCK(hdac);
 8002b38:	7943      	ldrb	r3, [r0, #5]
 8002b3a:	4604      	mov	r4, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8002b3c:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d079      	beq.n	8002c36 <HAL_DAC_ConfigChannel+0x10e>
 8002b42:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002b44:	2904      	cmp	r1, #4
 8002b46:	4616      	mov	r6, r2
  __HAL_LOCK(hdac);
 8002b48:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b4a:	f04f 0302 	mov.w	r3, #2
 8002b4e:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002b50:	d043      	beq.n	8002bda <HAL_DAC_ConfigChannel+0xb2>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002b52:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 8002b56:	6803      	ldr	r3, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002b58:	6928      	ldr	r0, [r5, #16]
 8002b5a:	2801      	cmp	r0, #1
 8002b5c:	d108      	bne.n	8002b70 <HAL_DAC_ConfigChannel+0x48>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002b5e:	201f      	movs	r0, #31
    tmpreg1 = hdac->Instance->CCR;
 8002b60:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002b62:	4090      	lsls	r0, r2
 8002b64:	ea26 0600 	bic.w	r6, r6, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b68:	6968      	ldr	r0, [r5, #20]
 8002b6a:	4090      	lsls	r0, r2
 8002b6c:	4330      	orrs	r0, r6
    hdac->Instance->CCR = tmpreg1;
 8002b6e:	6398      	str	r0, [r3, #56]	@ 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002b70:	2007      	movs	r0, #7
  tmpreg1 = hdac->Instance->MCR;
 8002b72:	6bde      	ldr	r6, [r3, #60]	@ 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002b74:	4090      	lsls	r0, r2
 8002b76:	ea26 0600 	bic.w	r6, r6, r0
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002b7a:	e9d5 7002 	ldrd	r7, r0, [r5, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002b7e:	2801      	cmp	r0, #1
 8002b80:	d055      	beq.n	8002c2e <HAL_DAC_ConfigChannel+0x106>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002b82:	2802      	cmp	r0, #2
 8002b84:	d055      	beq.n	8002c32 <HAL_DAC_ConfigChannel+0x10a>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002b86:	fab7 f087 	clz	r0, r7
 8002b8a:	0940      	lsrs	r0, r0, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002b8c:	4339      	orrs	r1, r7
 8002b8e:	4301      	orrs	r1, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b90:	6868      	ldr	r0, [r5, #4]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002b92:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b96:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b98:	4090      	lsls	r0, r2
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002b9a:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002b9c:	4331      	orrs	r1, r6
  hdac->State = HAL_DAC_STATE_READY;
 8002b9e:	2601      	movs	r6, #1
  hdac->Instance->MCR = tmpreg1;
 8002ba0:	63d9      	str	r1, [r3, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002ba2:	6819      	ldr	r1, [r3, #0]
 8002ba4:	ea21 0105 	bic.w	r1, r1, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002ba8:	f640 75fe 	movw	r5, #4094	@ 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002bac:	6019      	str	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002bae:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 8002bb0:	6819      	ldr	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002bb2:	ea21 0105 	bic.w	r1, r1, r5
  __HAL_UNLOCK(hdac);
 8002bb6:	2500      	movs	r5, #0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002bb8:	4301      	orrs	r1, r0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002bba:	20c0      	movs	r0, #192	@ 0xc0
  hdac->Instance->CR = tmpreg1;
 8002bbc:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002bbe:	fa00 f102 	lsl.w	r1, r0, r2
 8002bc2:	681a      	ldr	r2, [r3, #0]
  return status;
 8002bc4:	4628      	mov	r0, r5
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002bc6:	ea22 0201 	bic.w	r2, r2, r1
 8002bca:	601a      	str	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8002bcc:	7126      	strb	r6, [r4, #4]
  __HAL_UNLOCK(hdac);
 8002bce:	7165      	strb	r5, [r4, #5]
}
 8002bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002bd4:	2001      	movs	r0, #1
}
 8002bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8002bda:	f7fe fec5 	bl	8001968 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bde:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002be0:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8002be2:	b9be      	cbnz	r6, 8002c14 <HAL_DAC_ConfigChannel+0xec>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002be4:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8002c78 <HAL_DAC_ConfigChannel+0x150>
 8002be8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bea:	ea12 0f08 	tst.w	r2, r8
 8002bee:	d026      	beq.n	8002c3e <HAL_DAC_ConfigChannel+0x116>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002bf0:	f7fe feba 	bl	8001968 <HAL_GetTick>
 8002bf4:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bf6:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002bf8:	2801      	cmp	r0, #1
 8002bfa:	d9f5      	bls.n	8002be8 <HAL_DAC_ConfigChannel+0xc0>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002bfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bfe:	ea12 0f08 	tst.w	r2, r8
 8002c02:	d0f1      	beq.n	8002be8 <HAL_DAC_ConfigChannel+0xc0>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002c04:	6923      	ldr	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002c06:	2203      	movs	r2, #3
            return HAL_TIMEOUT;
 8002c08:	2003      	movs	r0, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002c0a:	f043 0308 	orr.w	r3, r3, #8
 8002c0e:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002c10:	7122      	strb	r2, [r4, #4]
            return HAL_TIMEOUT;
 8002c12:	e7dd      	b.n	8002bd0 <HAL_DAC_ConfigChannel+0xa8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c14:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c16:	2a00      	cmp	r2, #0
 8002c18:	da2a      	bge.n	8002c70 <HAL_DAC_ConfigChannel+0x148>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c1a:	f7fe fea5 	bl	8001968 <HAL_GetTick>
 8002c1e:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c20:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002c22:	2801      	cmp	r0, #1
 8002c24:	d9f6      	bls.n	8002c14 <HAL_DAC_ConfigChannel+0xec>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002c26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c28:	2a00      	cmp	r2, #0
 8002c2a:	daf3      	bge.n	8002c14 <HAL_DAC_ConfigChannel+0xec>
 8002c2c:	e7ea      	b.n	8002c04 <HAL_DAC_ConfigChannel+0xdc>
    connectOnChip = 0x00000000UL;
 8002c2e:	2000      	movs	r0, #0
 8002c30:	e7ac      	b.n	8002b8c <HAL_DAC_ConfigChannel+0x64>
    connectOnChip = DAC_MCR_MODE1_0;
 8002c32:	2001      	movs	r0, #1
 8002c34:	e7aa      	b.n	8002b8c <HAL_DAC_ConfigChannel+0x64>
  __HAL_LOCK(hdac);
 8002c36:	2002      	movs	r0, #2
 8002c38:	e7ca      	b.n	8002bd0 <HAL_DAC_ConfigChannel+0xa8>
    return HAL_ERROR;
 8002c3a:	2001      	movs	r0, #1
}
 8002c3c:	4770      	bx	lr
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c3e:	69aa      	ldr	r2, [r5, #24]
 8002c40:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002c42:	f006 0210 	and.w	r2, r6, #16
 8002c46:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 8002c4a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002c4c:	4090      	lsls	r0, r2
 8002c4e:	ea21 0100 	bic.w	r1, r1, r0
 8002c52:	69e8      	ldr	r0, [r5, #28]
 8002c54:	4090      	lsls	r0, r2
 8002c56:	4301      	orrs	r1, r0
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002c58:	20ff      	movs	r0, #255	@ 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002c5a:	6499      	str	r1, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002c5c:	4090      	lsls	r0, r2
 8002c5e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002c60:	ea21 0100 	bic.w	r1, r1, r0
 8002c64:	6a28      	ldr	r0, [r5, #32]
 8002c66:	4090      	lsls	r0, r2
 8002c68:	4301      	orrs	r1, r0
 8002c6a:	64d9      	str	r1, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002c6c:	6829      	ldr	r1, [r5, #0]
 8002c6e:	e773      	b.n	8002b58 <HAL_DAC_ConfigChannel+0x30>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002c70:	69aa      	ldr	r2, [r5, #24]
 8002c72:	645a      	str	r2, [r3, #68]	@ 0x44
 8002c74:	e7e5      	b.n	8002c42 <HAL_DAC_ConfigChannel+0x11a>
 8002c76:	bf00      	nop
 8002c78:	20008000 	.word	0x20008000

08002c7c <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop

08002c80 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002c80:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c82:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002c84:	4620      	mov	r0, r4
 8002c86:	f7ff fff9 	bl	8002c7c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	7123      	strb	r3, [r4, #4]
}
 8002c8e:	bd10      	pop	{r4, pc}

08002c90 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop

08002c94 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002c94:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8002c96:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002c98:	f7ff fffa 	bl	8002c90 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002c9c:	bd08      	pop	{r3, pc}
 8002c9e:	bf00      	nop

08002ca0 <HAL_DACEx_ErrorCallbackCh2>:
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop

08002ca4 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002ca4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ca6:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002ca8:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002caa:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002cac:	f043 0304 	orr.w	r3, r3, #4
 8002cb0:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002cb2:	f7ff fff5 	bl	8002ca0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	7123      	strb	r3, [r4, #4]
}
 8002cba:	bd10      	pop	{r4, pc}

08002cbc <HAL_DACEx_DMAUnderrunCallbackCh2>:
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop

08002cc0 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002cc0:	4936      	ldr	r1, [pc, #216]	@ (8002d9c <DMA_CalcBaseAndBitshift+0xdc>)
{
 8002cc2:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002cc4:	6803      	ldr	r3, [r0, #0]
 8002cc6:	428b      	cmp	r3, r1
 8002cc8:	d033      	beq.n	8002d32 <DMA_CalcBaseAndBitshift+0x72>
 8002cca:	3118      	adds	r1, #24
 8002ccc:	1a59      	subs	r1, r3, r1
 8002cce:	fab1 f181 	clz	r1, r1
 8002cd2:	0949      	lsrs	r1, r1, #5
 8002cd4:	bb69      	cbnz	r1, 8002d32 <DMA_CalcBaseAndBitshift+0x72>
 8002cd6:	4832      	ldr	r0, [pc, #200]	@ (8002da0 <DMA_CalcBaseAndBitshift+0xe0>)
 8002cd8:	4283      	cmp	r3, r0
 8002cda:	d03e      	beq.n	8002d5a <DMA_CalcBaseAndBitshift+0x9a>
 8002cdc:	3018      	adds	r0, #24
 8002cde:	4283      	cmp	r3, r0
 8002ce0:	d03e      	beq.n	8002d60 <DMA_CalcBaseAndBitshift+0xa0>
 8002ce2:	3018      	adds	r0, #24
 8002ce4:	4283      	cmp	r3, r0
 8002ce6:	d034      	beq.n	8002d52 <DMA_CalcBaseAndBitshift+0x92>
 8002ce8:	3018      	adds	r0, #24
 8002cea:	4283      	cmp	r3, r0
 8002cec:	d03b      	beq.n	8002d66 <DMA_CalcBaseAndBitshift+0xa6>
 8002cee:	3018      	adds	r0, #24
 8002cf0:	4283      	cmp	r3, r0
 8002cf2:	d03e      	beq.n	8002d72 <DMA_CalcBaseAndBitshift+0xb2>
 8002cf4:	3018      	adds	r0, #24
 8002cf6:	4283      	cmp	r3, r0
 8002cf8:	d02a      	beq.n	8002d50 <DMA_CalcBaseAndBitshift+0x90>
 8002cfa:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8002cfe:	4283      	cmp	r3, r0
 8002d00:	d035      	beq.n	8002d6e <DMA_CalcBaseAndBitshift+0xae>
 8002d02:	4928      	ldr	r1, [pc, #160]	@ (8002da4 <DMA_CalcBaseAndBitshift+0xe4>)
 8002d04:	428b      	cmp	r3, r1
 8002d06:	d031      	beq.n	8002d6c <DMA_CalcBaseAndBitshift+0xac>
 8002d08:	3118      	adds	r1, #24
 8002d0a:	428b      	cmp	r3, r1
 8002d0c:	d034      	beq.n	8002d78 <DMA_CalcBaseAndBitshift+0xb8>
 8002d0e:	3118      	adds	r1, #24
 8002d10:	428b      	cmp	r3, r1
 8002d12:	d034      	beq.n	8002d7e <DMA_CalcBaseAndBitshift+0xbe>
 8002d14:	3118      	adds	r1, #24
 8002d16:	428b      	cmp	r3, r1
 8002d18:	d034      	beq.n	8002d84 <DMA_CalcBaseAndBitshift+0xc4>
 8002d1a:	3118      	adds	r1, #24
 8002d1c:	428b      	cmp	r3, r1
 8002d1e:	d034      	beq.n	8002d8a <DMA_CalcBaseAndBitshift+0xca>
 8002d20:	3118      	adds	r1, #24
 8002d22:	428b      	cmp	r3, r1
 8002d24:	d034      	beq.n	8002d90 <DMA_CalcBaseAndBitshift+0xd0>
 8002d26:	3118      	adds	r1, #24
 8002d28:	428b      	cmp	r3, r1
 8002d2a:	d034      	beq.n	8002d96 <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002d2c:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 8002d30:	e011      	b.n	8002d56 <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	491c      	ldr	r1, [pc, #112]	@ (8002da8 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002d36:	481d      	ldr	r0, [pc, #116]	@ (8002dac <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002d38:	3b10      	subs	r3, #16
 8002d3a:	fba1 1303 	umull	r1, r3, r1, r3
{
 8002d3e:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002d40:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002d42:	4c1b      	ldr	r4, [pc, #108]	@ (8002db0 <DMA_CalcBaseAndBitshift+0xf0>)
 8002d44:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8002d46:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002d4a:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 8002d4e:	4770      	bx	lr
 8002d50:	2116      	movs	r1, #22
 8002d52:	4818      	ldr	r0, [pc, #96]	@ (8002db4 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002d54:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002d56:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8002d58:	4770      	bx	lr
 8002d5a:	2110      	movs	r1, #16
 8002d5c:	4813      	ldr	r0, [pc, #76]	@ (8002dac <DMA_CalcBaseAndBitshift+0xec>)
 8002d5e:	e7f9      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d60:	2116      	movs	r1, #22
 8002d62:	4812      	ldr	r0, [pc, #72]	@ (8002dac <DMA_CalcBaseAndBitshift+0xec>)
 8002d64:	e7f6      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d66:	2106      	movs	r1, #6
 8002d68:	4812      	ldr	r0, [pc, #72]	@ (8002db4 <DMA_CalcBaseAndBitshift+0xf4>)
 8002d6a:	e7f3      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d6c:	2106      	movs	r1, #6
 8002d6e:	4812      	ldr	r0, [pc, #72]	@ (8002db8 <DMA_CalcBaseAndBitshift+0xf8>)
 8002d70:	e7f0      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d72:	2110      	movs	r1, #16
 8002d74:	480f      	ldr	r0, [pc, #60]	@ (8002db4 <DMA_CalcBaseAndBitshift+0xf4>)
 8002d76:	e7ed      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d78:	2110      	movs	r1, #16
 8002d7a:	480f      	ldr	r0, [pc, #60]	@ (8002db8 <DMA_CalcBaseAndBitshift+0xf8>)
 8002d7c:	e7ea      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d7e:	2116      	movs	r1, #22
 8002d80:	480d      	ldr	r0, [pc, #52]	@ (8002db8 <DMA_CalcBaseAndBitshift+0xf8>)
 8002d82:	e7e7      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d84:	2100      	movs	r1, #0
 8002d86:	480d      	ldr	r0, [pc, #52]	@ (8002dbc <DMA_CalcBaseAndBitshift+0xfc>)
 8002d88:	e7e4      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d8a:	2106      	movs	r1, #6
 8002d8c:	480b      	ldr	r0, [pc, #44]	@ (8002dbc <DMA_CalcBaseAndBitshift+0xfc>)
 8002d8e:	e7e1      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d90:	2110      	movs	r1, #16
 8002d92:	480a      	ldr	r0, [pc, #40]	@ (8002dbc <DMA_CalcBaseAndBitshift+0xfc>)
 8002d94:	e7de      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d96:	2116      	movs	r1, #22
 8002d98:	4808      	ldr	r0, [pc, #32]	@ (8002dbc <DMA_CalcBaseAndBitshift+0xfc>)
 8002d9a:	e7db      	b.n	8002d54 <DMA_CalcBaseAndBitshift+0x94>
 8002d9c:	40020010 	.word	0x40020010
 8002da0:	40020040 	.word	0x40020040
 8002da4:	40020428 	.word	0x40020428
 8002da8:	aaaaaaab 	.word	0xaaaaaaab
 8002dac:	40020000 	.word	0x40020000
 8002db0:	0806c258 	.word	0x0806c258
 8002db4:	40020004 	.word	0x40020004
 8002db8:	40020400 	.word	0x40020400
 8002dbc:	40020404 	.word	0x40020404

08002dc0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002dc0:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002dc2:	4b28      	ldr	r3, [pc, #160]	@ (8002e64 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 8002dc4:	4928      	ldr	r1, [pc, #160]	@ (8002e68 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
{
 8002dc6:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002dc8:	4d28      	ldr	r5, [pc, #160]	@ (8002e6c <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8002dca:	4c29      	ldr	r4, [pc, #164]	@ (8002e70 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8002dcc:	42aa      	cmp	r2, r5
 8002dce:	bf18      	it	ne
 8002dd0:	429a      	cmpne	r2, r3
 8002dd2:	bf0c      	ite	eq
 8002dd4:	2301      	moveq	r3, #1
 8002dd6:	2300      	movne	r3, #0
 8002dd8:	428a      	cmp	r2, r1
 8002dda:	bf08      	it	eq
 8002ddc:	f043 0301 	orreq.w	r3, r3, #1
 8002de0:	3128      	adds	r1, #40	@ 0x28
 8002de2:	42a2      	cmp	r2, r4
 8002de4:	bf08      	it	eq
 8002de6:	f043 0301 	orreq.w	r3, r3, #1
 8002dea:	3428      	adds	r4, #40	@ 0x28
 8002dec:	428a      	cmp	r2, r1
 8002dee:	bf08      	it	eq
 8002df0:	f043 0301 	orreq.w	r3, r3, #1
 8002df4:	3128      	adds	r1, #40	@ 0x28
 8002df6:	42a2      	cmp	r2, r4
 8002df8:	bf08      	it	eq
 8002dfa:	f043 0301 	orreq.w	r3, r3, #1
 8002dfe:	428a      	cmp	r2, r1
 8002e00:	bf08      	it	eq
 8002e02:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e06:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002e08:	b913      	cbnz	r3, 8002e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8002e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8002e74 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d111      	bne.n	8002e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002e10:	f1a1 0308 	sub.w	r3, r1, #8
 8002e14:	4c18      	ldr	r4, [pc, #96]	@ (8002e78 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002e16:	4a19      	ldr	r2, [pc, #100]	@ (8002e7c <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e18:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002e1a:	fba4 4303 	umull	r4, r3, r4, r3
 8002e1e:	4c18      	ldr	r4, [pc, #96]	@ (8002e80 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
 8002e20:	091d      	lsrs	r5, r3, #4
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002e22:	eb02 1313 	add.w	r3, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e26:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002e28:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e2a:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002e2c:	e9c0 3418 	strd	r3, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002e30:	bc30      	pop	{r4, r5}
 8002e32:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e34:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002e38:	4912      	ldr	r1, [pc, #72]	@ (8002e84 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e3a:	4c13      	ldr	r4, [pc, #76]	@ (8002e88 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002e3c:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e3e:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002e42:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002e44:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002e48:	d908      	bls.n	8002e5c <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e4a:	f003 041f 	and.w	r4, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002e4e:	4a0f      	ldr	r2, [pc, #60]	@ (8002e8c <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e50:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002e52:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e54:	40a1      	lsls	r1, r4
 8002e56:	4c0e      	ldr	r4, [pc, #56]	@ (8002e90 <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002e58:	0093      	lsls	r3, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002e5a:	e7e6      	b.n	8002e2a <DMA_CalcDMAMUXChannelBaseAndMask+0x6a>
      stream_number += 8U;
 8002e5c:	3308      	adds	r3, #8
 8002e5e:	461c      	mov	r4, r3
 8002e60:	e7f5      	b.n	8002e4e <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
 8002e62:	bf00      	nop
 8002e64:	58025408 	.word	0x58025408
 8002e68:	58025430 	.word	0x58025430
 8002e6c:	5802541c 	.word	0x5802541c
 8002e70:	58025444 	.word	0x58025444
 8002e74:	58025494 	.word	0x58025494
 8002e78:	cccccccd 	.word	0xcccccccd
 8002e7c:	16009600 	.word	0x16009600
 8002e80:	58025880 	.word	0x58025880
 8002e84:	bffdfbf0 	.word	0xbffdfbf0
 8002e88:	aaaaaaab 	.word	0xaaaaaaab
 8002e8c:	10008200 	.word	0x10008200
 8002e90:	40020880 	.word	0x40020880

08002e94 <HAL_DMA_Init>:
{
 8002e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e98:	4605      	mov	r5, r0
 8002e9a:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 8002e9c:	f7fe fd64 	bl	8001968 <HAL_GetTick>
  if(hdma == NULL)
 8002ea0:	2d00      	cmp	r5, #0
 8002ea2:	f000 81a1 	beq.w	80031e8 <HAL_DMA_Init+0x354>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002ea6:	682c      	ldr	r4, [r5, #0]
 8002ea8:	4606      	mov	r6, r0
 8002eaa:	4bac      	ldr	r3, [pc, #688]	@ (800315c <HAL_DMA_Init+0x2c8>)
 8002eac:	4aac      	ldr	r2, [pc, #688]	@ (8003160 <HAL_DMA_Init+0x2cc>)
 8002eae:	4294      	cmp	r4, r2
 8002eb0:	bf18      	it	ne
 8002eb2:	429c      	cmpne	r4, r3
 8002eb4:	f102 0218 	add.w	r2, r2, #24
 8002eb8:	bf0c      	ite	eq
 8002eba:	2301      	moveq	r3, #1
 8002ebc:	2300      	movne	r3, #0
 8002ebe:	4294      	cmp	r4, r2
 8002ec0:	bf08      	it	eq
 8002ec2:	f043 0301 	orreq.w	r3, r3, #1
 8002ec6:	3218      	adds	r2, #24
 8002ec8:	4294      	cmp	r4, r2
 8002eca:	bf08      	it	eq
 8002ecc:	f043 0301 	orreq.w	r3, r3, #1
 8002ed0:	3218      	adds	r2, #24
 8002ed2:	4294      	cmp	r4, r2
 8002ed4:	bf08      	it	eq
 8002ed6:	f043 0301 	orreq.w	r3, r3, #1
 8002eda:	3218      	adds	r2, #24
 8002edc:	4294      	cmp	r4, r2
 8002ede:	bf08      	it	eq
 8002ee0:	f043 0301 	orreq.w	r3, r3, #1
 8002ee4:	3218      	adds	r2, #24
 8002ee6:	4294      	cmp	r4, r2
 8002ee8:	bf08      	it	eq
 8002eea:	f043 0301 	orreq.w	r3, r3, #1
 8002eee:	3218      	adds	r2, #24
 8002ef0:	4294      	cmp	r4, r2
 8002ef2:	bf08      	it	eq
 8002ef4:	f043 0301 	orreq.w	r3, r3, #1
 8002ef8:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8002efc:	4294      	cmp	r4, r2
 8002efe:	bf08      	it	eq
 8002f00:	f043 0301 	orreq.w	r3, r3, #1
 8002f04:	3218      	adds	r2, #24
 8002f06:	4294      	cmp	r4, r2
 8002f08:	bf08      	it	eq
 8002f0a:	f043 0301 	orreq.w	r3, r3, #1
 8002f0e:	3218      	adds	r2, #24
 8002f10:	4294      	cmp	r4, r2
 8002f12:	bf08      	it	eq
 8002f14:	f043 0301 	orreq.w	r3, r3, #1
 8002f18:	3218      	adds	r2, #24
 8002f1a:	4294      	cmp	r4, r2
 8002f1c:	bf08      	it	eq
 8002f1e:	f043 0301 	orreq.w	r3, r3, #1
 8002f22:	3218      	adds	r2, #24
 8002f24:	4294      	cmp	r4, r2
 8002f26:	bf08      	it	eq
 8002f28:	f043 0301 	orreq.w	r3, r3, #1
 8002f2c:	3218      	adds	r2, #24
 8002f2e:	4294      	cmp	r4, r2
 8002f30:	bf08      	it	eq
 8002f32:	f043 0301 	orreq.w	r3, r3, #1
 8002f36:	3218      	adds	r2, #24
 8002f38:	4294      	cmp	r4, r2
 8002f3a:	bf08      	it	eq
 8002f3c:	f043 0301 	orreq.w	r3, r3, #1
 8002f40:	b91b      	cbnz	r3, 8002f4a <HAL_DMA_Init+0xb6>
 8002f42:	4b88      	ldr	r3, [pc, #544]	@ (8003164 <HAL_DMA_Init+0x2d0>)
 8002f44:	429c      	cmp	r4, r3
 8002f46:	f040 8196 	bne.w	8003276 <HAL_DMA_Init+0x3e2>
    __HAL_UNLOCK(hdma);
 8002f4a:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f4c:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 8002f4e:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f52:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8002f56:	6823      	ldr	r3, [r4, #0]
 8002f58:	f023 0301 	bic.w	r3, r3, #1
 8002f5c:	6023      	str	r3, [r4, #0]
 8002f5e:	e006      	b.n	8002f6e <HAL_DMA_Init+0xda>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f60:	f7fe fd02 	bl	8001968 <HAL_GetTick>
 8002f64:	1b80      	subs	r0, r0, r6
 8002f66:	2805      	cmp	r0, #5
 8002f68:	f200 8142 	bhi.w	80031f0 <HAL_DMA_Init+0x35c>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002f6c:	682c      	ldr	r4, [r5, #0]
 8002f6e:	6823      	ldr	r3, [r4, #0]
 8002f70:	07df      	lsls	r7, r3, #31
 8002f72:	d4f5      	bmi.n	8002f60 <HAL_DMA_Init+0xcc>
    registerValue |=  hdma->Init.Direction           |
 8002f74:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f78:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8002f7a:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f7c:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002f7e:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f80:	430b      	orrs	r3, r1
 8002f82:	6969      	ldr	r1, [r5, #20]
 8002f84:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f86:	69e9      	ldr	r1, [r5, #28]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f8c:	4976      	ldr	r1, [pc, #472]	@ (8003168 <HAL_DMA_Init+0x2d4>)
 8002f8e:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8002f90:	6a28      	ldr	r0, [r5, #32]
 8002f92:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002f94:	4875      	ldr	r0, [pc, #468]	@ (800316c <HAL_DMA_Init+0x2d8>)
    registerValue |=  hdma->Init.Direction           |
 8002f96:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f98:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8002f9a:	2904      	cmp	r1, #4
 8002f9c:	f000 813d 	beq.w	800321a <HAL_DMA_Init+0x386>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002fa0:	6800      	ldr	r0, [r0, #0]
 8002fa2:	f36f 000f 	bfc	r0, #0, #16
 8002fa6:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 8002faa:	f080 80f1 	bcs.w	8003190 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002fae:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002fb0:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fb2:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8002fb6:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002fb8:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fba:	4628      	mov	r0, r5
 8002fbc:	f7ff fe80 	bl	8002cc0 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fc0:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8002fc2:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fc4:	496a      	ldr	r1, [pc, #424]	@ (8003170 <HAL_DMA_Init+0x2dc>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fc6:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fca:	4f6a      	ldr	r7, [pc, #424]	@ (8003174 <HAL_DMA_Init+0x2e0>)
 8002fcc:	1a61      	subs	r1, r4, r1
 8002fce:	4e6a      	ldr	r6, [pc, #424]	@ (8003178 <HAL_DMA_Init+0x2e4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fd0:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fd2:	4a6a      	ldr	r2, [pc, #424]	@ (800317c <HAL_DMA_Init+0x2e8>)
 8002fd4:	fab1 f181 	clz	r1, r1
 8002fd8:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fda:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002fdc:	eba4 0a02 	sub.w	sl, r4, r2
 8002fe0:	4b67      	ldr	r3, [pc, #412]	@ (8003180 <HAL_DMA_Init+0x2ec>)
 8002fe2:	0949      	lsrs	r1, r1, #5
 8002fe4:	4a5e      	ldr	r2, [pc, #376]	@ (8003160 <HAL_DMA_Init+0x2cc>)
 8002fe6:	faba fa8a 	clz	sl, sl
 8002fea:	eba4 0903 	sub.w	r9, r4, r3
 8002fee:	4b5b      	ldr	r3, [pc, #364]	@ (800315c <HAL_DMA_Init+0x2c8>)
 8002ff0:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8002ff4:	fab7 f787 	clz	r7, r7
 8002ff8:	4294      	cmp	r4, r2
 8002ffa:	bf18      	it	ne
 8002ffc:	429c      	cmpne	r4, r3
 8002ffe:	f102 0218 	add.w	r2, r2, #24
 8003002:	fab9 f989 	clz	r9, r9
 8003006:	eba4 0606 	sub.w	r6, r4, r6
 800300a:	bf0c      	ite	eq
 800300c:	2301      	moveq	r3, #1
 800300e:	2300      	movne	r3, #0
 8003010:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8003014:	fab6 f686 	clz	r6, r6
 8003018:	4294      	cmp	r4, r2
 800301a:	bf08      	it	eq
 800301c:	f043 0301 	orreq.w	r3, r3, #1
 8003020:	3218      	adds	r2, #24
 8003022:	097f      	lsrs	r7, r7, #5
 8003024:	4294      	cmp	r4, r2
 8003026:	bf08      	it	eq
 8003028:	f043 0301 	orreq.w	r3, r3, #1
 800302c:	3218      	adds	r2, #24
 800302e:	0976      	lsrs	r6, r6, #5
 8003030:	4294      	cmp	r4, r2
 8003032:	bf08      	it	eq
 8003034:	f043 0301 	orreq.w	r3, r3, #1
 8003038:	3218      	adds	r2, #24
 800303a:	4294      	cmp	r4, r2
 800303c:	bf08      	it	eq
 800303e:	f043 0301 	orreq.w	r3, r3, #1
 8003042:	3218      	adds	r2, #24
 8003044:	4294      	cmp	r4, r2
 8003046:	bf08      	it	eq
 8003048:	f043 0301 	orreq.w	r3, r3, #1
 800304c:	3218      	adds	r2, #24
 800304e:	4294      	cmp	r4, r2
 8003050:	bf08      	it	eq
 8003052:	f043 0301 	orreq.w	r3, r3, #1
 8003056:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 800305a:	4294      	cmp	r4, r2
 800305c:	bf08      	it	eq
 800305e:	f043 0301 	orreq.w	r3, r3, #1
 8003062:	3218      	adds	r2, #24
 8003064:	4294      	cmp	r4, r2
 8003066:	bf08      	it	eq
 8003068:	f043 0301 	orreq.w	r3, r3, #1
 800306c:	3218      	adds	r2, #24
 800306e:	4294      	cmp	r4, r2
 8003070:	bf08      	it	eq
 8003072:	f043 0301 	orreq.w	r3, r3, #1
 8003076:	3218      	adds	r2, #24
 8003078:	4294      	cmp	r4, r2
 800307a:	bf08      	it	eq
 800307c:	f043 0301 	orreq.w	r3, r3, #1
 8003080:	3218      	adds	r2, #24
 8003082:	4294      	cmp	r4, r2
 8003084:	bf08      	it	eq
 8003086:	f043 0301 	orreq.w	r3, r3, #1
 800308a:	3218      	adds	r2, #24
 800308c:	4294      	cmp	r4, r2
 800308e:	bf08      	it	eq
 8003090:	f043 0301 	orreq.w	r3, r3, #1
 8003094:	3218      	adds	r2, #24
 8003096:	4294      	cmp	r4, r2
 8003098:	bf08      	it	eq
 800309a:	f043 0301 	orreq.w	r3, r3, #1
 800309e:	3218      	adds	r2, #24
 80030a0:	4294      	cmp	r4, r2
 80030a2:	bf08      	it	eq
 80030a4:	f043 0301 	orreq.w	r3, r3, #1
 80030a8:	4a36      	ldr	r2, [pc, #216]	@ (8003184 <HAL_DMA_Init+0x2f0>)
 80030aa:	ea4a 0303 	orr.w	r3, sl, r3
 80030ae:	eba4 0802 	sub.w	r8, r4, r2
 80030b2:	323c      	adds	r2, #60	@ 0x3c
 80030b4:	430b      	orrs	r3, r1
 80030b6:	fab8 f888 	clz	r8, r8
 80030ba:	eba4 0b02 	sub.w	fp, r4, r2
 80030be:	3214      	adds	r2, #20
 80030c0:	ea49 0303 	orr.w	r3, r9, r3
 80030c4:	ea4f 1858 	mov.w	r8, r8, lsr #5
 80030c8:	fabb fb8b 	clz	fp, fp
 80030cc:	1aa2      	subs	r2, r4, r2
 80030ce:	ea48 0303 	orr.w	r3, r8, r3
 80030d2:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 80030d6:	fab2 f282 	clz	r2, r2
 80030da:	433b      	orrs	r3, r7
 80030dc:	0952      	lsrs	r2, r2, #5
 80030de:	4333      	orrs	r3, r6
 80030e0:	9201      	str	r2, [sp, #4]
 80030e2:	ea5b 0303 	orrs.w	r3, fp, r3
 80030e6:	d100      	bne.n	80030ea <HAL_DMA_Init+0x256>
 80030e8:	b382      	cbz	r2, 800314c <HAL_DMA_Init+0x2b8>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80030ea:	4628      	mov	r0, r5
 80030ec:	9100      	str	r1, [sp, #0]
 80030ee:	f7ff fe67 	bl	8002dc0 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80030f2:	68ab      	ldr	r3, [r5, #8]
 80030f4:	9900      	ldr	r1, [sp, #0]
 80030f6:	2b80      	cmp	r3, #128	@ 0x80
 80030f8:	f000 8083 	beq.w	8003202 <HAL_DMA_Init+0x36e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80030fc:	686a      	ldr	r2, [r5, #4]
 80030fe:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8003100:	b2d0      	uxtb	r0, r2
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003102:	3a01      	subs	r2, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003104:	e9d5 4c19 	ldrd	r4, ip, [r5, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003108:	2a07      	cmp	r2, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800310a:	6018      	str	r0, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800310c:	f8c4 c004 	str.w	ip, [r4, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003110:	d87e      	bhi.n	8003210 <HAL_DMA_Init+0x37c>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003112:	ea4a 0a01 	orr.w	sl, sl, r1
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003116:	1e44      	subs	r4, r0, #1
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003118:	ea49 090a 	orr.w	r9, r9, sl
 800311c:	ea48 0809 	orr.w	r8, r8, r9
 8003120:	ea47 0708 	orr.w	r7, r7, r8
 8003124:	433e      	orrs	r6, r7
 8003126:	ea5b 0606 	orrs.w	r6, fp, r6
 800312a:	d103      	bne.n	8003134 <HAL_DMA_Init+0x2a0>
 800312c:	9b01      	ldr	r3, [sp, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	f000 811d 	beq.w	800336e <HAL_DMA_Init+0x4da>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003134:	4a14      	ldr	r2, [pc, #80]	@ (8003188 <HAL_DMA_Init+0x2f4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003136:	4915      	ldr	r1, [pc, #84]	@ (800318c <HAL_DMA_Init+0x2f8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003138:	4402      	add	r2, r0
 800313a:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800313c:	2301      	movs	r3, #1
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800313e:	2000      	movs	r0, #0
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003140:	40a3      	lsls	r3, r4
 8003142:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
 8003146:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003148:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800314a:	604b      	str	r3, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800314c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800314e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003150:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8003152:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 8003156:	b003      	add	sp, #12
 8003158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800315c:	40020010 	.word	0x40020010
 8003160:	40020028 	.word	0x40020028
 8003164:	400204b8 	.word	0x400204b8
 8003168:	fe10803f 	.word	0xfe10803f
 800316c:	5c001000 	.word	0x5c001000
 8003170:	5802541c 	.word	0x5802541c
 8003174:	58025458 	.word	0x58025458
 8003178:	5802546c 	.word	0x5802546c
 800317c:	58025408 	.word	0x58025408
 8003180:	58025430 	.word	0x58025430
 8003184:	58025444 	.word	0x58025444
 8003188:	1600963f 	.word	0x1600963f
 800318c:	58025940 	.word	0x58025940
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003190:	6868      	ldr	r0, [r5, #4]
 8003192:	282e      	cmp	r0, #46	@ 0x2e
 8003194:	d932      	bls.n	80031fc <HAL_DMA_Init+0x368>
 8003196:	383f      	subs	r0, #63	@ 0x3f
 8003198:	2813      	cmp	r0, #19
 800319a:	d806      	bhi.n	80031aa <HAL_DMA_Init+0x316>
 800319c:	4e7a      	ldr	r6, [pc, #488]	@ (8003388 <HAL_DMA_Init+0x4f4>)
 800319e:	fa26 f000 	lsr.w	r0, r6, r0
 80031a2:	07c0      	lsls	r0, r0, #31
 80031a4:	d501      	bpl.n	80031aa <HAL_DMA_Init+0x316>
        registerValue |= DMA_SxCR_TRBUFF;
 80031a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80031aa:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031ac:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80031ae:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80031b0:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80031b4:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031b8:	f47f aefe 	bne.w	8002fb8 <HAL_DMA_Init+0x124>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031bc:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80031be:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80031c0:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80031c2:	2800      	cmp	r0, #0
 80031c4:	f43f aef8 	beq.w	8002fb8 <HAL_DMA_Init+0x124>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031c8:	2a00      	cmp	r2, #0
 80031ca:	d138      	bne.n	800323e <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 80031cc:	2901      	cmp	r1, #1
 80031ce:	d04d      	beq.n	800326c <HAL_DMA_Init+0x3d8>
 80031d0:	f031 0202 	bics.w	r2, r1, #2
 80031d4:	f47f aef0 	bne.w	8002fb8 <HAL_DMA_Init+0x124>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031d8:	01c2      	lsls	r2, r0, #7
 80031da:	f57f aeed 	bpl.w	8002fb8 <HAL_DMA_Init+0x124>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031de:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 80031e0:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80031e2:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80031e4:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 80031e8:	2001      	movs	r0, #1
}
 80031ea:	b003      	add	sp, #12
 80031ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031f0:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 80031f2:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031f4:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 80031f6:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        return HAL_ERROR;
 80031fa:	e7f5      	b.n	80031e8 <HAL_DMA_Init+0x354>
 80031fc:	2828      	cmp	r0, #40	@ 0x28
 80031fe:	d9d4      	bls.n	80031aa <HAL_DMA_Init+0x316>
 8003200:	e7d1      	b.n	80031a6 <HAL_DMA_Init+0x312>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003202:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003204:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8003206:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800320a:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800320c:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800320e:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8003210:	2300      	movs	r3, #0
 8003212:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003216:	676b      	str	r3, [r5, #116]	@ 0x74
 8003218:	e798      	b.n	800314c <HAL_DMA_Init+0x2b8>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800321a:	6806      	ldr	r6, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800321c:	e9d5 070b 	ldrd	r0, r7, [r5, #44]	@ 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003220:	f36f 060f 	bfc	r6, #0, #16
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003224:	4307      	orrs	r7, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003226:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800322a:	ea43 0307 	orr.w	r3, r3, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800322e:	d2af      	bcs.n	8003190 <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003230:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003232:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003234:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8003238:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800323c:	e7bf      	b.n	80031be <HAL_DMA_Init+0x32a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800323e:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8003242:	d004      	beq.n	800324e <HAL_DMA_Init+0x3ba>
    switch (hdma->Init.FIFOThreshold)
 8003244:	2902      	cmp	r1, #2
 8003246:	d9ca      	bls.n	80031de <HAL_DMA_Init+0x34a>
 8003248:	2903      	cmp	r1, #3
 800324a:	d0c5      	beq.n	80031d8 <HAL_DMA_Init+0x344>
 800324c:	e6b4      	b.n	8002fb8 <HAL_DMA_Init+0x124>
    switch (hdma->Init.FIFOThreshold)
 800324e:	2903      	cmp	r1, #3
 8003250:	f63f aeb2 	bhi.w	8002fb8 <HAL_DMA_Init+0x124>
 8003254:	a201      	add	r2, pc, #4	@ (adr r2, 800325c <HAL_DMA_Init+0x3c8>)
 8003256:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 800325a:	bf00      	nop
 800325c:	080031df 	.word	0x080031df
 8003260:	080031d9 	.word	0x080031d9
 8003264:	080031df 	.word	0x080031df
 8003268:	0800326d 	.word	0x0800326d
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800326c:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 8003270:	f47f aea2 	bne.w	8002fb8 <HAL_DMA_Init+0x124>
 8003274:	e7b3      	b.n	80031de <HAL_DMA_Init+0x34a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003276:	4a45      	ldr	r2, [pc, #276]	@ (800338c <HAL_DMA_Init+0x4f8>)
 8003278:	4945      	ldr	r1, [pc, #276]	@ (8003390 <HAL_DMA_Init+0x4fc>)
 800327a:	4b46      	ldr	r3, [pc, #280]	@ (8003394 <HAL_DMA_Init+0x500>)
 800327c:	eba4 0a02 	sub.w	sl, r4, r2
 8003280:	1a61      	subs	r1, r4, r1
 8003282:	4f45      	ldr	r7, [pc, #276]	@ (8003398 <HAL_DMA_Init+0x504>)
 8003284:	eba4 0903 	sub.w	r9, r4, r3
 8003288:	faba fa8a 	clz	sl, sl
 800328c:	3314      	adds	r3, #20
 800328e:	fab1 f181 	clz	r1, r1
 8003292:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8003296:	fab9 f989 	clz	r9, r9
 800329a:	eba4 0803 	sub.w	r8, r4, r3
 800329e:	0949      	lsrs	r1, r1, #5
 80032a0:	ea4f 1959 	mov.w	r9, r9, lsr #5
 80032a4:	1be7      	subs	r7, r4, r7
 80032a6:	fab8 f888 	clz	r8, r8
 80032aa:	ea4a 0301 	orr.w	r3, sl, r1
 80032ae:	4e3b      	ldr	r6, [pc, #236]	@ (800339c <HAL_DMA_Init+0x508>)
 80032b0:	3278      	adds	r2, #120	@ 0x78
 80032b2:	ea4f 1858 	mov.w	r8, r8, lsr #5
 80032b6:	ea49 0303 	orr.w	r3, r9, r3
 80032ba:	fab7 f787 	clz	r7, r7
 80032be:	1ba6      	subs	r6, r4, r6
 80032c0:	eba4 0b02 	sub.w	fp, r4, r2
 80032c4:	ea48 0303 	orr.w	r3, r8, r3
 80032c8:	097f      	lsrs	r7, r7, #5
 80032ca:	fab6 f686 	clz	r6, r6
 80032ce:	3214      	adds	r2, #20
 80032d0:	fabb fb8b 	clz	fp, fp
 80032d4:	433b      	orrs	r3, r7
 80032d6:	0976      	lsrs	r6, r6, #5
 80032d8:	1aa2      	subs	r2, r4, r2
 80032da:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 80032de:	4333      	orrs	r3, r6
 80032e0:	fab2 f282 	clz	r2, r2
 80032e4:	ea5b 0303 	orrs.w	r3, fp, r3
 80032e8:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80032ec:	9201      	str	r2, [sp, #4]
 80032ee:	d101      	bne.n	80032f4 <HAL_DMA_Init+0x460>
 80032f0:	2a00      	cmp	r2, #0
 80032f2:	d043      	beq.n	800337c <HAL_DMA_Init+0x4e8>
    hdma->State = HAL_DMA_STATE_BUSY;
 80032f4:	2302      	movs	r3, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80032f6:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 80033b0 <HAL_DMA_Init+0x51c>
    hdma->State = HAL_DMA_STATE_BUSY;
 80032fa:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80032fe:	2300      	movs	r3, #0
 8003300:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003304:	68ab      	ldr	r3, [r5, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003306:	6822      	ldr	r2, [r4, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003308:	2b40      	cmp	r3, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800330a:	ea02 0e0e 	and.w	lr, r2, lr
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800330e:	d033      	beq.n	8003378 <HAL_DMA_Init+0x4e4>
 8003310:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 8003314:	fab3 f383 	clz	r3, r3
 8003318:	095b      	lsrs	r3, r3, #5
 800331a:	0398      	lsls	r0, r3, #14
 800331c:	9100      	str	r1, [sp, #0]
 800331e:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8003322:	ea43 0c02 	orr.w	ip, r3, r2
 8003326:	696a      	ldr	r2, [r5, #20]
 8003328:	69ab      	ldr	r3, [r5, #24]
 800332a:	ea4c 0c02 	orr.w	ip, ip, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800332e:	4a1c      	ldr	r2, [pc, #112]	@ (80033a0 <HAL_DMA_Init+0x50c>)
 8003330:	ea4c 0c03 	orr.w	ip, ip, r3
 8003334:	69eb      	ldr	r3, [r5, #28]
 8003336:	4422      	add	r2, r4
 8003338:	ea4c 0c03 	orr.w	ip, ip, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800333c:	6a2b      	ldr	r3, [r5, #32]
 800333e:	ea4e 1313 	orr.w	r3, lr, r3, lsr #4
 8003342:	ea43 03dc 	orr.w	r3, r3, ip, lsr #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003346:	4318      	orrs	r0, r3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003348:	4b16      	ldr	r3, [pc, #88]	@ (80033a4 <HAL_DMA_Init+0x510>)
 800334a:	fba3 2302 	umull	r2, r3, r3, r2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800334e:	6020      	str	r0, [r4, #0]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003350:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003352:	091b      	lsrs	r3, r3, #4
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	65eb      	str	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003358:	f7ff fcb2 	bl	8002cc0 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800335c:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800335e:	4602      	mov	r2, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003360:	9900      	ldr	r1, [sp, #0]
 8003362:	f003 001f 	and.w	r0, r3, #31
 8003366:	2301      	movs	r3, #1
 8003368:	4083      	lsls	r3, r0
 800336a:	6053      	str	r3, [r2, #4]
 800336c:	e6bd      	b.n	80030ea <HAL_DMA_Init+0x256>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800336e:	4a0e      	ldr	r2, [pc, #56]	@ (80033a8 <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003370:	490e      	ldr	r1, [pc, #56]	@ (80033ac <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003372:	4402      	add	r2, r0
 8003374:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003376:	e6e1      	b.n	800313c <HAL_DMA_Init+0x2a8>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003378:	2010      	movs	r0, #16
 800337a:	e7cf      	b.n	800331c <HAL_DMA_Init+0x488>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800337c:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 800337e:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003380:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003382:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8003386:	e72f      	b.n	80031e8 <HAL_DMA_Init+0x354>
 8003388:	000f030f 	.word	0x000f030f
 800338c:	58025408 	.word	0x58025408
 8003390:	5802541c 	.word	0x5802541c
 8003394:	58025430 	.word	0x58025430
 8003398:	58025458 	.word	0x58025458
 800339c:	5802546c 	.word	0x5802546c
 80033a0:	a7fdabf8 	.word	0xa7fdabf8
 80033a4:	cccccccd 	.word	0xcccccccd
 80033a8:	1000823f 	.word	0x1000823f
 80033ac:	40020940 	.word	0x40020940
 80033b0:	fffe000f 	.word	0xfffe000f

080033b4 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80033b4:	2800      	cmp	r0, #0
 80033b6:	f000 8221 	beq.w	80037fc <HAL_DMA_Start_IT+0x448>
{
 80033ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(hdma);
 80033be:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
 80033c2:	2c01      	cmp	r4, #1
 80033c4:	f000 8217 	beq.w	80037f6 <HAL_DMA_Start_IT+0x442>
 80033c8:	2401      	movs	r4, #1
 80033ca:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80033ce:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 80033d2:	2c01      	cmp	r4, #1
 80033d4:	d008      	beq.n	80033e8 <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80033d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 80033da:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80033dc:	6542      	str	r2, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80033de:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 80033e2:	2001      	movs	r0, #1
}
 80033e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80033e8:	2402      	movs	r4, #2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033ea:	4e69      	ldr	r6, [pc, #420]	@ (8003590 <HAL_DMA_Start_IT+0x1dc>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80033ec:	f8df e1a8 	ldr.w	lr, [pc, #424]	@ 8003598 <HAL_DMA_Start_IT+0x1e4>
    hdma->State = HAL_DMA_STATE_BUSY;
 80033f0:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033f4:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 80033f6:	4d67      	ldr	r5, [pc, #412]	@ (8003594 <HAL_DMA_Start_IT+0x1e0>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033f8:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 80033fa:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80033fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80035ac <HAL_DMA_Start_IT+0x1f8>
 8003400:	4574      	cmp	r4, lr
 8003402:	bf18      	it	ne
 8003404:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 8003406:	f8df c1a8 	ldr.w	ip, [pc, #424]	@ 80035b0 <HAL_DMA_Start_IT+0x1fc>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800340a:	f8d0 a058 	ldr.w	sl, [r0, #88]	@ 0x58
 800340e:	bf0c      	ite	eq
 8003410:	2601      	moveq	r6, #1
 8003412:	2600      	movne	r6, #0
 8003414:	4544      	cmp	r4, r8
 8003416:	bf14      	ite	ne
 8003418:	46b1      	movne	r9, r6
 800341a:	f046 0901 	orreq.w	r9, r6, #1
    __HAL_DMA_DISABLE(hdma);
 800341e:	42ac      	cmp	r4, r5
 8003420:	bf18      	it	ne
 8003422:	4564      	cmpne	r4, ip
 8003424:	bf0c      	ite	eq
 8003426:	2501      	moveq	r5, #1
 8003428:	2500      	movne	r5, #0
 800342a:	f040 80c3 	bne.w	80035b4 <HAL_DMA_Start_IT+0x200>
 800342e:	f8d4 c000 	ldr.w	ip, [r4]
 8003432:	f02c 0c01 	bic.w	ip, ip, #1
 8003436:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 800343a:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800343e:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
 8003442:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003444:	f1bc 0f00 	cmp.w	ip, #0
 8003448:	d007      	beq.n	800345a <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800344a:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 800344e:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003450:	b91d      	cbnz	r5, 800345a <HAL_DMA_Start_IT+0xa6>
 8003452:	f1b9 0f00 	cmp.w	r9, #0
 8003456:	f000 8130 	beq.w	80036ba <HAL_DMA_Start_IT+0x306>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800345a:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 800345c:	f04f 0e3f 	mov.w	lr, #63	@ 0x3f
 8003460:	f007 081f 	and.w	r8, r7, #31
 8003464:	fa0e fe08 	lsl.w	lr, lr, r8
 8003468:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800346c:	6827      	ldr	r7, [r4, #0]
 800346e:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 8003472:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003474:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003476:	6883      	ldr	r3, [r0, #8]
 8003478:	2b40      	cmp	r3, #64	@ 0x40
 800347a:	f000 81c1 	beq.w	8003800 <HAL_DMA_Start_IT+0x44c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800347e:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003480:	60e2      	str	r2, [r4, #12]
      if(hdma->XferHalfCpltCallback != NULL)
 8003482:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003484:	2d00      	cmp	r5, #0
 8003486:	f040 81a1 	bne.w	80037cc <HAL_DMA_Start_IT+0x418>
 800348a:	4b43      	ldr	r3, [pc, #268]	@ (8003598 <HAL_DMA_Start_IT+0x1e4>)
 800348c:	429c      	cmp	r4, r3
 800348e:	f000 81de 	beq.w	800384e <HAL_DMA_Start_IT+0x49a>
 8003492:	3318      	adds	r3, #24
 8003494:	429c      	cmp	r4, r3
 8003496:	f000 81f6 	beq.w	8003886 <HAL_DMA_Start_IT+0x4d2>
 800349a:	f1b9 0f00 	cmp.w	r9, #0
 800349e:	f040 81c7 	bne.w	8003830 <HAL_DMA_Start_IT+0x47c>
 80034a2:	4b3e      	ldr	r3, [pc, #248]	@ (800359c <HAL_DMA_Start_IT+0x1e8>)
 80034a4:	429c      	cmp	r4, r3
 80034a6:	f000 8201 	beq.w	80038ac <HAL_DMA_Start_IT+0x4f8>
 80034aa:	4b3d      	ldr	r3, [pc, #244]	@ (80035a0 <HAL_DMA_Start_IT+0x1ec>)
 80034ac:	429c      	cmp	r4, r3
 80034ae:	f000 8209 	beq.w	80038c4 <HAL_DMA_Start_IT+0x510>
 80034b2:	3318      	adds	r3, #24
 80034b4:	429c      	cmp	r4, r3
 80034b6:	f000 8223 	beq.w	8003900 <HAL_DMA_Start_IT+0x54c>
 80034ba:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80034be:	429c      	cmp	r4, r3
 80034c0:	f000 8233 	beq.w	800392a <HAL_DMA_Start_IT+0x576>
 80034c4:	3318      	adds	r3, #24
 80034c6:	429c      	cmp	r4, r3
 80034c8:	f000 8242 	beq.w	8003950 <HAL_DMA_Start_IT+0x59c>
 80034cc:	3318      	adds	r3, #24
 80034ce:	429c      	cmp	r4, r3
 80034d0:	f000 8249 	beq.w	8003966 <HAL_DMA_Start_IT+0x5b2>
 80034d4:	3318      	adds	r3, #24
 80034d6:	429c      	cmp	r4, r3
 80034d8:	f000 8250 	beq.w	800397c <HAL_DMA_Start_IT+0x5c8>
 80034dc:	3318      	adds	r3, #24
 80034de:	429c      	cmp	r4, r3
 80034e0:	f000 8257 	beq.w	8003992 <HAL_DMA_Start_IT+0x5de>
 80034e4:	3318      	adds	r3, #24
 80034e6:	429c      	cmp	r4, r3
 80034e8:	f000 8267 	beq.w	80039ba <HAL_DMA_Start_IT+0x606>
 80034ec:	3318      	adds	r3, #24
 80034ee:	429c      	cmp	r4, r3
 80034f0:	f000 8265 	beq.w	80039be <HAL_DMA_Start_IT+0x60a>
 80034f4:	3318      	adds	r3, #24
 80034f6:	429c      	cmp	r4, r3
 80034f8:	f000 8275 	beq.w	80039e6 <HAL_DMA_Start_IT+0x632>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80034fc:	6823      	ldr	r3, [r4, #0]
 80034fe:	f023 030e 	bic.w	r3, r3, #14
 8003502:	f043 030a 	orr.w	r3, r3, #10
 8003506:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003508:	b11a      	cbz	r2, 8003512 <HAL_DMA_Start_IT+0x15e>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800350a:	6823      	ldr	r3, [r4, #0]
 800350c:	f043 0304 	orr.w	r3, r3, #4
 8003510:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003512:	4b24      	ldr	r3, [pc, #144]	@ (80035a4 <HAL_DMA_Start_IT+0x1f0>)
 8003514:	4a24      	ldr	r2, [pc, #144]	@ (80035a8 <HAL_DMA_Start_IT+0x1f4>)
 8003516:	4294      	cmp	r4, r2
 8003518:	bf18      	it	ne
 800351a:	429c      	cmpne	r4, r3
 800351c:	f102 0214 	add.w	r2, r2, #20
 8003520:	bf0c      	ite	eq
 8003522:	2301      	moveq	r3, #1
 8003524:	2300      	movne	r3, #0
 8003526:	4294      	cmp	r4, r2
 8003528:	bf08      	it	eq
 800352a:	f043 0301 	orreq.w	r3, r3, #1
 800352e:	3214      	adds	r2, #20
 8003530:	4294      	cmp	r4, r2
 8003532:	bf08      	it	eq
 8003534:	f043 0301 	orreq.w	r3, r3, #1
 8003538:	3214      	adds	r2, #20
 800353a:	4294      	cmp	r4, r2
 800353c:	bf08      	it	eq
 800353e:	f043 0301 	orreq.w	r3, r3, #1
 8003542:	3214      	adds	r2, #20
 8003544:	4294      	cmp	r4, r2
 8003546:	bf08      	it	eq
 8003548:	f043 0301 	orreq.w	r3, r3, #1
 800354c:	3214      	adds	r2, #20
 800354e:	4294      	cmp	r4, r2
 8003550:	bf08      	it	eq
 8003552:	f043 0301 	orreq.w	r3, r3, #1
 8003556:	3214      	adds	r2, #20
 8003558:	4294      	cmp	r4, r2
 800355a:	bf08      	it	eq
 800355c:	f043 0301 	orreq.w	r3, r3, #1
 8003560:	b17b      	cbz	r3, 8003582 <HAL_DMA_Start_IT+0x1ce>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003562:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003564:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	03d2      	lsls	r2, r2, #15
 800356c:	f100 813e 	bmi.w	80037ec <HAL_DMA_Start_IT+0x438>
      if(hdma->DMAmuxRequestGen != 0U)
 8003570:	f1bc 0f00 	cmp.w	ip, #0
 8003574:	d005      	beq.n	8003582 <HAL_DMA_Start_IT+0x1ce>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003576:	f8dc 3000 	ldr.w	r3, [ip]
 800357a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800357e:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 8003582:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003584:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8003586:	f043 0301 	orr.w	r3, r3, #1
 800358a:	6023      	str	r3, [r4, #0]
}
 800358c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003590:	40020070 	.word	0x40020070
 8003594:	40020028 	.word	0x40020028
 8003598:	40020040 	.word	0x40020040
 800359c:	40020088 	.word	0x40020088
 80035a0:	400200a0 	.word	0x400200a0
 80035a4:	58025408 	.word	0x58025408
 80035a8:	5802541c 	.word	0x5802541c
 80035ac:	40020058 	.word	0x40020058
 80035b0:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 80035b4:	4574      	cmp	r4, lr
 80035b6:	f000 8154 	beq.w	8003862 <HAL_DMA_Start_IT+0x4ae>
 80035ba:	4544      	cmp	r4, r8
 80035bc:	f000 815a 	beq.w	8003874 <HAL_DMA_Start_IT+0x4c0>
 80035c0:	f1b9 0f00 	cmp.w	r9, #0
 80035c4:	f040 811f 	bne.w	8003806 <HAL_DMA_Start_IT+0x452>
 80035c8:	f8df c434 	ldr.w	ip, [pc, #1076]	@ 8003a00 <HAL_DMA_Start_IT+0x64c>
 80035cc:	4564      	cmp	r4, ip
 80035ce:	f000 8164 	beq.w	800389a <HAL_DMA_Start_IT+0x4e6>
 80035d2:	f10c 0c18 	add.w	ip, ip, #24
 80035d6:	4564      	cmp	r4, ip
 80035d8:	f000 8180 	beq.w	80038dc <HAL_DMA_Start_IT+0x528>
 80035dc:	f10c 0c18 	add.w	ip, ip, #24
 80035e0:	4564      	cmp	r4, ip
 80035e2:	f000 8184 	beq.w	80038ee <HAL_DMA_Start_IT+0x53a>
 80035e6:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 80035ea:	4564      	cmp	r4, ip
 80035ec:	f000 8194 	beq.w	8003918 <HAL_DMA_Start_IT+0x564>
 80035f0:	f10c 0c18 	add.w	ip, ip, #24
 80035f4:	4564      	cmp	r4, ip
 80035f6:	f000 81a2 	beq.w	800393e <HAL_DMA_Start_IT+0x58a>
 80035fa:	f10c 0c18 	add.w	ip, ip, #24
 80035fe:	4564      	cmp	r4, ip
 8003600:	f000 81b3 	beq.w	800396a <HAL_DMA_Start_IT+0x5b6>
 8003604:	f10c 0c18 	add.w	ip, ip, #24
 8003608:	4564      	cmp	r4, ip
 800360a:	f000 81b9 	beq.w	8003980 <HAL_DMA_Start_IT+0x5cc>
 800360e:	f10c 0c18 	add.w	ip, ip, #24
 8003612:	4564      	cmp	r4, ip
 8003614:	f000 81bf 	beq.w	8003996 <HAL_DMA_Start_IT+0x5e2>
 8003618:	f10c 0c18 	add.w	ip, ip, #24
 800361c:	4564      	cmp	r4, ip
 800361e:	f000 81c3 	beq.w	80039a8 <HAL_DMA_Start_IT+0x5f4>
 8003622:	f10c 0c18 	add.w	ip, ip, #24
 8003626:	4564      	cmp	r4, ip
 8003628:	f000 81cb 	beq.w	80039c2 <HAL_DMA_Start_IT+0x60e>
 800362c:	f10c 0c18 	add.w	ip, ip, #24
 8003630:	4564      	cmp	r4, ip
 8003632:	f000 81cf 	beq.w	80039d4 <HAL_DMA_Start_IT+0x620>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003636:	f8df c3cc 	ldr.w	ip, [pc, #972]	@ 8003a04 <HAL_DMA_Start_IT+0x650>
 800363a:	f8df e3cc 	ldr.w	lr, [pc, #972]	@ 8003a08 <HAL_DMA_Start_IT+0x654>
 800363e:	4574      	cmp	r4, lr
 8003640:	bf18      	it	ne
 8003642:	4564      	cmpne	r4, ip
 8003644:	f10e 0e28 	add.w	lr, lr, #40	@ 0x28
 8003648:	bf0c      	ite	eq
 800364a:	f04f 0c01 	moveq.w	ip, #1
 800364e:	f04f 0c00 	movne.w	ip, #0
 8003652:	4574      	cmp	r4, lr
 8003654:	bf08      	it	eq
 8003656:	f04c 0c01 	orreq.w	ip, ip, #1
 800365a:	f10e 0e14 	add.w	lr, lr, #20
 800365e:	4574      	cmp	r4, lr
 8003660:	bf08      	it	eq
 8003662:	f04c 0c01 	orreq.w	ip, ip, #1
 8003666:	f10e 0e14 	add.w	lr, lr, #20
 800366a:	4574      	cmp	r4, lr
 800366c:	bf08      	it	eq
 800366e:	f04c 0c01 	orreq.w	ip, ip, #1
 8003672:	f10e 0e14 	add.w	lr, lr, #20
 8003676:	4574      	cmp	r4, lr
 8003678:	bf08      	it	eq
 800367a:	f04c 0c01 	orreq.w	ip, ip, #1
    __HAL_DMA_DISABLE(hdma);
 800367e:	f8d4 e000 	ldr.w	lr, [r4]
 8003682:	f02e 0e01 	bic.w	lr, lr, #1
 8003686:	f8c4 e000 	str.w	lr, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800368a:	f8df e380 	ldr.w	lr, [pc, #896]	@ 8003a0c <HAL_DMA_Start_IT+0x658>
 800368e:	4574      	cmp	r4, lr
 8003690:	bf08      	it	eq
 8003692:	f04c 0c01 	orreq.w	ip, ip, #1
 8003696:	f1bc 0f00 	cmp.w	ip, #0
 800369a:	d103      	bne.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
 800369c:	f8df c370 	ldr.w	ip, [pc, #880]	@ 8003a10 <HAL_DMA_Start_IT+0x65c>
 80036a0:	4564      	cmp	r4, ip
 80036a2:	d14f      	bne.n	8003744 <HAL_DMA_Start_IT+0x390>
    if(hdma->DMAmuxRequestGen != 0U)
 80036a4:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036a8:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 80036ac:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80036ae:	f1bc 0f00 	cmp.w	ip, #0
 80036b2:	d002      	beq.n	80036ba <HAL_DMA_Start_IT+0x306>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036b4:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80036b8:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80036ba:	f8df e344 	ldr.w	lr, [pc, #836]	@ 8003a00 <HAL_DMA_Start_IT+0x64c>
 80036be:	f8df 8354 	ldr.w	r8, [pc, #852]	@ 8003a14 <HAL_DMA_Start_IT+0x660>
 80036c2:	4544      	cmp	r4, r8
 80036c4:	bf18      	it	ne
 80036c6:	4574      	cmpne	r4, lr
 80036c8:	f108 0818 	add.w	r8, r8, #24
 80036cc:	bf0c      	ite	eq
 80036ce:	f04f 0e01 	moveq.w	lr, #1
 80036d2:	f04f 0e00 	movne.w	lr, #0
 80036d6:	4544      	cmp	r4, r8
 80036d8:	bf08      	it	eq
 80036da:	f04e 0e01 	orreq.w	lr, lr, #1
 80036de:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 80036e2:	4544      	cmp	r4, r8
 80036e4:	bf08      	it	eq
 80036e6:	f04e 0e01 	orreq.w	lr, lr, #1
 80036ea:	f108 0818 	add.w	r8, r8, #24
 80036ee:	4544      	cmp	r4, r8
 80036f0:	bf08      	it	eq
 80036f2:	f04e 0e01 	orreq.w	lr, lr, #1
 80036f6:	f108 0818 	add.w	r8, r8, #24
 80036fa:	4544      	cmp	r4, r8
 80036fc:	bf08      	it	eq
 80036fe:	f04e 0e01 	orreq.w	lr, lr, #1
 8003702:	f108 0818 	add.w	r8, r8, #24
 8003706:	4544      	cmp	r4, r8
 8003708:	bf08      	it	eq
 800370a:	f04e 0e01 	orreq.w	lr, lr, #1
 800370e:	f108 0818 	add.w	r8, r8, #24
 8003712:	4544      	cmp	r4, r8
 8003714:	bf08      	it	eq
 8003716:	f04e 0e01 	orreq.w	lr, lr, #1
 800371a:	f108 0818 	add.w	r8, r8, #24
 800371e:	4544      	cmp	r4, r8
 8003720:	bf08      	it	eq
 8003722:	f04e 0e01 	orreq.w	lr, lr, #1
 8003726:	f108 0818 	add.w	r8, r8, #24
 800372a:	4544      	cmp	r4, r8
 800372c:	bf08      	it	eq
 800372e:	f04e 0e01 	orreq.w	lr, lr, #1
 8003732:	f1be 0f00 	cmp.w	lr, #0
 8003736:	f47f ae90 	bne.w	800345a <HAL_DMA_Start_IT+0xa6>
 800373a:	f8df e2dc 	ldr.w	lr, [pc, #732]	@ 8003a18 <HAL_DMA_Start_IT+0x664>
 800373e:	4574      	cmp	r4, lr
 8003740:	f43f ae8b 	beq.w	800345a <HAL_DMA_Start_IT+0xa6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003744:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 8003a08 <HAL_DMA_Start_IT+0x654>
 8003748:	f8df e2b8 	ldr.w	lr, [pc, #696]	@ 8003a04 <HAL_DMA_Start_IT+0x650>
 800374c:	4574      	cmp	r4, lr
 800374e:	bf18      	it	ne
 8003750:	4564      	cmpne	r4, ip
 8003752:	f10e 0e14 	add.w	lr, lr, #20
 8003756:	bf0c      	ite	eq
 8003758:	f04f 0c01 	moveq.w	ip, #1
 800375c:	f04f 0c00 	movne.w	ip, #0
 8003760:	4574      	cmp	r4, lr
 8003762:	bf08      	it	eq
 8003764:	f04c 0c01 	orreq.w	ip, ip, #1
 8003768:	f10e 0e14 	add.w	lr, lr, #20
 800376c:	4574      	cmp	r4, lr
 800376e:	bf08      	it	eq
 8003770:	f04c 0c01 	orreq.w	ip, ip, #1
 8003774:	f10e 0e14 	add.w	lr, lr, #20
 8003778:	4574      	cmp	r4, lr
 800377a:	bf08      	it	eq
 800377c:	f04c 0c01 	orreq.w	ip, ip, #1
 8003780:	f10e 0e14 	add.w	lr, lr, #20
 8003784:	4574      	cmp	r4, lr
 8003786:	bf08      	it	eq
 8003788:	f04c 0c01 	orreq.w	ip, ip, #1
 800378c:	f10e 0e14 	add.w	lr, lr, #20
 8003790:	4574      	cmp	r4, lr
 8003792:	bf08      	it	eq
 8003794:	f04c 0c01 	orreq.w	ip, ip, #1
 8003798:	f1bc 0f00 	cmp.w	ip, #0
 800379c:	d104      	bne.n	80037a8 <HAL_DMA_Start_IT+0x3f4>
 800379e:	f8df c270 	ldr.w	ip, [pc, #624]	@ 8003a10 <HAL_DMA_Start_IT+0x65c>
 80037a2:	4564      	cmp	r4, ip
 80037a4:	f040 8125 	bne.w	80039f2 <HAL_DMA_Start_IT+0x63e>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80037a8:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 80037aa:	f04f 0c01 	mov.w	ip, #1
 80037ae:	f006 0e1f 	and.w	lr, r6, #31
 80037b2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80037b6:	f8ca c004 	str.w	ip, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80037ba:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037bc:	6883      	ldr	r3, [r0, #8]
 80037be:	2b40      	cmp	r3, #64	@ 0x40
 80037c0:	f000 8113 	beq.w	80039ea <HAL_DMA_Start_IT+0x636>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80037c4:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80037c6:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80037c8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80037ca:	e65e      	b.n	800348a <HAL_DMA_Start_IT+0xd6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80037cc:	6823      	ldr	r3, [r4, #0]
 80037ce:	f023 031e 	bic.w	r3, r3, #30
 80037d2:	f043 0316 	orr.w	r3, r3, #22
 80037d6:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80037d8:	b11a      	cbz	r2, 80037e2 <HAL_DMA_Start_IT+0x42e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80037da:	6823      	ldr	r3, [r4, #0]
 80037dc:	f043 0308 	orr.w	r3, r3, #8
 80037e0:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80037e2:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	03d2      	lsls	r2, r2, #15
 80037e8:	f57f aec2 	bpl.w	8003570 <HAL_DMA_Start_IT+0x1bc>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	e6bc      	b.n	8003570 <HAL_DMA_Start_IT+0x1bc>
  __HAL_LOCK(hdma);
 80037f6:	2002      	movs	r0, #2
}
 80037f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 80037fc:	2001      	movs	r0, #1
}
 80037fe:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003800:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003802:	60e1      	str	r1, [r4, #12]
 8003804:	e63d      	b.n	8003482 <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 8003806:	f8df e1f0 	ldr.w	lr, [pc, #496]	@ 80039f8 <HAL_DMA_Start_IT+0x644>
 800380a:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 800380e:	f02c 0c01 	bic.w	ip, ip, #1
 8003812:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 8003816:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800381a:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 800381e:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003820:	f1bc 0f00 	cmp.w	ip, #0
 8003824:	f43f ae19 	beq.w	800345a <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003828:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 800382c:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800382e:	e614      	b.n	800345a <HAL_DMA_Start_IT+0xa6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003830:	4971      	ldr	r1, [pc, #452]	@ (80039f8 <HAL_DMA_Start_IT+0x644>)
 8003832:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8003834:	f023 031e 	bic.w	r3, r3, #30
 8003838:	f043 0316 	orr.w	r3, r3, #22
 800383c:	670b      	str	r3, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 800383e:	2a00      	cmp	r2, #0
 8003840:	f43f ae8f 	beq.w	8003562 <HAL_DMA_Start_IT+0x1ae>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003844:	6823      	ldr	r3, [r4, #0]
 8003846:	f043 0308 	orr.w	r3, r3, #8
 800384a:	6023      	str	r3, [r4, #0]
 800384c:	e689      	b.n	8003562 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800384e:	496a      	ldr	r1, [pc, #424]	@ (80039f8 <HAL_DMA_Start_IT+0x644>)
 8003850:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003852:	f023 031e 	bic.w	r3, r3, #30
 8003856:	f043 0316 	orr.w	r3, r3, #22
 800385a:	640b      	str	r3, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 800385c:	2a00      	cmp	r2, #0
 800385e:	d1f1      	bne.n	8003844 <HAL_DMA_Start_IT+0x490>
 8003860:	e67f      	b.n	8003562 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003862:	f8df e194 	ldr.w	lr, [pc, #404]	@ 80039f8 <HAL_DMA_Start_IT+0x644>
 8003866:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 800386a:	f02c 0c01 	bic.w	ip, ip, #1
 800386e:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003872:	e5e2      	b.n	800343a <HAL_DMA_Start_IT+0x86>
    __HAL_DMA_DISABLE(hdma);
 8003874:	f8df e180 	ldr.w	lr, [pc, #384]	@ 80039f8 <HAL_DMA_Start_IT+0x644>
 8003878:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 800387c:	f02c 0c01 	bic.w	ip, ip, #1
 8003880:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003884:	e7c7      	b.n	8003816 <HAL_DMA_Start_IT+0x462>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003886:	495c      	ldr	r1, [pc, #368]	@ (80039f8 <HAL_DMA_Start_IT+0x644>)
 8003888:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 800388a:	f023 031e 	bic.w	r3, r3, #30
 800388e:	f043 0316 	orr.w	r3, r3, #22
 8003892:	658b      	str	r3, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 8003894:	2a00      	cmp	r2, #0
 8003896:	d1d5      	bne.n	8003844 <HAL_DMA_Start_IT+0x490>
 8003898:	e663      	b.n	8003562 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 800389a:	f8df e15c 	ldr.w	lr, [pc, #348]	@ 80039f8 <HAL_DMA_Start_IT+0x644>
 800389e:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 80038a2:	f02c 0c01 	bic.w	ip, ip, #1
 80038a6:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038aa:	e6fb      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80038ac:	4952      	ldr	r1, [pc, #328]	@ (80039f8 <HAL_DMA_Start_IT+0x644>)
 80038ae:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80038b2:	f023 031e 	bic.w	r3, r3, #30
 80038b6:	f043 0316 	orr.w	r3, r3, #22
 80038ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 80038be:	2a00      	cmp	r2, #0
 80038c0:	d1c0      	bne.n	8003844 <HAL_DMA_Start_IT+0x490>
 80038c2:	e64e      	b.n	8003562 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80038c4:	494c      	ldr	r1, [pc, #304]	@ (80039f8 <HAL_DMA_Start_IT+0x644>)
 80038c6:	f8d1 30a0 	ldr.w	r3, [r1, #160]	@ 0xa0
 80038ca:	f023 031e 	bic.w	r3, r3, #30
 80038ce:	f043 0316 	orr.w	r3, r3, #22
 80038d2:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 80038d6:	2a00      	cmp	r2, #0
 80038d8:	d1b4      	bne.n	8003844 <HAL_DMA_Start_IT+0x490>
 80038da:	e642      	b.n	8003562 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 80038dc:	f8df e118 	ldr.w	lr, [pc, #280]	@ 80039f8 <HAL_DMA_Start_IT+0x644>
 80038e0:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 80038e4:	f02c 0c01 	bic.w	ip, ip, #1
 80038e8:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038ec:	e6da      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 80038ee:	f8df e108 	ldr.w	lr, [pc, #264]	@ 80039f8 <HAL_DMA_Start_IT+0x644>
 80038f2:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 80038f6:	f02c 0c01 	bic.w	ip, ip, #1
 80038fa:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80038fe:	e6d1      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003900:	493d      	ldr	r1, [pc, #244]	@ (80039f8 <HAL_DMA_Start_IT+0x644>)
 8003902:	f8d1 30b8 	ldr.w	r3, [r1, #184]	@ 0xb8
 8003906:	f023 031e 	bic.w	r3, r3, #30
 800390a:	f043 0316 	orr.w	r3, r3, #22
 800390e:	f8c1 30b8 	str.w	r3, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 8003912:	2a00      	cmp	r2, #0
 8003914:	d196      	bne.n	8003844 <HAL_DMA_Start_IT+0x490>
 8003916:	e624      	b.n	8003562 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003918:	f8df e0e0 	ldr.w	lr, [pc, #224]	@ 80039fc <HAL_DMA_Start_IT+0x648>
 800391c:	f8de c010 	ldr.w	ip, [lr, #16]
 8003920:	f02c 0c01 	bic.w	ip, ip, #1
 8003924:	f8ce c010 	str.w	ip, [lr, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003928:	e6bc      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800392a:	4934      	ldr	r1, [pc, #208]	@ (80039fc <HAL_DMA_Start_IT+0x648>)
 800392c:	690b      	ldr	r3, [r1, #16]
 800392e:	f023 031e 	bic.w	r3, r3, #30
 8003932:	f043 0316 	orr.w	r3, r3, #22
 8003936:	610b      	str	r3, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 8003938:	2a00      	cmp	r2, #0
 800393a:	d183      	bne.n	8003844 <HAL_DMA_Start_IT+0x490>
 800393c:	e611      	b.n	8003562 <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 800393e:	f8df e0bc 	ldr.w	lr, [pc, #188]	@ 80039fc <HAL_DMA_Start_IT+0x648>
 8003942:	f8de c028 	ldr.w	ip, [lr, #40]	@ 0x28
 8003946:	f02c 0c01 	bic.w	ip, ip, #1
 800394a:	f8ce c028 	str.w	ip, [lr, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800394e:	e6a9      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003950:	492a      	ldr	r1, [pc, #168]	@ (80039fc <HAL_DMA_Start_IT+0x648>)
 8003952:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8003954:	f023 031e 	bic.w	r3, r3, #30
 8003958:	f043 0316 	orr.w	r3, r3, #22
 800395c:	628b      	str	r3, [r1, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 800395e:	2a00      	cmp	r2, #0
 8003960:	f47f af70 	bne.w	8003844 <HAL_DMA_Start_IT+0x490>
 8003964:	e5fd      	b.n	8003562 <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003966:	4925      	ldr	r1, [pc, #148]	@ (80039fc <HAL_DMA_Start_IT+0x648>)
 8003968:	e772      	b.n	8003850 <HAL_DMA_Start_IT+0x49c>
    __HAL_DMA_DISABLE(hdma);
 800396a:	f8df e090 	ldr.w	lr, [pc, #144]	@ 80039fc <HAL_DMA_Start_IT+0x648>
 800396e:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 8003972:	f02c 0c01 	bic.w	ip, ip, #1
 8003976:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800397a:	e693      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800397c:	491f      	ldr	r1, [pc, #124]	@ (80039fc <HAL_DMA_Start_IT+0x648>)
 800397e:	e783      	b.n	8003888 <HAL_DMA_Start_IT+0x4d4>
    __HAL_DMA_DISABLE(hdma);
 8003980:	f8df e078 	ldr.w	lr, [pc, #120]	@ 80039fc <HAL_DMA_Start_IT+0x648>
 8003984:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8003988:	f02c 0c01 	bic.w	ip, ip, #1
 800398c:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003990:	e688      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003992:	491a      	ldr	r1, [pc, #104]	@ (80039fc <HAL_DMA_Start_IT+0x648>)
 8003994:	e74d      	b.n	8003832 <HAL_DMA_Start_IT+0x47e>
    __HAL_DMA_DISABLE(hdma);
 8003996:	f8df e064 	ldr.w	lr, [pc, #100]	@ 80039fc <HAL_DMA_Start_IT+0x648>
 800399a:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 800399e:	f02c 0c01 	bic.w	ip, ip, #1
 80039a2:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039a6:	e67d      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 80039a8:	f8df e050 	ldr.w	lr, [pc, #80]	@ 80039fc <HAL_DMA_Start_IT+0x648>
 80039ac:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 80039b0:	f02c 0c01 	bic.w	ip, ip, #1
 80039b4:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039b8:	e674      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80039ba:	4910      	ldr	r1, [pc, #64]	@ (80039fc <HAL_DMA_Start_IT+0x648>)
 80039bc:	e777      	b.n	80038ae <HAL_DMA_Start_IT+0x4fa>
 80039be:	490f      	ldr	r1, [pc, #60]	@ (80039fc <HAL_DMA_Start_IT+0x648>)
 80039c0:	e781      	b.n	80038c6 <HAL_DMA_Start_IT+0x512>
    __HAL_DMA_DISABLE(hdma);
 80039c2:	f8df e038 	ldr.w	lr, [pc, #56]	@ 80039fc <HAL_DMA_Start_IT+0x648>
 80039c6:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 80039ca:	f02c 0c01 	bic.w	ip, ip, #1
 80039ce:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039d2:	e667      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 80039d4:	f8df e024 	ldr.w	lr, [pc, #36]	@ 80039fc <HAL_DMA_Start_IT+0x648>
 80039d8:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 80039dc:	f02c 0c01 	bic.w	ip, ip, #1
 80039e0:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039e4:	e65e      	b.n	80036a4 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80039e6:	4905      	ldr	r1, [pc, #20]	@ (80039fc <HAL_DMA_Start_IT+0x648>)
 80039e8:	e78b      	b.n	8003902 <HAL_DMA_Start_IT+0x54e>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80039ea:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80039ec:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80039ee:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80039f0:	e54b      	b.n	800348a <HAL_DMA_Start_IT+0xd6>
 80039f2:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80039f4:	e555      	b.n	80034a2 <HAL_DMA_Start_IT+0xee>
 80039f6:	bf00      	nop
 80039f8:	40020000 	.word	0x40020000
 80039fc:	40020400 	.word	0x40020400
 8003a00:	40020088 	.word	0x40020088
 8003a04:	5802541c 	.word	0x5802541c
 8003a08:	58025408 	.word	0x58025408
 8003a0c:	58025480 	.word	0x58025480
 8003a10:	58025494 	.word	0x58025494
 8003a14:	400200a0 	.word	0x400200a0
 8003a18:	400204b8 	.word	0x400204b8

08003a1c <HAL_DMA_IRQHandler>:
{
 8003a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8003a1e:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a20:	4b94      	ldr	r3, [pc, #592]	@ (8003c74 <HAL_DMA_IRQHandler+0x258>)
{
 8003a22:	b083      	sub	sp, #12
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a24:	6d85      	ldr	r5, [r0, #88]	@ 0x58
{
 8003a26:	4607      	mov	r7, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8003a28:	681e      	ldr	r6, [r3, #0]
  __IO uint32_t count = 0U;
 8003a2a:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a2c:	4b92      	ldr	r3, [pc, #584]	@ (8003c78 <HAL_DMA_IRQHandler+0x25c>)
 8003a2e:	6802      	ldr	r2, [r0, #0]
 8003a30:	4892      	ldr	r0, [pc, #584]	@ (8003c7c <HAL_DMA_IRQHandler+0x260>)
  tmpisr_dma  = regs_dma->ISR;
 8003a32:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a34:	4282      	cmp	r2, r0
 8003a36:	bf18      	it	ne
 8003a38:	429a      	cmpne	r2, r3
 8003a3a:	f100 0018 	add.w	r0, r0, #24
  tmpisr_bdma = regs_bdma->ISR;
 8003a3e:	6829      	ldr	r1, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003a40:	bf0c      	ite	eq
 8003a42:	2301      	moveq	r3, #1
 8003a44:	2300      	movne	r3, #0
 8003a46:	4282      	cmp	r2, r0
 8003a48:	bf08      	it	eq
 8003a4a:	f043 0301 	orreq.w	r3, r3, #1
 8003a4e:	3018      	adds	r0, #24
 8003a50:	4282      	cmp	r2, r0
 8003a52:	bf08      	it	eq
 8003a54:	f043 0301 	orreq.w	r3, r3, #1
 8003a58:	3018      	adds	r0, #24
 8003a5a:	4282      	cmp	r2, r0
 8003a5c:	bf08      	it	eq
 8003a5e:	f043 0301 	orreq.w	r3, r3, #1
 8003a62:	3018      	adds	r0, #24
 8003a64:	4282      	cmp	r2, r0
 8003a66:	bf08      	it	eq
 8003a68:	f043 0301 	orreq.w	r3, r3, #1
 8003a6c:	3018      	adds	r0, #24
 8003a6e:	4282      	cmp	r2, r0
 8003a70:	bf08      	it	eq
 8003a72:	f043 0301 	orreq.w	r3, r3, #1
 8003a76:	3018      	adds	r0, #24
 8003a78:	4282      	cmp	r2, r0
 8003a7a:	bf08      	it	eq
 8003a7c:	f043 0301 	orreq.w	r3, r3, #1
 8003a80:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8003a84:	4282      	cmp	r2, r0
 8003a86:	bf08      	it	eq
 8003a88:	f043 0301 	orreq.w	r3, r3, #1
 8003a8c:	3018      	adds	r0, #24
 8003a8e:	4282      	cmp	r2, r0
 8003a90:	bf08      	it	eq
 8003a92:	f043 0301 	orreq.w	r3, r3, #1
 8003a96:	3018      	adds	r0, #24
 8003a98:	4282      	cmp	r2, r0
 8003a9a:	bf08      	it	eq
 8003a9c:	f043 0301 	orreq.w	r3, r3, #1
 8003aa0:	3018      	adds	r0, #24
 8003aa2:	4282      	cmp	r2, r0
 8003aa4:	bf08      	it	eq
 8003aa6:	f043 0301 	orreq.w	r3, r3, #1
 8003aaa:	3018      	adds	r0, #24
 8003aac:	4282      	cmp	r2, r0
 8003aae:	bf08      	it	eq
 8003ab0:	f043 0301 	orreq.w	r3, r3, #1
 8003ab4:	3018      	adds	r0, #24
 8003ab6:	4282      	cmp	r2, r0
 8003ab8:	bf08      	it	eq
 8003aba:	f043 0301 	orreq.w	r3, r3, #1
 8003abe:	3018      	adds	r0, #24
 8003ac0:	4282      	cmp	r2, r0
 8003ac2:	bf08      	it	eq
 8003ac4:	f043 0301 	orreq.w	r3, r3, #1
 8003ac8:	b91b      	cbnz	r3, 8003ad2 <HAL_DMA_IRQHandler+0xb6>
 8003aca:	4b6d      	ldr	r3, [pc, #436]	@ (8003c80 <HAL_DMA_IRQHandler+0x264>)
 8003acc:	429a      	cmp	r2, r3
 8003ace:	f040 812f 	bne.w	8003d30 <HAL_DMA_IRQHandler+0x314>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003ad2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ad4:	2108      	movs	r1, #8
 8003ad6:	f003 031f 	and.w	r3, r3, #31
 8003ada:	4099      	lsls	r1, r3
 8003adc:	4221      	tst	r1, r4
 8003ade:	d00b      	beq.n	8003af8 <HAL_DMA_IRQHandler+0xdc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003ae0:	6810      	ldr	r0, [r2, #0]
 8003ae2:	0740      	lsls	r0, r0, #29
 8003ae4:	d508      	bpl.n	8003af8 <HAL_DMA_IRQHandler+0xdc>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003ae6:	6810      	ldr	r0, [r2, #0]
 8003ae8:	f020 0004 	bic.w	r0, r0, #4
 8003aec:	6010      	str	r0, [r2, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003aee:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003af0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003af2:	f041 0101 	orr.w	r1, r1, #1
 8003af6:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003af8:	fa24 f103 	lsr.w	r1, r4, r3
 8003afc:	07c8      	lsls	r0, r1, #31
 8003afe:	d509      	bpl.n	8003b14 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003b00:	6951      	ldr	r1, [r2, #20]
 8003b02:	0609      	lsls	r1, r1, #24
 8003b04:	d506      	bpl.n	8003b14 <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b06:	2101      	movs	r1, #1
 8003b08:	4099      	lsls	r1, r3
 8003b0a:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b0c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b0e:	f041 0102 	orr.w	r1, r1, #2
 8003b12:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b14:	2104      	movs	r1, #4
 8003b16:	4099      	lsls	r1, r3
 8003b18:	4221      	tst	r1, r4
 8003b1a:	d007      	beq.n	8003b2c <HAL_DMA_IRQHandler+0x110>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003b1c:	6810      	ldr	r0, [r2, #0]
 8003b1e:	0780      	lsls	r0, r0, #30
 8003b20:	d504      	bpl.n	8003b2c <HAL_DMA_IRQHandler+0x110>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b22:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003b24:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003b26:	f041 0104 	orr.w	r1, r1, #4
 8003b2a:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b2c:	2110      	movs	r1, #16
 8003b2e:	4099      	lsls	r1, r3
 8003b30:	4221      	tst	r1, r4
 8003b32:	f000 80b0 	beq.w	8003c96 <HAL_DMA_IRQHandler+0x27a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003b36:	6810      	ldr	r0, [r2, #0]
 8003b38:	0700      	lsls	r0, r0, #28
 8003b3a:	f140 80ac 	bpl.w	8003c96 <HAL_DMA_IRQHandler+0x27a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b3e:	60a9      	str	r1, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003b40:	6811      	ldr	r1, [r2, #0]
 8003b42:	f411 2f80 	tst.w	r1, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003b46:	6811      	ldr	r1, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003b48:	f040 809e 	bne.w	8003c88 <HAL_DMA_IRQHandler+0x26c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003b4c:	05c9      	lsls	r1, r1, #23
 8003b4e:	d403      	bmi.n	8003b58 <HAL_DMA_IRQHandler+0x13c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003b50:	6811      	ldr	r1, [r2, #0]
 8003b52:	f021 0108 	bic.w	r1, r1, #8
 8003b56:	6011      	str	r1, [r2, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8003b58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b5a:	2900      	cmp	r1, #0
 8003b5c:	f000 809b 	beq.w	8003c96 <HAL_DMA_IRQHandler+0x27a>
            hdma->XferHalfCpltCallback(hdma);
 8003b60:	4638      	mov	r0, r7
 8003b62:	4788      	blx	r1
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b66:	2120      	movs	r1, #32
 8003b68:	f003 031f 	and.w	r3, r3, #31
 8003b6c:	4099      	lsls	r1, r3
 8003b6e:	4221      	tst	r1, r4
 8003b70:	d053      	beq.n	8003c1a <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	4840      	ldr	r0, [pc, #256]	@ (8003c78 <HAL_DMA_IRQHandler+0x25c>)
 8003b76:	4c41      	ldr	r4, [pc, #260]	@ (8003c7c <HAL_DMA_IRQHandler+0x260>)
 8003b78:	42a2      	cmp	r2, r4
 8003b7a:	bf18      	it	ne
 8003b7c:	4282      	cmpne	r2, r0
 8003b7e:	f104 0418 	add.w	r4, r4, #24
 8003b82:	bf0c      	ite	eq
 8003b84:	2001      	moveq	r0, #1
 8003b86:	2000      	movne	r0, #0
 8003b88:	42a2      	cmp	r2, r4
 8003b8a:	bf08      	it	eq
 8003b8c:	f040 0001 	orreq.w	r0, r0, #1
 8003b90:	3418      	adds	r4, #24
 8003b92:	42a2      	cmp	r2, r4
 8003b94:	bf08      	it	eq
 8003b96:	f040 0001 	orreq.w	r0, r0, #1
 8003b9a:	3418      	adds	r4, #24
 8003b9c:	42a2      	cmp	r2, r4
 8003b9e:	bf08      	it	eq
 8003ba0:	f040 0001 	orreq.w	r0, r0, #1
 8003ba4:	3418      	adds	r4, #24
 8003ba6:	42a2      	cmp	r2, r4
 8003ba8:	bf08      	it	eq
 8003baa:	f040 0001 	orreq.w	r0, r0, #1
 8003bae:	3418      	adds	r4, #24
 8003bb0:	42a2      	cmp	r2, r4
 8003bb2:	bf08      	it	eq
 8003bb4:	f040 0001 	orreq.w	r0, r0, #1
 8003bb8:	3418      	adds	r4, #24
 8003bba:	42a2      	cmp	r2, r4
 8003bbc:	bf08      	it	eq
 8003bbe:	f040 0001 	orreq.w	r0, r0, #1
 8003bc2:	f504 7456 	add.w	r4, r4, #856	@ 0x358
 8003bc6:	42a2      	cmp	r2, r4
 8003bc8:	bf08      	it	eq
 8003bca:	f040 0001 	orreq.w	r0, r0, #1
 8003bce:	3418      	adds	r4, #24
 8003bd0:	42a2      	cmp	r2, r4
 8003bd2:	bf08      	it	eq
 8003bd4:	f040 0001 	orreq.w	r0, r0, #1
 8003bd8:	3418      	adds	r4, #24
 8003bda:	42a2      	cmp	r2, r4
 8003bdc:	bf08      	it	eq
 8003bde:	f040 0001 	orreq.w	r0, r0, #1
 8003be2:	3418      	adds	r4, #24
 8003be4:	42a2      	cmp	r2, r4
 8003be6:	bf08      	it	eq
 8003be8:	f040 0001 	orreq.w	r0, r0, #1
 8003bec:	3418      	adds	r4, #24
 8003bee:	42a2      	cmp	r2, r4
 8003bf0:	bf08      	it	eq
 8003bf2:	f040 0001 	orreq.w	r0, r0, #1
 8003bf6:	3418      	adds	r4, #24
 8003bf8:	42a2      	cmp	r2, r4
 8003bfa:	bf08      	it	eq
 8003bfc:	f040 0001 	orreq.w	r0, r0, #1
 8003c00:	3418      	adds	r4, #24
 8003c02:	42a2      	cmp	r2, r4
 8003c04:	bf08      	it	eq
 8003c06:	f040 0001 	orreq.w	r0, r0, #1
 8003c0a:	2800      	cmp	r0, #0
 8003c0c:	d147      	bne.n	8003c9e <HAL_DMA_IRQHandler+0x282>
 8003c0e:	481c      	ldr	r0, [pc, #112]	@ (8003c80 <HAL_DMA_IRQHandler+0x264>)
 8003c10:	4282      	cmp	r2, r0
 8003c12:	d044      	beq.n	8003c9e <HAL_DMA_IRQHandler+0x282>
 8003c14:	6810      	ldr	r0, [r2, #0]
 8003c16:	0780      	lsls	r0, r0, #30
 8003c18:	d444      	bmi.n	8003ca4 <HAL_DMA_IRQHandler+0x288>
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d070      	beq.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003c20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c22:	07dc      	lsls	r4, r3, #31
 8003c24:	d51e      	bpl.n	8003c64 <HAL_DMA_IRQHandler+0x248>
        __HAL_DMA_DISABLE(hdma);
 8003c26:	683a      	ldr	r2, [r7, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8003c28:	2104      	movs	r1, #4
 8003c2a:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c2e:	4915      	ldr	r1, [pc, #84]	@ (8003c84 <HAL_DMA_IRQHandler+0x268>)
        __HAL_DMA_DISABLE(hdma);
 8003c30:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c32:	fba1 6106 	umull	r6, r1, r1, r6
        __HAL_DMA_DISABLE(hdma);
 8003c36:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c3a:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8003c3c:	6013      	str	r3, [r2, #0]
 8003c3e:	e002      	b.n	8003c46 <HAL_DMA_IRQHandler+0x22a>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003c40:	6813      	ldr	r3, [r2, #0]
 8003c42:	07d8      	lsls	r0, r3, #31
 8003c44:	d504      	bpl.n	8003c50 <HAL_DMA_IRQHandler+0x234>
          if (++count > timeout)
 8003c46:	9b01      	ldr	r3, [sp, #4]
 8003c48:	3301      	adds	r3, #1
 8003c4a:	428b      	cmp	r3, r1
 8003c4c:	9301      	str	r3, [sp, #4]
 8003c4e:	d9f7      	bls.n	8003c40 <HAL_DMA_IRQHandler+0x224>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003c50:	6813      	ldr	r3, [r2, #0]
 8003c52:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8003c54:	bf4c      	ite	mi
 8003c56:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8003c58:	2301      	movpl	r3, #1
 8003c5a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8003c5e:	2300      	movs	r3, #0
 8003c60:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8003c64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d04b      	beq.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
          hdma->XferCpltCallback(hdma);
 8003c6a:	4638      	mov	r0, r7
}
 8003c6c:	b003      	add	sp, #12
 8003c6e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferCpltCallback(hdma);
 8003c72:	4718      	bx	r3
 8003c74:	24000004 	.word	0x24000004
 8003c78:	40020010 	.word	0x40020010
 8003c7c:	40020028 	.word	0x40020028
 8003c80:	400204b8 	.word	0x400204b8
 8003c84:	1b4e81b5 	.word	0x1b4e81b5
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003c88:	0308      	lsls	r0, r1, #12
 8003c8a:	f57f af65 	bpl.w	8003b58 <HAL_DMA_IRQHandler+0x13c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003c8e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003c90:	2900      	cmp	r1, #0
 8003c92:	f47f af65 	bne.w	8003b60 <HAL_DMA_IRQHandler+0x144>
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c96:	2120      	movs	r1, #32
 8003c98:	4099      	lsls	r1, r3
 8003c9a:	420c      	tst	r4, r1
 8003c9c:	d0bd      	beq.n	8003c1a <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003c9e:	6810      	ldr	r0, [r2, #0]
 8003ca0:	06c4      	lsls	r4, r0, #27
 8003ca2:	d5ba      	bpl.n	8003c1a <HAL_DMA_IRQHandler+0x1fe>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ca4:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ca6:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8003caa:	2904      	cmp	r1, #4
 8003cac:	d00e      	beq.n	8003ccc <HAL_DMA_IRQHandler+0x2b0>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003cae:	6813      	ldr	r3, [r2, #0]
 8003cb0:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003cb4:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003cb6:	d026      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x2ea>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003cb8:	031d      	lsls	r5, r3, #12
 8003cba:	d531      	bpl.n	8003d20 <HAL_DMA_IRQHandler+0x304>
          if(hdma->XferCpltCallback != NULL)
 8003cbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d0ab      	beq.n	8003c1a <HAL_DMA_IRQHandler+0x1fe>
            hdma->XferCpltCallback(hdma);
 8003cc2:	4638      	mov	r0, r7
 8003cc4:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003cc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003cc8:	b1db      	cbz	r3, 8003d02 <HAL_DMA_IRQHandler+0x2e6>
 8003cca:	e7a9      	b.n	8003c20 <HAL_DMA_IRQHandler+0x204>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ccc:	6811      	ldr	r1, [r2, #0]
 8003cce:	f021 0116 	bic.w	r1, r1, #22
 8003cd2:	6011      	str	r1, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003cd4:	6951      	ldr	r1, [r2, #20]
 8003cd6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8003cda:	6151      	str	r1, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003cdc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003cde:	b319      	cbz	r1, 8003d28 <HAL_DMA_IRQHandler+0x30c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003ce0:	6811      	ldr	r1, [r2, #0]
 8003ce2:	f021 0108 	bic.w	r1, r1, #8
 8003ce6:	6011      	str	r1, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003ce8:	223f      	movs	r2, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8003cea:	2101      	movs	r1, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003cec:	fa02 f303 	lsl.w	r3, r2, r3
          __HAL_UNLOCK(hdma);
 8003cf0:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003cf2:	60ab      	str	r3, [r5, #8]
          if(hdma->XferAbortCallback != NULL)
 8003cf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8003cf6:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003cfa:	f887 2034 	strb.w	r2, [r7, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1b3      	bne.n	8003c6a <HAL_DMA_IRQHandler+0x24e>
}
 8003d02:	b003      	add	sp, #12
 8003d04:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003d06:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8003d0a:	d1d7      	bne.n	8003cbc <HAL_DMA_IRQHandler+0x2a0>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003d0c:	6811      	ldr	r1, [r2, #0]
 8003d0e:	f021 0110 	bic.w	r1, r1, #16
 8003d12:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8003d14:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8003d16:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8003d1a:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 8003d1e:	e7cd      	b.n	8003cbc <HAL_DMA_IRQHandler+0x2a0>
            if(hdma->XferM1CpltCallback != NULL)
 8003d20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d1cd      	bne.n	8003cc2 <HAL_DMA_IRQHandler+0x2a6>
 8003d26:	e778      	b.n	8003c1a <HAL_DMA_IRQHandler+0x1fe>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d28:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003d2a:	2900      	cmp	r1, #0
 8003d2c:	d1d8      	bne.n	8003ce0 <HAL_DMA_IRQHandler+0x2c4>
 8003d2e:	e7db      	b.n	8003ce8 <HAL_DMA_IRQHandler+0x2cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003d30:	4b40      	ldr	r3, [pc, #256]	@ (8003e34 <HAL_DMA_IRQHandler+0x418>)
 8003d32:	4841      	ldr	r0, [pc, #260]	@ (8003e38 <HAL_DMA_IRQHandler+0x41c>)
 8003d34:	4282      	cmp	r2, r0
 8003d36:	bf18      	it	ne
 8003d38:	429a      	cmpne	r2, r3
 8003d3a:	f100 0014 	add.w	r0, r0, #20
 8003d3e:	bf0c      	ite	eq
 8003d40:	2301      	moveq	r3, #1
 8003d42:	2300      	movne	r3, #0
 8003d44:	4282      	cmp	r2, r0
 8003d46:	bf08      	it	eq
 8003d48:	f043 0301 	orreq.w	r3, r3, #1
 8003d4c:	3014      	adds	r0, #20
 8003d4e:	4282      	cmp	r2, r0
 8003d50:	bf08      	it	eq
 8003d52:	f043 0301 	orreq.w	r3, r3, #1
 8003d56:	3014      	adds	r0, #20
 8003d58:	4282      	cmp	r2, r0
 8003d5a:	bf08      	it	eq
 8003d5c:	f043 0301 	orreq.w	r3, r3, #1
 8003d60:	3014      	adds	r0, #20
 8003d62:	4282      	cmp	r2, r0
 8003d64:	bf08      	it	eq
 8003d66:	f043 0301 	orreq.w	r3, r3, #1
 8003d6a:	3014      	adds	r0, #20
 8003d6c:	4282      	cmp	r2, r0
 8003d6e:	bf08      	it	eq
 8003d70:	f043 0301 	orreq.w	r3, r3, #1
 8003d74:	b913      	cbnz	r3, 8003d7c <HAL_DMA_IRQHandler+0x360>
 8003d76:	4b31      	ldr	r3, [pc, #196]	@ (8003e3c <HAL_DMA_IRQHandler+0x420>)
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	d1c2      	bne.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003d7c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8003d7e:	2404      	movs	r4, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003d80:	6813      	ldr	r3, [r2, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003d82:	f000 001f 	and.w	r0, r0, #31
 8003d86:	4084      	lsls	r4, r0
 8003d88:	420c      	tst	r4, r1
 8003d8a:	d00b      	beq.n	8003da4 <HAL_DMA_IRQHandler+0x388>
 8003d8c:	075e      	lsls	r6, r3, #29
 8003d8e:	d509      	bpl.n	8003da4 <HAL_DMA_IRQHandler+0x388>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d90:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003d92:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d94:	d532      	bpl.n	8003dfc <HAL_DMA_IRQHandler+0x3e0>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003d96:	03da      	lsls	r2, r3, #15
 8003d98:	d436      	bmi.n	8003e08 <HAL_DMA_IRQHandler+0x3ec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	f47f af64 	bne.w	8003c6a <HAL_DMA_IRQHandler+0x24e>
 8003da2:	e7ae      	b.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003da4:	2402      	movs	r4, #2
 8003da6:	4084      	lsls	r4, r0
 8003da8:	420c      	tst	r4, r1
 8003daa:	d00b      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0x3a8>
 8003dac:	079e      	lsls	r6, r3, #30
 8003dae:	d509      	bpl.n	8003dc4 <HAL_DMA_IRQHandler+0x3a8>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003db0:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003db2:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003db4:	d52d      	bpl.n	8003e12 <HAL_DMA_IRQHandler+0x3f6>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003db6:	03da      	lsls	r2, r3, #15
 8003db8:	d437      	bmi.n	8003e2a <HAL_DMA_IRQHandler+0x40e>
          if(hdma->XferM1CpltCallback != NULL)
 8003dba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f47f af54 	bne.w	8003c6a <HAL_DMA_IRQHandler+0x24e>
 8003dc2:	e79e      	b.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003dc4:	2408      	movs	r4, #8
 8003dc6:	4084      	lsls	r4, r0
 8003dc8:	420c      	tst	r4, r1
 8003dca:	d09a      	beq.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
 8003dcc:	071b      	lsls	r3, r3, #28
 8003dce:	d598      	bpl.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dd0:	6813      	ldr	r3, [r2, #0]
      __HAL_UNLOCK(hdma);
 8003dd2:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dd4:	f023 030e 	bic.w	r3, r3, #14
 8003dd8:	6013      	str	r3, [r2, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003dda:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8003ddc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003dde:	fa03 f000 	lsl.w	r0, r3, r0
 8003de2:	6068      	str	r0, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003de4:	657b      	str	r3, [r7, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8003de6:	f887 1034 	strb.w	r1, [r7, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8003dea:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 8003dee:	2a00      	cmp	r2, #0
 8003df0:	d087      	beq.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
        hdma->XferErrorCallback(hdma);
 8003df2:	4638      	mov	r0, r7
}
 8003df4:	b003      	add	sp, #12
 8003df6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hdma->XferErrorCallback(hdma);
 8003dfa:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003dfc:	069b      	lsls	r3, r3, #26
 8003dfe:	d403      	bmi.n	8003e08 <HAL_DMA_IRQHandler+0x3ec>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e00:	6813      	ldr	r3, [r2, #0]
 8003e02:	f023 0304 	bic.w	r3, r3, #4
 8003e06:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8003e08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	f47f af2d 	bne.w	8003c6a <HAL_DMA_IRQHandler+0x24e>
 8003e10:	e777      	b.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003e12:	f013 0320 	ands.w	r3, r3, #32
 8003e16:	d108      	bne.n	8003e2a <HAL_DMA_IRQHandler+0x40e>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e18:	6811      	ldr	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003e1a:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e1c:	f021 010a 	bic.w	r1, r1, #10
 8003e20:	6011      	str	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003e22:	f887 0035 	strb.w	r0, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8003e26:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8003e2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f47f af1c 	bne.w	8003c6a <HAL_DMA_IRQHandler+0x24e>
 8003e32:	e766      	b.n	8003d02 <HAL_DMA_IRQHandler+0x2e6>
 8003e34:	58025408 	.word	0x58025408
 8003e38:	5802541c 	.word	0x5802541c
 8003e3c:	58025494 	.word	0x58025494

08003e40 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003e40:	680b      	ldr	r3, [r1, #0]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	f000 81dc 	beq.w	8004200 <HAL_GPIO_Init+0x3c0>
 8003e48:	4ab4      	ldr	r2, [pc, #720]	@ (800411c <HAL_GPIO_Init+0x2dc>)
 8003e4a:	4290      	cmp	r0, r2
  uint32_t position = 0x00U;
 8003e4c:	f04f 0200 	mov.w	r2, #0
{
 8003e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e54:	f04f 0b01 	mov.w	fp, #1
{
 8003e58:	b085      	sub	sp, #20
 8003e5a:	f000 8105 	beq.w	8004068 <HAL_GPIO_Init+0x228>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e5e:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003e62:	9300      	str	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e64:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00U)
 8003e68:	9b00      	ldr	r3, [sp, #0]
 8003e6a:	ea1c 0a03 	ands.w	sl, ip, r3
 8003e6e:	f000 814b 	beq.w	8004108 <HAL_GPIO_Init+0x2c8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e72:	684d      	ldr	r5, [r1, #4]
 8003e74:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e76:	2303      	movs	r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e78:	f005 0703 	and.w	r7, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e7c:	fa03 f604 	lsl.w	r6, r3, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e80:	f107 38ff 	add.w	r8, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e84:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e86:	f1b8 0f01 	cmp.w	r8, #1
 8003e8a:	f240 815d 	bls.w	8004148 <HAL_GPIO_Init+0x308>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e8e:	2f03      	cmp	r7, #3
 8003e90:	f040 81cf 	bne.w	8004232 <HAL_GPIO_Init+0x3f2>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e94:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 8003e98:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e9a:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003e9e:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ea2:	ea44 0406 	orr.w	r4, r4, r6
      GPIOx->MODER = temp;
 8003ea6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ea8:	f000 812e 	beq.w	8004108 <HAL_GPIO_Init+0x2c8>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eac:	4e9c      	ldr	r6, [pc, #624]	@ (8004120 <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003eae:	f002 0703 	and.w	r7, r2, #3
 8003eb2:	230f      	movs	r3, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eb4:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003eb8:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eba:	f044 0402 	orr.w	r4, r4, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ebe:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ec2:	4b98      	ldr	r3, [pc, #608]	@ (8004124 <HAL_GPIO_Init+0x2e4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ec4:	f8c6 40f4 	str.w	r4, [r6, #244]	@ 0xf4
 8003ec8:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 8003ecc:	f022 0603 	bic.w	r6, r2, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ed0:	4298      	cmp	r0, r3
 8003ed2:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ed6:	f004 0402 	and.w	r4, r4, #2
 8003eda:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003ede:	9403      	str	r4, [sp, #12]
 8003ee0:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8003ee2:	68b4      	ldr	r4, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ee4:	ea24 040c 	bic.w	r4, r4, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ee8:	f000 8178 	beq.w	80041dc <HAL_GPIO_Init+0x39c>
 8003eec:	4b8e      	ldr	r3, [pc, #568]	@ (8004128 <HAL_GPIO_Init+0x2e8>)
 8003eee:	4298      	cmp	r0, r3
 8003ef0:	f000 80de 	beq.w	80040b0 <HAL_GPIO_Init+0x270>
 8003ef4:	f8df c234 	ldr.w	ip, [pc, #564]	@ 800412c <HAL_GPIO_Init+0x2ec>
 8003ef8:	4560      	cmp	r0, ip
 8003efa:	f000 817b 	beq.w	80041f4 <HAL_GPIO_Init+0x3b4>
 8003efe:	f8df c230 	ldr.w	ip, [pc, #560]	@ 8004130 <HAL_GPIO_Init+0x2f0>
 8003f02:	4560      	cmp	r0, ip
 8003f04:	f000 817d 	beq.w	8004202 <HAL_GPIO_Init+0x3c2>
 8003f08:	f8df c228 	ldr.w	ip, [pc, #552]	@ 8004134 <HAL_GPIO_Init+0x2f4>
 8003f0c:	4560      	cmp	r0, ip
 8003f0e:	f000 816b 	beq.w	80041e8 <HAL_GPIO_Init+0x3a8>
 8003f12:	f8df c224 	ldr.w	ip, [pc, #548]	@ 8004138 <HAL_GPIO_Init+0x2f8>
 8003f16:	4560      	cmp	r0, ip
 8003f18:	f000 8179 	beq.w	800420e <HAL_GPIO_Init+0x3ce>
 8003f1c:	f8df c21c 	ldr.w	ip, [pc, #540]	@ 800413c <HAL_GPIO_Init+0x2fc>
 8003f20:	4560      	cmp	r0, ip
 8003f22:	f000 817a 	beq.w	800421a <HAL_GPIO_Init+0x3da>
 8003f26:	f8df c218 	ldr.w	ip, [pc, #536]	@ 8004140 <HAL_GPIO_Init+0x300>
 8003f2a:	4560      	cmp	r0, ip
 8003f2c:	f000 817b 	beq.w	8004226 <HAL_GPIO_Init+0x3e6>
 8003f30:	f8df c210 	ldr.w	ip, [pc, #528]	@ 8004144 <HAL_GPIO_Init+0x304>
 8003f34:	4560      	cmp	r0, ip
 8003f36:	bf0c      	ite	eq
 8003f38:	f04f 0c09 	moveq.w	ip, #9
 8003f3c:	f04f 0c0a 	movne.w	ip, #10
 8003f40:	fa0c f707 	lsl.w	r7, ip, r7
 8003f44:	433c      	orrs	r4, r7
 8003f46:	e0b8      	b.n	80040ba <HAL_GPIO_Init+0x27a>
        temp = GPIOx->OSPEEDR;
 8003f48:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f4c:	2c02      	cmp	r4, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f4e:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003f50:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f54:	fa06 f807 	lsl.w	r8, r6, r7
 8003f58:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8003f5c:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f60:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8003f64:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f68:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f6c:	ea29 0e0e 	bic.w	lr, r9, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f70:	ea48 0e0e 	orr.w	lr, r8, lr
        GPIOx->OTYPER = temp;
 8003f74:	f8c0 e004 	str.w	lr, [r0, #4]
      temp = GPIOx->PUPDR;
 8003f78:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f7c:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f7e:	ea0a 0808 	and.w	r8, sl, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f82:	fa06 fe07 	lsl.w	lr, r6, r7
 8003f86:	ea4e 0e08 	orr.w	lr, lr, r8
      GPIOx->PUPDR = temp;
 8003f8a:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f8e:	d117      	bne.n	8003fc0 <HAL_GPIO_Init+0x180>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f90:	f002 0e07 	and.w	lr, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f94:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8003f96:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003f9a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8003f9e:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003fa2:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 8003fa6:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003faa:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003fac:	260f      	movs	r6, #15
 8003fae:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003fb2:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003fb4:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003fb8:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 8003fbc:	f8c8 e020 	str.w	lr, [r8, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fc0:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 8003fc2:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fc4:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003fc8:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fcc:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 8003fd0:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fd2:	d045      	beq.n	8004060 <HAL_GPIO_Init+0x220>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fd4:	4f52      	ldr	r7, [pc, #328]	@ (8004120 <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003fd6:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fd8:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 8003fdc:	f044 0402 	orr.w	r4, r4, #2
 8003fe0:	f8c7 40f4 	str.w	r4, [r7, #244]	@ 0xf4
 8003fe4:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 8003fe8:	f022 0703 	bic.w	r7, r2, #3
 8003fec:	f004 0402 	and.w	r4, r4, #2
 8003ff0:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 8003ff4:	9403      	str	r4, [sp, #12]
 8003ff6:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8003ffa:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003ffc:	f002 0403 	and.w	r4, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8004000:	f8d7 e008 	ldr.w	lr, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004004:	00a4      	lsls	r4, r4, #2
 8004006:	fa06 f404 	lsl.w	r4, r6, r4
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800400a:	02ee      	lsls	r6, r5, #11
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800400c:	ea2e 0404 	bic.w	r4, lr, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004010:	60bc      	str	r4, [r7, #8]
        temp = EXTI->RTSR1;
 8004012:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
        temp &= ~(iocurrent);
 8004016:	ea6f 070c 	mvn.w	r7, ip
        temp = EXTI->RTSR1;
 800401a:	6824      	ldr	r4, [r4, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800401c:	f100 80d2 	bmi.w	80041c4 <HAL_GPIO_Init+0x384>
        temp &= ~(iocurrent);
 8004020:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 8004022:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8004026:	6034      	str	r4, [r6, #0]

        temp = EXTI->FTSR1;
 8004028:	6874      	ldr	r4, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800402a:	02ae      	lsls	r6, r5, #10
 800402c:	f100 80d3 	bmi.w	80041d6 <HAL_GPIO_Init+0x396>
        temp &= ~(iocurrent);
 8004030:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 8004032:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8004036:	6074      	str	r4, [r6, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004038:	f8d6 4084 	ldr.w	r4, [r6, #132]	@ 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800403c:	03ae      	lsls	r6, r5, #14
 800403e:	f100 80c7 	bmi.w	80041d0 <HAL_GPIO_Init+0x390>
        temp &= ~(iocurrent);
 8004042:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004044:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004048:	03ed      	lsls	r5, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 800404a:	f8c6 4084 	str.w	r4, [r6, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 800404e:	f8d6 4080 	ldr.w	r4, [r6, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004052:	f100 80ba 	bmi.w	80041ca <HAL_GPIO_Init+0x38a>
        temp &= ~(iocurrent);
 8004056:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004058:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800405c:	f8c5 4080 	str.w	r4, [r5, #128]	@ 0x80
      }
    }

    position++;
 8004060:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004062:	fa33 f402 	lsrs.w	r4, r3, r2
 8004066:	d055      	beq.n	8004114 <HAL_GPIO_Init+0x2d4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004068:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00U)
 800406c:	ea13 0c0e 	ands.w	ip, r3, lr
 8004070:	d0f6      	beq.n	8004060 <HAL_GPIO_Init+0x220>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004072:	684d      	ldr	r5, [r1, #4]
 8004074:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004076:	2603      	movs	r6, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004078:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800407c:	fa06 f807 	lsl.w	r8, r6, r7
 8004080:	ea6f 0a08 	mvn.w	sl, r8
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004084:	f104 38ff 	add.w	r8, r4, #4294967295
 8004088:	f1b8 0f01 	cmp.w	r8, #1
 800408c:	f67f af5c 	bls.w	8003f48 <HAL_GPIO_Init+0x108>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004090:	2c03      	cmp	r4, #3
 8004092:	d095      	beq.n	8003fc0 <HAL_GPIO_Init+0x180>
      temp = GPIOx->PUPDR;
 8004094:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 800411c <HAL_GPIO_Init+0x2dc>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004098:	688e      	ldr	r6, [r1, #8]
      temp = GPIOx->PUPDR;
 800409a:	f8d8 900c 	ldr.w	r9, [r8, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800409e:	fa06 fe07 	lsl.w	lr, r6, r7
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040a2:	ea0a 0909 	and.w	r9, sl, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040a6:	ea4e 0e09 	orr.w	lr, lr, r9
      GPIOx->PUPDR = temp;
 80040aa:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040ae:	e787      	b.n	8003fc0 <HAL_GPIO_Init+0x180>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80040b0:	f04f 0c02 	mov.w	ip, #2
 80040b4:	fa0c f707 	lsl.w	r7, ip, r7
 80040b8:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040ba:	60b4      	str	r4, [r6, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040bc:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 80040be:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 80040c2:	ea6f 060a 	mvn.w	r6, sl
          temp |= iocurrent;
 80040c6:	bf4c      	ite	mi
 80040c8:	ea4a 0404 	orrmi.w	r4, sl, r4
        temp &= ~(iocurrent);
 80040cc:	4034      	andpl	r4, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040ce:	02ab      	lsls	r3, r5, #10
        EXTI->RTSR1 = temp;
 80040d0:	f8ce 4000 	str.w	r4, [lr]
        temp = EXTI->FTSR1;
 80040d4:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
 80040d8:	bf54      	ite	pl
 80040da:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80040dc:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040e0:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 80040e2:	f8ce 4004 	str.w	r4, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 80040e6:	f8de 4084 	ldr.w	r4, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 80040ea:	bf54      	ite	pl
 80040ec:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80040ee:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040f2:	03eb      	lsls	r3, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 80040f4:	f8ce 4084 	str.w	r4, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 80040f8:	f8de 4080 	ldr.w	r4, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 80040fc:	bf54      	ite	pl
 80040fe:	4034      	andpl	r4, r6
          temp |= iocurrent;
 8004100:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI_CurrentCPU->IMR1 = temp;
 8004104:	f8ce 4080 	str.w	r4, [lr, #128]	@ 0x80
    position++;
 8004108:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800410a:	9b00      	ldr	r3, [sp, #0]
 800410c:	fa33 f402 	lsrs.w	r4, r3, r2
 8004110:	f47f aea8 	bne.w	8003e64 <HAL_GPIO_Init+0x24>
  }
}
 8004114:	b005      	add	sp, #20
 8004116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800411a:	bf00      	nop
 800411c:	58020000 	.word	0x58020000
 8004120:	58024400 	.word	0x58024400
 8004124:	58020400 	.word	0x58020400
 8004128:	58020800 	.word	0x58020800
 800412c:	58020c00 	.word	0x58020c00
 8004130:	58021000 	.word	0x58021000
 8004134:	58021400 	.word	0x58021400
 8004138:	58021800 	.word	0x58021800
 800413c:	58021c00 	.word	0x58021c00
 8004140:	58022000 	.word	0x58022000
 8004144:	58022400 	.word	0x58022400
        temp = GPIOx->OSPEEDR;
 8004148:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800414c:	2f02      	cmp	r7, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 800414e:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004150:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004154:	fa03 f804 	lsl.w	r8, r3, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004158:	688b      	ldr	r3, [r1, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800415a:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 800415e:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004162:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8004166:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800416a:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800416e:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004172:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8004176:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800417a:	fa03 fc04 	lsl.w	ip, r3, r4
      temp = GPIOx->PUPDR;
 800417e:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004182:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004186:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 800418a:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800418e:	f47f ae81 	bne.w	8003e94 <HAL_GPIO_Init+0x54>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004192:	f002 0c07 	and.w	ip, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004196:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 8004198:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800419c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80041a0:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041a4:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3U];
 80041a8:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041ac:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80041ae:	230f      	movs	r3, #15
 80041b0:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041b4:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80041b6:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041ba:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3U] = temp;
 80041be:	f8c8 c020 	str.w	ip, [r8, #32]
 80041c2:	e667      	b.n	8003e94 <HAL_GPIO_Init+0x54>
          temp |= iocurrent;
 80041c4:	ea44 040c 	orr.w	r4, r4, ip
 80041c8:	e72b      	b.n	8004022 <HAL_GPIO_Init+0x1e2>
          temp |= iocurrent;
 80041ca:	ea44 040c 	orr.w	r4, r4, ip
 80041ce:	e743      	b.n	8004058 <HAL_GPIO_Init+0x218>
          temp |= iocurrent;
 80041d0:	ea4c 0404 	orr.w	r4, ip, r4
 80041d4:	e736      	b.n	8004044 <HAL_GPIO_Init+0x204>
          temp |= iocurrent;
 80041d6:	ea44 040c 	orr.w	r4, r4, ip
 80041da:	e72a      	b.n	8004032 <HAL_GPIO_Init+0x1f2>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80041dc:	f04f 0c01 	mov.w	ip, #1
 80041e0:	fa0c f707 	lsl.w	r7, ip, r7
 80041e4:	433c      	orrs	r4, r7
 80041e6:	e768      	b.n	80040ba <HAL_GPIO_Init+0x27a>
 80041e8:	f04f 0c05 	mov.w	ip, #5
 80041ec:	fa0c f707 	lsl.w	r7, ip, r7
 80041f0:	433c      	orrs	r4, r7
 80041f2:	e762      	b.n	80040ba <HAL_GPIO_Init+0x27a>
 80041f4:	f04f 0c03 	mov.w	ip, #3
 80041f8:	fa0c f707 	lsl.w	r7, ip, r7
 80041fc:	433c      	orrs	r4, r7
 80041fe:	e75c      	b.n	80040ba <HAL_GPIO_Init+0x27a>
 8004200:	4770      	bx	lr
 8004202:	f04f 0c04 	mov.w	ip, #4
 8004206:	fa0c f707 	lsl.w	r7, ip, r7
 800420a:	433c      	orrs	r4, r7
 800420c:	e755      	b.n	80040ba <HAL_GPIO_Init+0x27a>
 800420e:	f04f 0c06 	mov.w	ip, #6
 8004212:	fa0c f707 	lsl.w	r7, ip, r7
 8004216:	433c      	orrs	r4, r7
 8004218:	e74f      	b.n	80040ba <HAL_GPIO_Init+0x27a>
 800421a:	f04f 0c07 	mov.w	ip, #7
 800421e:	fa0c f707 	lsl.w	r7, ip, r7
 8004222:	433c      	orrs	r4, r7
 8004224:	e749      	b.n	80040ba <HAL_GPIO_Init+0x27a>
 8004226:	f04f 0c08 	mov.w	ip, #8
 800422a:	fa0c f707 	lsl.w	r7, ip, r7
 800422e:	433c      	orrs	r4, r7
 8004230:	e743      	b.n	80040ba <HAL_GPIO_Init+0x27a>
      temp = GPIOx->PUPDR;
 8004232:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004236:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004238:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800423c:	fa03 fc04 	lsl.w	ip, r3, r4
 8004240:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004244:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004248:	e624      	b.n	8003e94 <HAL_GPIO_Init+0x54>
 800424a:	bf00      	nop

0800424c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800424c:	b902      	cbnz	r2, 8004250 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800424e:	0409      	lsls	r1, r1, #16
 8004250:	6181      	str	r1, [r0, #24]
  }
}
 8004252:	4770      	bx	lr

08004254 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004254:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004256:	4c10      	ldr	r4, [pc, #64]	@ (8004298 <HAL_PWREx_ConfigSupply+0x44>)
 8004258:	68e3      	ldr	r3, [r4, #12]
 800425a:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800425e:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004260:	d105      	bne.n	800426e <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004262:	f003 0307 	and.w	r3, r3, #7
 8004266:	1a18      	subs	r0, r3, r0
 8004268:	bf18      	it	ne
 800426a:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800426c:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800426e:	f023 0307 	bic.w	r3, r3, #7
 8004272:	4303      	orrs	r3, r0
 8004274:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 8004276:	f7fd fb77 	bl	8001968 <HAL_GetTick>
 800427a:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800427c:	e005      	b.n	800428a <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800427e:	f7fd fb73 	bl	8001968 <HAL_GetTick>
 8004282:	1b40      	subs	r0, r0, r5
 8004284:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8004288:	d804      	bhi.n	8004294 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800428a:	6863      	ldr	r3, [r4, #4]
 800428c:	049b      	lsls	r3, r3, #18
 800428e:	d5f6      	bpl.n	800427e <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 8004290:	2000      	movs	r0, #0
}
 8004292:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004294:	2001      	movs	r0, #1
}
 8004296:	bd38      	pop	{r3, r4, r5, pc}
 8004298:	58024800 	.word	0x58024800

0800429c <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800429c:	4b33      	ldr	r3, [pc, #204]	@ (800436c <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800429e:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042a0:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80042a2:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80042a4:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 80042a6:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80042aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80042ac:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 80042b0:	d036      	beq.n	8004320 <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80042b2:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80042b6:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042ba:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042be:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80042c2:	fb05 f202 	mul.w	r2, r5, r2
        switch (pllsource)
 80042c6:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80042cc:	ee06 2a90 	vmov	s13, r2
 80042d0:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 80042d4:	d002      	beq.n	80042dc <HAL_RCC_GetSysClockFreq.part.0+0x40>
 80042d6:	2902      	cmp	r1, #2
 80042d8:	d042      	beq.n	8004360 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 80042da:	b319      	cbz	r1, 8004324 <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042dc:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8004370 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 80042e0:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80042e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ea:	ee07 3a90 	vmov	s15, r3
 80042ee:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80042f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042f6:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80042fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042fe:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004302:	4b1a      	ldr	r3, [pc, #104]	@ (800436c <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004306:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800430a:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800430c:	ee07 3a10 	vmov	s14, r3
 8004310:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8004314:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004318:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800431c:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8004320:	bc30      	pop	{r4, r5}
 8004322:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	0692      	lsls	r2, r2, #26
 8004328:	d51d      	bpl.n	8004366 <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800432a:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800432c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004330:	4a10      	ldr	r2, [pc, #64]	@ (8004374 <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004334:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004338:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800433c:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800433e:	ee06 3a10 	vmov	s12, r3
 8004342:	ee05 2a90 	vmov	s11, r2
 8004346:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800434a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800434e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8004352:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8004356:	ee36 7a26 	vadd.f32	s14, s12, s13
 800435a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800435e:	e7d0      	b.n	8004302 <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004360:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8004378 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 8004364:	e7bc      	b.n	80042e0 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004366:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800437c <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 800436a:	e7b9      	b.n	80042e0 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 800436c:	58024400 	.word	0x58024400
 8004370:	4a742400 	.word	0x4a742400
 8004374:	03d09000 	.word	0x03d09000
 8004378:	4bbebc20 	.word	0x4bbebc20
 800437c:	4c742400 	.word	0x4c742400

08004380 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004380:	2800      	cmp	r0, #0
 8004382:	f000 82e7 	beq.w	8004954 <HAL_RCC_OscConfig+0x5d4>
{
 8004386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004388:	6803      	ldr	r3, [r0, #0]
 800438a:	4604      	mov	r4, r0
 800438c:	07d9      	lsls	r1, r3, #31
 800438e:	d52e      	bpl.n	80043ee <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004390:	4997      	ldr	r1, [pc, #604]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
 8004392:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004394:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004396:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800439a:	2a10      	cmp	r2, #16
 800439c:	f000 80ee 	beq.w	800457c <HAL_RCC_OscConfig+0x1fc>
 80043a0:	2a18      	cmp	r2, #24
 80043a2:	f000 80e6 	beq.w	8004572 <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043a6:	6863      	ldr	r3, [r4, #4]
 80043a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043ac:	f000 8111 	beq.w	80045d2 <HAL_RCC_OscConfig+0x252>
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f000 8167 	beq.w	8004684 <HAL_RCC_OscConfig+0x304>
 80043b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043ba:	4b8d      	ldr	r3, [pc, #564]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	f000 8288 	beq.w	80048d2 <HAL_RCC_OscConfig+0x552>
 80043c2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80043ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80043d0:	f7fd faca 	bl	8001968 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043d4:	4e86      	ldr	r6, [pc, #536]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 80043d6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043d8:	e005      	b.n	80043e6 <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043da:	f7fd fac5 	bl	8001968 <HAL_GetTick>
 80043de:	1b40      	subs	r0, r0, r5
 80043e0:	2864      	cmp	r0, #100	@ 0x64
 80043e2:	f200 814d 	bhi.w	8004680 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80043e6:	6833      	ldr	r3, [r6, #0]
 80043e8:	039b      	lsls	r3, r3, #14
 80043ea:	d5f6      	bpl.n	80043da <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043ec:	6823      	ldr	r3, [r4, #0]
 80043ee:	079d      	lsls	r5, r3, #30
 80043f0:	d470      	bmi.n	80044d4 <HAL_RCC_OscConfig+0x154>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80043f2:	06d9      	lsls	r1, r3, #27
 80043f4:	d533      	bpl.n	800445e <HAL_RCC_OscConfig+0xde>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043f6:	4a7e      	ldr	r2, [pc, #504]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
 80043f8:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043fa:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004400:	2b08      	cmp	r3, #8
 8004402:	f000 80cb 	beq.w	800459c <HAL_RCC_OscConfig+0x21c>
 8004406:	2b18      	cmp	r3, #24
 8004408:	f000 80c3 	beq.w	8004592 <HAL_RCC_OscConfig+0x212>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800440c:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800440e:	4d78      	ldr	r5, [pc, #480]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 816f 	beq.w	80046f4 <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_CSI_ENABLE();
 8004416:	682b      	ldr	r3, [r5, #0]
 8004418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800441c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800441e:	f7fd faa3 	bl	8001968 <HAL_GetTick>
 8004422:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004424:	e005      	b.n	8004432 <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004426:	f7fd fa9f 	bl	8001968 <HAL_GetTick>
 800442a:	1b80      	subs	r0, r0, r6
 800442c:	2802      	cmp	r0, #2
 800442e:	f200 8127 	bhi.w	8004680 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004432:	682b      	ldr	r3, [r5, #0]
 8004434:	05db      	lsls	r3, r3, #23
 8004436:	d5f6      	bpl.n	8004426 <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004438:	f7fd fa9c 	bl	8001974 <HAL_GetREVID>
 800443c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004440:	4298      	cmp	r0, r3
 8004442:	f200 8267 	bhi.w	8004914 <HAL_RCC_OscConfig+0x594>
 8004446:	6a22      	ldr	r2, [r4, #32]
 8004448:	686b      	ldr	r3, [r5, #4]
 800444a:	2a20      	cmp	r2, #32
 800444c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004450:	bf0c      	ite	eq
 8004452:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 8004456:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800445a:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800445c:	6823      	ldr	r3, [r4, #0]
 800445e:	071d      	lsls	r5, r3, #28
 8004460:	d516      	bpl.n	8004490 <HAL_RCC_OscConfig+0x110>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004462:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8004464:	4d62      	ldr	r5, [pc, #392]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 8122 	beq.w	80046b0 <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_LSI_ENABLE();
 800446c:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800446e:	f043 0301 	orr.w	r3, r3, #1
 8004472:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 8004474:	f7fd fa78 	bl	8001968 <HAL_GetTick>
 8004478:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800447a:	e005      	b.n	8004488 <HAL_RCC_OscConfig+0x108>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800447c:	f7fd fa74 	bl	8001968 <HAL_GetTick>
 8004480:	1b80      	subs	r0, r0, r6
 8004482:	2802      	cmp	r0, #2
 8004484:	f200 80fc 	bhi.w	8004680 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004488:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800448a:	0798      	lsls	r0, r3, #30
 800448c:	d5f6      	bpl.n	800447c <HAL_RCC_OscConfig+0xfc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800448e:	6823      	ldr	r3, [r4, #0]
 8004490:	069a      	lsls	r2, r3, #26
 8004492:	d516      	bpl.n	80044c2 <HAL_RCC_OscConfig+0x142>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004494:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8004496:	4d56      	ldr	r5, [pc, #344]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004498:	2b00      	cmp	r3, #0
 800449a:	f000 811a 	beq.w	80046d2 <HAL_RCC_OscConfig+0x352>
      __HAL_RCC_HSI48_ENABLE();
 800449e:	682b      	ldr	r3, [r5, #0]
 80044a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80044a4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80044a6:	f7fd fa5f 	bl	8001968 <HAL_GetTick>
 80044aa:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80044ac:	e005      	b.n	80044ba <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80044ae:	f7fd fa5b 	bl	8001968 <HAL_GetTick>
 80044b2:	1b80      	subs	r0, r0, r6
 80044b4:	2802      	cmp	r0, #2
 80044b6:	f200 80e3 	bhi.w	8004680 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80044ba:	682b      	ldr	r3, [r5, #0]
 80044bc:	049f      	lsls	r7, r3, #18
 80044be:	d5f6      	bpl.n	80044ae <HAL_RCC_OscConfig+0x12e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044c0:	6823      	ldr	r3, [r4, #0]
 80044c2:	0759      	lsls	r1, r3, #29
 80044c4:	f100 808b 	bmi.w	80045de <HAL_RCC_OscConfig+0x25e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044c8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f040 80bf 	bne.w	800464e <HAL_RCC_OscConfig+0x2ce>
  return HAL_OK;
 80044d0:	2000      	movs	r0, #0
}
 80044d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044d4:	4a46      	ldr	r2, [pc, #280]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
 80044d6:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80044d8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80044da:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 80044de:	d12d      	bne.n	800453c <HAL_RCC_OscConfig+0x1bc>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044e0:	4b43      	ldr	r3, [pc, #268]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80044e2:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	0759      	lsls	r1, r3, #29
 80044e8:	d501      	bpl.n	80044ee <HAL_RCC_OscConfig+0x16e>
 80044ea:	2a00      	cmp	r2, #0
 80044ec:	d04f      	beq.n	800458e <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80044ee:	4d40      	ldr	r5, [pc, #256]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
 80044f0:	682b      	ldr	r3, [r5, #0]
 80044f2:	f023 0319 	bic.w	r3, r3, #25
 80044f6:	4313      	orrs	r3, r2
 80044f8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80044fa:	f7fd fa35 	bl	8001968 <HAL_GetTick>
 80044fe:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004500:	e005      	b.n	800450e <HAL_RCC_OscConfig+0x18e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004502:	f7fd fa31 	bl	8001968 <HAL_GetTick>
 8004506:	1b80      	subs	r0, r0, r6
 8004508:	2802      	cmp	r0, #2
 800450a:	f200 80b9 	bhi.w	8004680 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800450e:	682b      	ldr	r3, [r5, #0]
 8004510:	075b      	lsls	r3, r3, #29
 8004512:	d5f6      	bpl.n	8004502 <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004514:	f7fd fa2e 	bl	8001974 <HAL_GetREVID>
 8004518:	f241 0303 	movw	r3, #4099	@ 0x1003
 800451c:	4298      	cmp	r0, r3
 800451e:	f200 8110 	bhi.w	8004742 <HAL_RCC_OscConfig+0x3c2>
 8004522:	6922      	ldr	r2, [r4, #16]
 8004524:	686b      	ldr	r3, [r5, #4]
 8004526:	2a40      	cmp	r2, #64	@ 0x40
 8004528:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800452c:	bf0c      	ite	eq
 800452e:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 8004532:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8004536:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004538:	6823      	ldr	r3, [r4, #0]
 800453a:	e75a      	b.n	80043f2 <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800453c:	2b18      	cmp	r3, #24
 800453e:	f000 80fc 	beq.w	800473a <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004542:	4d2b      	ldr	r5, [pc, #172]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004544:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004546:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004548:	2a00      	cmp	r2, #0
 800454a:	f000 80e5 	beq.w	8004718 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800454e:	f023 0319 	bic.w	r3, r3, #25
 8004552:	4313      	orrs	r3, r2
 8004554:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004556:	f7fd fa07 	bl	8001968 <HAL_GetTick>
 800455a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800455c:	e005      	b.n	800456a <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800455e:	f7fd fa03 	bl	8001968 <HAL_GetTick>
 8004562:	1b80      	subs	r0, r0, r6
 8004564:	2802      	cmp	r0, #2
 8004566:	f200 808b 	bhi.w	8004680 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800456a:	682b      	ldr	r3, [r5, #0]
 800456c:	075f      	lsls	r7, r3, #29
 800456e:	d5f6      	bpl.n	800455e <HAL_RCC_OscConfig+0x1de>
 8004570:	e7d0      	b.n	8004514 <HAL_RCC_OscConfig+0x194>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004572:	f001 0103 	and.w	r1, r1, #3
 8004576:	2902      	cmp	r1, #2
 8004578:	f47f af15 	bne.w	80043a6 <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800457c:	4a1c      	ldr	r2, [pc, #112]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
 800457e:	6812      	ldr	r2, [r2, #0]
 8004580:	0392      	lsls	r2, r2, #14
 8004582:	f57f af34 	bpl.w	80043ee <HAL_RCC_OscConfig+0x6e>
 8004586:	6862      	ldr	r2, [r4, #4]
 8004588:	2a00      	cmp	r2, #0
 800458a:	f47f af30 	bne.w	80043ee <HAL_RCC_OscConfig+0x6e>
    return HAL_ERROR;
 800458e:	2001      	movs	r0, #1
}
 8004590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004592:	f002 0203 	and.w	r2, r2, #3
 8004596:	2a01      	cmp	r2, #1
 8004598:	f47f af38 	bne.w	800440c <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800459c:	4b14      	ldr	r3, [pc, #80]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	05da      	lsls	r2, r3, #23
 80045a2:	d502      	bpl.n	80045aa <HAL_RCC_OscConfig+0x22a>
 80045a4:	69e3      	ldr	r3, [r4, #28]
 80045a6:	2b80      	cmp	r3, #128	@ 0x80
 80045a8:	d1f1      	bne.n	800458e <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045aa:	f7fd f9e3 	bl	8001974 <HAL_GetREVID>
 80045ae:	f241 0303 	movw	r3, #4099	@ 0x1003
 80045b2:	4298      	cmp	r0, r3
 80045b4:	f200 80ce 	bhi.w	8004754 <HAL_RCC_OscConfig+0x3d4>
 80045b8:	6a22      	ldr	r2, [r4, #32]
 80045ba:	2a20      	cmp	r2, #32
 80045bc:	f000 81b9 	beq.w	8004932 <HAL_RCC_OscConfig+0x5b2>
 80045c0:	490b      	ldr	r1, [pc, #44]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
 80045c2:	684b      	ldr	r3, [r1, #4]
 80045c4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80045c8:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80045cc:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045ce:	6823      	ldr	r3, [r4, #0]
 80045d0:	e745      	b.n	800445e <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045d2:	4a07      	ldr	r2, [pc, #28]	@ (80045f0 <HAL_RCC_OscConfig+0x270>)
 80045d4:	6813      	ldr	r3, [r2, #0]
 80045d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045da:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045dc:	e6f8      	b.n	80043d0 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 80045de:	4d05      	ldr	r5, [pc, #20]	@ (80045f4 <HAL_RCC_OscConfig+0x274>)
 80045e0:	682b      	ldr	r3, [r5, #0]
 80045e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045e6:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80045e8:	f7fd f9be 	bl	8001968 <HAL_GetTick>
 80045ec:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80045ee:	e008      	b.n	8004602 <HAL_RCC_OscConfig+0x282>
 80045f0:	58024400 	.word	0x58024400
 80045f4:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045f8:	f7fd f9b6 	bl	8001968 <HAL_GetTick>
 80045fc:	1b80      	subs	r0, r0, r6
 80045fe:	2864      	cmp	r0, #100	@ 0x64
 8004600:	d83e      	bhi.n	8004680 <HAL_RCC_OscConfig+0x300>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004602:	682b      	ldr	r3, [r5, #0]
 8004604:	05da      	lsls	r2, r3, #23
 8004606:	d5f7      	bpl.n	80045f8 <HAL_RCC_OscConfig+0x278>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004608:	68a3      	ldr	r3, [r4, #8]
 800460a:	2b01      	cmp	r3, #1
 800460c:	f000 818b 	beq.w	8004926 <HAL_RCC_OscConfig+0x5a6>
 8004610:	2b00      	cmp	r3, #0
 8004612:	f000 8166 	beq.w	80048e2 <HAL_RCC_OscConfig+0x562>
 8004616:	2b05      	cmp	r3, #5
 8004618:	4b85      	ldr	r3, [pc, #532]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
 800461a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800461c:	f000 8192 	beq.w	8004944 <HAL_RCC_OscConfig+0x5c4>
 8004620:	f022 0201 	bic.w	r2, r2, #1
 8004624:	671a      	str	r2, [r3, #112]	@ 0x70
 8004626:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004628:	f022 0204 	bic.w	r2, r2, #4
 800462c:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800462e:	f7fd f99b 	bl	8001968 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004632:	4e7f      	ldr	r6, [pc, #508]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004634:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8004638:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800463a:	e004      	b.n	8004646 <HAL_RCC_OscConfig+0x2c6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800463c:	f7fd f994 	bl	8001968 <HAL_GetTick>
 8004640:	1b40      	subs	r0, r0, r5
 8004642:	42b8      	cmp	r0, r7
 8004644:	d81c      	bhi.n	8004680 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004646:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8004648:	079b      	lsls	r3, r3, #30
 800464a:	d5f7      	bpl.n	800463c <HAL_RCC_OscConfig+0x2bc>
 800464c:	e73c      	b.n	80044c8 <HAL_RCC_OscConfig+0x148>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800464e:	4d78      	ldr	r5, [pc, #480]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
 8004650:	692a      	ldr	r2, [r5, #16]
 8004652:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004656:	2a18      	cmp	r2, #24
 8004658:	f000 80ee 	beq.w	8004838 <HAL_RCC_OscConfig+0x4b8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800465c:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 800465e:	682b      	ldr	r3, [r5, #0]
 8004660:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004664:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004666:	d07f      	beq.n	8004768 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 8004668:	f7fd f97e 	bl	8001968 <HAL_GetTick>
 800466c:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800466e:	682b      	ldr	r3, [r5, #0]
 8004670:	019b      	lsls	r3, r3, #6
 8004672:	f57f af2d 	bpl.w	80044d0 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004676:	f7fd f977 	bl	8001968 <HAL_GetTick>
 800467a:	1b00      	subs	r0, r0, r4
 800467c:	2802      	cmp	r0, #2
 800467e:	d9f6      	bls.n	800466e <HAL_RCC_OscConfig+0x2ee>
            return HAL_TIMEOUT;
 8004680:	2003      	movs	r0, #3
}
 8004682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004684:	4d6a      	ldr	r5, [pc, #424]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
 8004686:	682b      	ldr	r3, [r5, #0]
 8004688:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800468c:	602b      	str	r3, [r5, #0]
 800468e:	682b      	ldr	r3, [r5, #0]
 8004690:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004694:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004696:	f7fd f967 	bl	8001968 <HAL_GetTick>
 800469a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800469c:	e004      	b.n	80046a8 <HAL_RCC_OscConfig+0x328>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800469e:	f7fd f963 	bl	8001968 <HAL_GetTick>
 80046a2:	1b80      	subs	r0, r0, r6
 80046a4:	2864      	cmp	r0, #100	@ 0x64
 80046a6:	d8eb      	bhi.n	8004680 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80046a8:	682b      	ldr	r3, [r5, #0]
 80046aa:	039f      	lsls	r7, r3, #14
 80046ac:	d4f7      	bmi.n	800469e <HAL_RCC_OscConfig+0x31e>
 80046ae:	e69d      	b.n	80043ec <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 80046b0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80046b2:	f023 0301 	bic.w	r3, r3, #1
 80046b6:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80046b8:	f7fd f956 	bl	8001968 <HAL_GetTick>
 80046bc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046be:	e004      	b.n	80046ca <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046c0:	f7fd f952 	bl	8001968 <HAL_GetTick>
 80046c4:	1b80      	subs	r0, r0, r6
 80046c6:	2802      	cmp	r0, #2
 80046c8:	d8da      	bhi.n	8004680 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046ca:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80046cc:	0799      	lsls	r1, r3, #30
 80046ce:	d4f7      	bmi.n	80046c0 <HAL_RCC_OscConfig+0x340>
 80046d0:	e6dd      	b.n	800448e <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_HSI48_DISABLE();
 80046d2:	682b      	ldr	r3, [r5, #0]
 80046d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046d8:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80046da:	f7fd f945 	bl	8001968 <HAL_GetTick>
 80046de:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80046e0:	e004      	b.n	80046ec <HAL_RCC_OscConfig+0x36c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046e2:	f7fd f941 	bl	8001968 <HAL_GetTick>
 80046e6:	1b80      	subs	r0, r0, r6
 80046e8:	2802      	cmp	r0, #2
 80046ea:	d8c9      	bhi.n	8004680 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80046ec:	682b      	ldr	r3, [r5, #0]
 80046ee:	0498      	lsls	r0, r3, #18
 80046f0:	d4f7      	bmi.n	80046e2 <HAL_RCC_OscConfig+0x362>
 80046f2:	e6e5      	b.n	80044c0 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_CSI_DISABLE();
 80046f4:	682b      	ldr	r3, [r5, #0]
 80046f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046fa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80046fc:	f7fd f934 	bl	8001968 <HAL_GetTick>
 8004700:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004702:	e004      	b.n	800470e <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004704:	f7fd f930 	bl	8001968 <HAL_GetTick>
 8004708:	1b80      	subs	r0, r0, r6
 800470a:	2802      	cmp	r0, #2
 800470c:	d8b8      	bhi.n	8004680 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800470e:	682b      	ldr	r3, [r5, #0]
 8004710:	05df      	lsls	r7, r3, #23
 8004712:	d4f7      	bmi.n	8004704 <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004714:	6823      	ldr	r3, [r4, #0]
 8004716:	e6a2      	b.n	800445e <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 8004718:	f023 0301 	bic.w	r3, r3, #1
 800471c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800471e:	f7fd f923 	bl	8001968 <HAL_GetTick>
 8004722:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004724:	e004      	b.n	8004730 <HAL_RCC_OscConfig+0x3b0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004726:	f7fd f91f 	bl	8001968 <HAL_GetTick>
 800472a:	1b80      	subs	r0, r0, r6
 800472c:	2802      	cmp	r0, #2
 800472e:	d8a7      	bhi.n	8004680 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004730:	682b      	ldr	r3, [r5, #0]
 8004732:	0758      	lsls	r0, r3, #29
 8004734:	d4f7      	bmi.n	8004726 <HAL_RCC_OscConfig+0x3a6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004736:	6823      	ldr	r3, [r4, #0]
 8004738:	e65b      	b.n	80043f2 <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800473a:	0790      	lsls	r0, r2, #30
 800473c:	f47f af01 	bne.w	8004542 <HAL_RCC_OscConfig+0x1c2>
 8004740:	e6ce      	b.n	80044e0 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004742:	686b      	ldr	r3, [r5, #4]
 8004744:	6922      	ldr	r2, [r4, #16]
 8004746:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800474a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800474e:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004750:	6823      	ldr	r3, [r4, #0]
 8004752:	e64e      	b.n	80043f2 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004754:	4a36      	ldr	r2, [pc, #216]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
 8004756:	6a21      	ldr	r1, [r4, #32]
 8004758:	68d3      	ldr	r3, [r2, #12]
 800475a:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800475e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004762:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004764:	6823      	ldr	r3, [r4, #0]
 8004766:	e67a      	b.n	800445e <HAL_RCC_OscConfig+0xde>
        tickstart = HAL_GetTick();
 8004768:	f7fd f8fe 	bl	8001968 <HAL_GetTick>
 800476c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800476e:	e004      	b.n	800477a <HAL_RCC_OscConfig+0x3fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004770:	f7fd f8fa 	bl	8001968 <HAL_GetTick>
 8004774:	1b80      	subs	r0, r0, r6
 8004776:	2802      	cmp	r0, #2
 8004778:	d882      	bhi.n	8004680 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800477a:	682b      	ldr	r3, [r5, #0]
 800477c:	0199      	lsls	r1, r3, #6
 800477e:	d4f7      	bmi.n	8004770 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004780:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8004782:	4b2c      	ldr	r3, [pc, #176]	@ (8004834 <HAL_RCC_OscConfig+0x4b4>)
 8004784:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004786:	400b      	ands	r3, r1
 8004788:	4313      	orrs	r3, r2
 800478a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800478c:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004790:	62ab      	str	r3, [r5, #40]	@ 0x28
 8004792:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004794:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8004798:	3901      	subs	r1, #1
 800479a:	3b01      	subs	r3, #1
 800479c:	3a01      	subs	r2, #1
 800479e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80047a2:	025b      	lsls	r3, r3, #9
 80047a4:	0412      	lsls	r2, r2, #16
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80047ac:	4313      	orrs	r3, r2
 80047ae:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80047b0:	3a01      	subs	r2, #1
 80047b2:	430b      	orrs	r3, r1
 80047b4:	0612      	lsls	r2, r2, #24
 80047b6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80047ba:	4313      	orrs	r3, r2
 80047bc:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80047be:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047c0:	f023 0301 	bic.w	r3, r3, #1
 80047c4:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80047c6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80047c8:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80047ca:	f36f 03cf 	bfc	r3, #3, #13
 80047ce:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80047d2:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80047d4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047d6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80047d8:	f023 030c 	bic.w	r3, r3, #12
 80047dc:	4313      	orrs	r3, r2
 80047de:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80047e0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047e2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80047e4:	f023 0302 	bic.w	r3, r3, #2
 80047e8:	4313      	orrs	r3, r2
 80047ea:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80047ec:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047f2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047f4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047fa:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80047fc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80047fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004802:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8004804:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004806:	f043 0301 	orr.w	r3, r3, #1
 800480a:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 800480c:	682b      	ldr	r3, [r5, #0]
 800480e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004812:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004814:	f7fd f8a8 	bl	8001968 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004818:	4d05      	ldr	r5, [pc, #20]	@ (8004830 <HAL_RCC_OscConfig+0x4b0>)
        tickstart = HAL_GetTick();
 800481a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800481c:	682b      	ldr	r3, [r5, #0]
 800481e:	019a      	lsls	r2, r3, #6
 8004820:	f53f ae56 	bmi.w	80044d0 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004824:	f7fd f8a0 	bl	8001968 <HAL_GetTick>
 8004828:	1b00      	subs	r0, r0, r4
 800482a:	2802      	cmp	r0, #2
 800482c:	d9f6      	bls.n	800481c <HAL_RCC_OscConfig+0x49c>
 800482e:	e727      	b.n	8004680 <HAL_RCC_OscConfig+0x300>
 8004830:	58024400 	.word	0x58024400
 8004834:	fffffc0c 	.word	0xfffffc0c
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004838:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800483a:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800483c:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800483e:	f43f aea6 	beq.w	800458e <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004842:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004846:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004848:	428b      	cmp	r3, r1
 800484a:	f47f aea0 	bne.w	800458e <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800484e:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004852:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004854:	429a      	cmp	r2, r3
 8004856:	f47f ae9a 	bne.w	800458e <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800485a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800485c:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8004860:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004862:	429a      	cmp	r2, r3
 8004864:	f47f ae93 	bne.w	800458e <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004868:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800486a:	f3c0 2246 	ubfx	r2, r0, #9, #7
 800486e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004870:	429a      	cmp	r2, r3
 8004872:	f47f ae8c 	bne.w	800458e <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004876:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004878:	f3c0 4206 	ubfx	r2, r0, #16, #7
 800487c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800487e:	429a      	cmp	r2, r3
 8004880:	f47f ae85 	bne.w	800458e <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004884:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004886:	f3c0 6006 	ubfx	r0, r0, #24, #7
 800488a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800488c:	4298      	cmp	r0, r3
 800488e:	f47f ae7e 	bne.w	800458e <HAL_RCC_OscConfig+0x20e>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004892:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004894:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004896:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800489a:	429a      	cmp	r2, r3
 800489c:	f43f ae18 	beq.w	80044d0 <HAL_RCC_OscConfig+0x150>
          __HAL_RCC_PLLFRACN_DISABLE();
 80048a0:	4a2d      	ldr	r2, [pc, #180]	@ (8004958 <HAL_RCC_OscConfig+0x5d8>)
 80048a2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80048a4:	f023 0301 	bic.w	r3, r3, #1
 80048a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 80048aa:	f7fd f85d 	bl	8001968 <HAL_GetTick>
 80048ae:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80048b0:	f7fd f85a 	bl	8001968 <HAL_GetTick>
 80048b4:	42a8      	cmp	r0, r5
 80048b6:	d0fb      	beq.n	80048b0 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80048b8:	4a27      	ldr	r2, [pc, #156]	@ (8004958 <HAL_RCC_OscConfig+0x5d8>)
 80048ba:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80048bc:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 80048be:	f36f 03cf 	bfc	r3, #3, #13
 80048c2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80048c6:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80048c8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80048ca:	f043 0301 	orr.w	r3, r3, #1
 80048ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80048d0:	e5fe      	b.n	80044d0 <HAL_RCC_OscConfig+0x150>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048d2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80048d6:	601a      	str	r2, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80048de:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048e0:	e576      	b.n	80043d0 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048e2:	4d1d      	ldr	r5, [pc, #116]	@ (8004958 <HAL_RCC_OscConfig+0x5d8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048e4:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048e8:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80048ea:	f023 0301 	bic.w	r3, r3, #1
 80048ee:	672b      	str	r3, [r5, #112]	@ 0x70
 80048f0:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80048f2:	f023 0304 	bic.w	r3, r3, #4
 80048f6:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80048f8:	f7fd f836 	bl	8001968 <HAL_GetTick>
 80048fc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048fe:	e005      	b.n	800490c <HAL_RCC_OscConfig+0x58c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004900:	f7fd f832 	bl	8001968 <HAL_GetTick>
 8004904:	1b80      	subs	r0, r0, r6
 8004906:	42b8      	cmp	r0, r7
 8004908:	f63f aeba 	bhi.w	8004680 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800490c:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800490e:	0798      	lsls	r0, r3, #30
 8004910:	d4f6      	bmi.n	8004900 <HAL_RCC_OscConfig+0x580>
 8004912:	e5d9      	b.n	80044c8 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004914:	68eb      	ldr	r3, [r5, #12]
 8004916:	6a22      	ldr	r2, [r4, #32]
 8004918:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800491c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004920:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	e59b      	b.n	800445e <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004926:	4a0c      	ldr	r2, [pc, #48]	@ (8004958 <HAL_RCC_OscConfig+0x5d8>)
 8004928:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800492a:	f043 0301 	orr.w	r3, r3, #1
 800492e:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004930:	e67d      	b.n	800462e <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004932:	4a09      	ldr	r2, [pc, #36]	@ (8004958 <HAL_RCC_OscConfig+0x5d8>)
 8004934:	6853      	ldr	r3, [r2, #4]
 8004936:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800493a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800493e:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004940:	6823      	ldr	r3, [r4, #0]
 8004942:	e58c      	b.n	800445e <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004944:	f042 0204 	orr.w	r2, r2, #4
 8004948:	671a      	str	r2, [r3, #112]	@ 0x70
 800494a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800494c:	f042 0201 	orr.w	r2, r2, #1
 8004950:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004952:	e66c      	b.n	800462e <HAL_RCC_OscConfig+0x2ae>
    return HAL_ERROR;
 8004954:	2001      	movs	r0, #1
}
 8004956:	4770      	bx	lr
 8004958:	58024400 	.word	0x58024400

0800495c <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800495c:	4a3f      	ldr	r2, [pc, #252]	@ (8004a5c <HAL_RCC_GetSysClockFreq+0x100>)
 800495e:	6913      	ldr	r3, [r2, #16]
 8004960:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004964:	2b10      	cmp	r3, #16
 8004966:	d04f      	beq.n	8004a08 <HAL_RCC_GetSysClockFreq+0xac>
 8004968:	2b18      	cmp	r3, #24
 800496a:	d00a      	beq.n	8004982 <HAL_RCC_GetSysClockFreq+0x26>
 800496c:	2b00      	cmp	r3, #0
 800496e:	d14d      	bne.n	8004a0c <HAL_RCC_GetSysClockFreq+0xb0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004970:	6813      	ldr	r3, [r2, #0]
 8004972:	0699      	lsls	r1, r3, #26
 8004974:	d54c      	bpl.n	8004a10 <HAL_RCC_GetSysClockFreq+0xb4>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004976:	6813      	ldr	r3, [r2, #0]
 8004978:	4839      	ldr	r0, [pc, #228]	@ (8004a60 <HAL_RCC_GetSysClockFreq+0x104>)
 800497a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800497e:	40d8      	lsrs	r0, r3
 8004980:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004982:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 8004984:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004986:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004988:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 800498a:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800498e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004990:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8004994:	d036      	beq.n	8004a04 <HAL_RCC_GetSysClockFreq+0xa8>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004996:	f3c3 03cc 	ubfx	r3, r3, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800499a:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800499e:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049a2:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80049a6:	fb05 f303 	mul.w	r3, r5, r3
        switch (pllsource)
 80049aa:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049b0:	ee06 3a90 	vmov	s13, r3
 80049b4:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 80049b8:	d002      	beq.n	80049c0 <HAL_RCC_GetSysClockFreq+0x64>
 80049ba:	2902      	cmp	r1, #2
 80049bc:	d048      	beq.n	8004a50 <HAL_RCC_GetSysClockFreq+0xf4>
 80049be:	b349      	cbz	r1, 8004a14 <HAL_RCC_GetSysClockFreq+0xb8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049c0:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004a64 <HAL_RCC_GetSysClockFreq+0x108>
 80049c4:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80049c8:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80049ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ce:	ee07 3a10 	vmov	s14, r3
 80049d2:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80049d6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80049da:	ee37 7a25 	vadd.f32	s14, s14, s11
 80049de:	ee37 7a26 	vadd.f32	s14, s14, s13
 80049e2:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80049e6:	4b1d      	ldr	r3, [pc, #116]	@ (8004a5c <HAL_RCC_GetSysClockFreq+0x100>)
 80049e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049ea:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80049ee:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80049f0:	ee07 3a90 	vmov	s15, r3
 80049f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80049f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80049fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a00:	ee17 0a90 	vmov	r0, s15
}
 8004a04:	bc30      	pop	{r4, r5}
 8004a06:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a08:	4817      	ldr	r0, [pc, #92]	@ (8004a68 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004a0a:	4770      	bx	lr
      sysclockfreq = CSI_VALUE;
 8004a0c:	4817      	ldr	r0, [pc, #92]	@ (8004a6c <HAL_RCC_GetSysClockFreq+0x110>)
 8004a0e:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004a10:	4813      	ldr	r0, [pc, #76]	@ (8004a60 <HAL_RCC_GetSysClockFreq+0x104>)
}
 8004a12:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a14:	6813      	ldr	r3, [r2, #0]
 8004a16:	069b      	lsls	r3, r3, #26
 8004a18:	d51d      	bpl.n	8004a56 <HAL_RCC_GetSysClockFreq+0xfa>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a1a:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a20:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a22:	490f      	ldr	r1, [pc, #60]	@ (8004a60 <HAL_RCC_GetSysClockFreq+0x104>)
 8004a24:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a2c:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a2e:	ee06 3a10 	vmov	s12, r3
 8004a32:	ee05 1a90 	vmov	s11, r1
 8004a36:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004a3a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004a3e:	ee36 6a07 	vadd.f32	s12, s12, s14
 8004a42:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8004a46:	ee76 7a26 	vadd.f32	s15, s12, s13
 8004a4a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a4e:	e7ca      	b.n	80049e6 <HAL_RCC_GetSysClockFreq+0x8a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a50:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8004a70 <HAL_RCC_GetSysClockFreq+0x114>
 8004a54:	e7b6      	b.n	80049c4 <HAL_RCC_GetSysClockFreq+0x68>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a56:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8004a74 <HAL_RCC_GetSysClockFreq+0x118>
 8004a5a:	e7b3      	b.n	80049c4 <HAL_RCC_GetSysClockFreq+0x68>
 8004a5c:	58024400 	.word	0x58024400
 8004a60:	03d09000 	.word	0x03d09000
 8004a64:	4a742400 	.word	0x4a742400
 8004a68:	017d7840 	.word	0x017d7840
 8004a6c:	003d0900 	.word	0x003d0900
 8004a70:	4bbebc20 	.word	0x4bbebc20
 8004a74:	4c742400 	.word	0x4c742400

08004a78 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004a78:	2800      	cmp	r0, #0
 8004a7a:	f000 810e 	beq.w	8004c9a <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a7e:	4a8d      	ldr	r2, [pc, #564]	@ (8004cb4 <HAL_RCC_ClockConfig+0x23c>)
 8004a80:	6813      	ldr	r3, [r2, #0]
 8004a82:	f003 030f 	and.w	r3, r3, #15
 8004a86:	428b      	cmp	r3, r1
{
 8004a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a8c:	4604      	mov	r4, r0
 8004a8e:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a90:	d20c      	bcs.n	8004aac <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a92:	6813      	ldr	r3, [r2, #0]
 8004a94:	f023 030f 	bic.w	r3, r3, #15
 8004a98:	430b      	orrs	r3, r1
 8004a9a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a9c:	6813      	ldr	r3, [r2, #0]
 8004a9e:	f003 030f 	and.w	r3, r3, #15
 8004aa2:	428b      	cmp	r3, r1
 8004aa4:	d002      	beq.n	8004aac <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8004aa6:	2001      	movs	r0, #1
}
 8004aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004aac:	6823      	ldr	r3, [r4, #0]
 8004aae:	0758      	lsls	r0, r3, #29
 8004ab0:	d50b      	bpl.n	8004aca <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004ab2:	4981      	ldr	r1, [pc, #516]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004ab4:	6920      	ldr	r0, [r4, #16]
 8004ab6:	698a      	ldr	r2, [r1, #24]
 8004ab8:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004abc:	4290      	cmp	r0, r2
 8004abe:	d904      	bls.n	8004aca <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004ac0:	698a      	ldr	r2, [r1, #24]
 8004ac2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004ac6:	4302      	orrs	r2, r0
 8004ac8:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aca:	0719      	lsls	r1, r3, #28
 8004acc:	d50b      	bpl.n	8004ae6 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004ace:	497a      	ldr	r1, [pc, #488]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004ad0:	6960      	ldr	r0, [r4, #20]
 8004ad2:	69ca      	ldr	r2, [r1, #28]
 8004ad4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004ad8:	4290      	cmp	r0, r2
 8004ada:	d904      	bls.n	8004ae6 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004adc:	69ca      	ldr	r2, [r1, #28]
 8004ade:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004ae2:	4302      	orrs	r2, r0
 8004ae4:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ae6:	06da      	lsls	r2, r3, #27
 8004ae8:	d50b      	bpl.n	8004b02 <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004aea:	4973      	ldr	r1, [pc, #460]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004aec:	69a0      	ldr	r0, [r4, #24]
 8004aee:	69ca      	ldr	r2, [r1, #28]
 8004af0:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004af4:	4290      	cmp	r0, r2
 8004af6:	d904      	bls.n	8004b02 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004af8:	69ca      	ldr	r2, [r1, #28]
 8004afa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004afe:	4302      	orrs	r2, r0
 8004b00:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004b02:	069f      	lsls	r7, r3, #26
 8004b04:	d50b      	bpl.n	8004b1e <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004b06:	496c      	ldr	r1, [pc, #432]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004b08:	69e0      	ldr	r0, [r4, #28]
 8004b0a:	6a0a      	ldr	r2, [r1, #32]
 8004b0c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004b10:	4290      	cmp	r0, r2
 8004b12:	d904      	bls.n	8004b1e <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004b14:	6a0a      	ldr	r2, [r1, #32]
 8004b16:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004b1a:	4302      	orrs	r2, r0
 8004b1c:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b1e:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b20:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b24:	f140 80ab 	bpl.w	8004c7e <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004b28:	4e63      	ldr	r6, [pc, #396]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004b2a:	68e0      	ldr	r0, [r4, #12]
 8004b2c:	69b1      	ldr	r1, [r6, #24]
 8004b2e:	f001 010f 	and.w	r1, r1, #15
 8004b32:	4288      	cmp	r0, r1
 8004b34:	d904      	bls.n	8004b40 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b36:	69b1      	ldr	r1, [r6, #24]
 8004b38:	f021 010f 	bic.w	r1, r1, #15
 8004b3c:	4301      	orrs	r1, r0
 8004b3e:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b40:	2a00      	cmp	r2, #0
 8004b42:	d030      	beq.n	8004ba6 <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004b44:	4a5c      	ldr	r2, [pc, #368]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004b46:	68a1      	ldr	r1, [r4, #8]
 8004b48:	6993      	ldr	r3, [r2, #24]
 8004b4a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004b4e:	430b      	orrs	r3, r1
 8004b50:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b52:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b54:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b56:	2902      	cmp	r1, #2
 8004b58:	f000 80a1 	beq.w	8004c9e <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b5c:	2903      	cmp	r1, #3
 8004b5e:	f000 8098 	beq.w	8004c92 <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004b62:	2901      	cmp	r1, #1
 8004b64:	f000 80a1 	beq.w	8004caa <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b68:	075f      	lsls	r7, r3, #29
 8004b6a:	d59c      	bpl.n	8004aa6 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b6c:	4e52      	ldr	r6, [pc, #328]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b6e:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b72:	6933      	ldr	r3, [r6, #16]
 8004b74:	f023 0307 	bic.w	r3, r3, #7
 8004b78:	430b      	orrs	r3, r1
 8004b7a:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 8004b7c:	f7fc fef4 	bl	8001968 <HAL_GetTick>
 8004b80:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b82:	e005      	b.n	8004b90 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b84:	f7fc fef0 	bl	8001968 <HAL_GetTick>
 8004b88:	1bc0      	subs	r0, r0, r7
 8004b8a:	4540      	cmp	r0, r8
 8004b8c:	f200 808b 	bhi.w	8004ca6 <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b90:	6933      	ldr	r3, [r6, #16]
 8004b92:	6862      	ldr	r2, [r4, #4]
 8004b94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004b98:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8004b9c:	d1f2      	bne.n	8004b84 <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b9e:	6823      	ldr	r3, [r4, #0]
 8004ba0:	079e      	lsls	r6, r3, #30
 8004ba2:	d506      	bpl.n	8004bb2 <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004ba4:	68e0      	ldr	r0, [r4, #12]
 8004ba6:	4944      	ldr	r1, [pc, #272]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004ba8:	698a      	ldr	r2, [r1, #24]
 8004baa:	f002 020f 	and.w	r2, r2, #15
 8004bae:	4290      	cmp	r0, r2
 8004bb0:	d369      	bcc.n	8004c86 <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bb2:	4940      	ldr	r1, [pc, #256]	@ (8004cb4 <HAL_RCC_ClockConfig+0x23c>)
 8004bb4:	680a      	ldr	r2, [r1, #0]
 8004bb6:	f002 020f 	and.w	r2, r2, #15
 8004bba:	42aa      	cmp	r2, r5
 8004bbc:	d90a      	bls.n	8004bd4 <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bbe:	680a      	ldr	r2, [r1, #0]
 8004bc0:	f022 020f 	bic.w	r2, r2, #15
 8004bc4:	432a      	orrs	r2, r5
 8004bc6:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bc8:	680a      	ldr	r2, [r1, #0]
 8004bca:	f002 020f 	and.w	r2, r2, #15
 8004bce:	42aa      	cmp	r2, r5
 8004bd0:	f47f af69 	bne.w	8004aa6 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004bd4:	0758      	lsls	r0, r3, #29
 8004bd6:	d50b      	bpl.n	8004bf0 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004bd8:	4937      	ldr	r1, [pc, #220]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004bda:	6920      	ldr	r0, [r4, #16]
 8004bdc:	698a      	ldr	r2, [r1, #24]
 8004bde:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004be2:	4290      	cmp	r0, r2
 8004be4:	d204      	bcs.n	8004bf0 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004be6:	698a      	ldr	r2, [r1, #24]
 8004be8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004bec:	4302      	orrs	r2, r0
 8004bee:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bf0:	0719      	lsls	r1, r3, #28
 8004bf2:	d50b      	bpl.n	8004c0c <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004bf4:	4930      	ldr	r1, [pc, #192]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004bf6:	6960      	ldr	r0, [r4, #20]
 8004bf8:	69ca      	ldr	r2, [r1, #28]
 8004bfa:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004bfe:	4290      	cmp	r0, r2
 8004c00:	d204      	bcs.n	8004c0c <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004c02:	69ca      	ldr	r2, [r1, #28]
 8004c04:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004c08:	4302      	orrs	r2, r0
 8004c0a:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c0c:	06da      	lsls	r2, r3, #27
 8004c0e:	d50b      	bpl.n	8004c28 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004c10:	4929      	ldr	r1, [pc, #164]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004c12:	69a0      	ldr	r0, [r4, #24]
 8004c14:	69ca      	ldr	r2, [r1, #28]
 8004c16:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004c1a:	4290      	cmp	r0, r2
 8004c1c:	d204      	bcs.n	8004c28 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004c1e:	69ca      	ldr	r2, [r1, #28]
 8004c20:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004c24:	4302      	orrs	r2, r0
 8004c26:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c28:	069b      	lsls	r3, r3, #26
 8004c2a:	d50b      	bpl.n	8004c44 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c2c:	4a22      	ldr	r2, [pc, #136]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004c2e:	69e1      	ldr	r1, [r4, #28]
 8004c30:	6a13      	ldr	r3, [r2, #32]
 8004c32:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c36:	4299      	cmp	r1, r3
 8004c38:	d204      	bcs.n	8004c44 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c3a:	6a13      	ldr	r3, [r2, #32]
 8004c3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c40:	430b      	orrs	r3, r1
 8004c42:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c44:	f7ff fe8a 	bl	800495c <HAL_RCC_GetSysClockFreq>
 8004c48:	4a1b      	ldr	r2, [pc, #108]	@ (8004cb8 <HAL_RCC_ClockConfig+0x240>)
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	481b      	ldr	r0, [pc, #108]	@ (8004cbc <HAL_RCC_ClockConfig+0x244>)
 8004c4e:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c50:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c52:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8004c56:	4d1a      	ldr	r5, [pc, #104]	@ (8004cc0 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c58:	f002 020f 	and.w	r2, r2, #15
 8004c5c:	4c19      	ldr	r4, [pc, #100]	@ (8004cc4 <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c5e:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c60:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c62:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 8004c66:	4818      	ldr	r0, [pc, #96]	@ (8004cc8 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c68:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004c6c:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 8004c6e:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8004c70:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004c72:	40d3      	lsrs	r3, r2
 8004c74:	6023      	str	r3, [r4, #0]
}
 8004c76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8004c7a:	f7fc be13 	b.w	80018a4 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c7e:	2a00      	cmp	r2, #0
 8004c80:	f47f af60 	bne.w	8004b44 <HAL_RCC_ClockConfig+0xcc>
 8004c84:	e795      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c86:	698a      	ldr	r2, [r1, #24]
 8004c88:	f022 020f 	bic.w	r2, r2, #15
 8004c8c:	4302      	orrs	r2, r0
 8004c8e:	618a      	str	r2, [r1, #24]
 8004c90:	e78f      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c92:	019a      	lsls	r2, r3, #6
 8004c94:	f53f af6a 	bmi.w	8004b6c <HAL_RCC_ClockConfig+0xf4>
 8004c98:	e705      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004c9a:	2001      	movs	r0, #1
}
 8004c9c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c9e:	0398      	lsls	r0, r3, #14
 8004ca0:	f53f af64 	bmi.w	8004b6c <HAL_RCC_ClockConfig+0xf4>
 8004ca4:	e6ff      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8004ca6:	2003      	movs	r0, #3
 8004ca8:	e6fe      	b.n	8004aa8 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004caa:	05db      	lsls	r3, r3, #23
 8004cac:	f53f af5e 	bmi.w	8004b6c <HAL_RCC_ClockConfig+0xf4>
 8004cb0:	e6f9      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x2e>
 8004cb2:	bf00      	nop
 8004cb4:	52002000 	.word	0x52002000
 8004cb8:	58024400 	.word	0x58024400
 8004cbc:	0806c248 	.word	0x0806c248
 8004cc0:	24000004 	.word	0x24000004
 8004cc4:	24000000 	.word	0x24000000
 8004cc8:	2400000c 	.word	0x2400000c

08004ccc <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ccc:	4a18      	ldr	r2, [pc, #96]	@ (8004d30 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cce:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cd0:	6913      	ldr	r3, [r2, #16]
 8004cd2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004cd6:	2b10      	cmp	r3, #16
 8004cd8:	d024      	beq.n	8004d24 <HAL_RCC_GetHCLKFreq+0x58>
 8004cda:	2b18      	cmp	r3, #24
 8004cdc:	d009      	beq.n	8004cf2 <HAL_RCC_GetHCLKFreq+0x26>
 8004cde:	bb1b      	cbnz	r3, 8004d28 <HAL_RCC_GetHCLKFreq+0x5c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ce0:	6813      	ldr	r3, [r2, #0]
 8004ce2:	069b      	lsls	r3, r3, #26
 8004ce4:	d522      	bpl.n	8004d2c <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ce6:	6812      	ldr	r2, [r2, #0]
 8004ce8:	4b12      	ldr	r3, [pc, #72]	@ (8004d34 <HAL_RCC_GetHCLKFreq+0x68>)
 8004cea:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004cee:	40d3      	lsrs	r3, r2
 8004cf0:	e002      	b.n	8004cf8 <HAL_RCC_GetHCLKFreq+0x2c>
 8004cf2:	f7ff fad3 	bl	800429c <HAL_RCC_GetSysClockFreq.part.0>
 8004cf6:	4603      	mov	r3, r0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004cf8:	490d      	ldr	r1, [pc, #52]	@ (8004d30 <HAL_RCC_GetHCLKFreq+0x64>)
 8004cfa:	480f      	ldr	r0, [pc, #60]	@ (8004d38 <HAL_RCC_GetHCLKFreq+0x6c>)
 8004cfc:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004cfe:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d00:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d04:	4c0d      	ldr	r4, [pc, #52]	@ (8004d3c <HAL_RCC_GetHCLKFreq+0x70>)
 8004d06:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d0a:	4d0d      	ldr	r5, [pc, #52]	@ (8004d40 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d0c:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d0e:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d10:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d14:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d18:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d1a:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8004d1e:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d20:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8004d22:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d24:	4b07      	ldr	r3, [pc, #28]	@ (8004d44 <HAL_RCC_GetHCLKFreq+0x78>)
 8004d26:	e7e7      	b.n	8004cf8 <HAL_RCC_GetHCLKFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 8004d28:	4b07      	ldr	r3, [pc, #28]	@ (8004d48 <HAL_RCC_GetHCLKFreq+0x7c>)
 8004d2a:	e7e5      	b.n	8004cf8 <HAL_RCC_GetHCLKFreq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004d2c:	4b01      	ldr	r3, [pc, #4]	@ (8004d34 <HAL_RCC_GetHCLKFreq+0x68>)
 8004d2e:	e7e3      	b.n	8004cf8 <HAL_RCC_GetHCLKFreq+0x2c>
 8004d30:	58024400 	.word	0x58024400
 8004d34:	03d09000 	.word	0x03d09000
 8004d38:	0806c248 	.word	0x0806c248
 8004d3c:	24000000 	.word	0x24000000
 8004d40:	24000004 	.word	0x24000004
 8004d44:	017d7840 	.word	0x017d7840
 8004d48:	003d0900 	.word	0x003d0900

08004d4c <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d4c:	4a1c      	ldr	r2, [pc, #112]	@ (8004dc0 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d4e:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d50:	6913      	ldr	r3, [r2, #16]
 8004d52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d56:	2b10      	cmp	r3, #16
 8004d58:	d02b      	beq.n	8004db2 <HAL_RCC_GetPCLK1Freq+0x66>
 8004d5a:	2b18      	cmp	r3, #24
 8004d5c:	d009      	beq.n	8004d72 <HAL_RCC_GetPCLK1Freq+0x26>
 8004d5e:	bb53      	cbnz	r3, 8004db6 <HAL_RCC_GetPCLK1Freq+0x6a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d60:	6813      	ldr	r3, [r2, #0]
 8004d62:	069b      	lsls	r3, r3, #26
 8004d64:	d529      	bpl.n	8004dba <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d66:	6812      	ldr	r2, [r2, #0]
 8004d68:	4b16      	ldr	r3, [pc, #88]	@ (8004dc4 <HAL_RCC_GetPCLK1Freq+0x78>)
 8004d6a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004d6e:	40d3      	lsrs	r3, r2
 8004d70:	e002      	b.n	8004d78 <HAL_RCC_GetPCLK1Freq+0x2c>
 8004d72:	f7ff fa93 	bl	800429c <HAL_RCC_GetSysClockFreq.part.0>
 8004d76:	4603      	mov	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d78:	4a11      	ldr	r2, [pc, #68]	@ (8004dc0 <HAL_RCC_GetPCLK1Freq+0x74>)
 8004d7a:	4913      	ldr	r1, [pc, #76]	@ (8004dc8 <HAL_RCC_GetPCLK1Freq+0x7c>)
 8004d7c:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 8004d7e:	4d13      	ldr	r5, [pc, #76]	@ (8004dcc <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d80:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d84:	4c12      	ldr	r4, [pc, #72]	@ (8004dd0 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004d86:	5c08      	ldrb	r0, [r1, r0]
 8004d88:	f000 001f 	and.w	r0, r0, #31
 8004d8c:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d8e:	6990      	ldr	r0, [r2, #24]
 8004d90:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 8004d94:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d96:	5c08      	ldrb	r0, [r1, r0]
 8004d98:	f000 001f 	and.w	r0, r0, #31
 8004d9c:	40c3      	lsrs	r3, r0
 8004d9e:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004da0:	69d2      	ldr	r2, [r2, #28]
 8004da2:	f3c2 1202 	ubfx	r2, r2, #4, #3
 8004da6:	5c88      	ldrb	r0, [r1, r2]
 8004da8:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004dac:	fa23 f000 	lsr.w	r0, r3, r0
 8004db0:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004db2:	4b08      	ldr	r3, [pc, #32]	@ (8004dd4 <HAL_RCC_GetPCLK1Freq+0x88>)
 8004db4:	e7e0      	b.n	8004d78 <HAL_RCC_GetPCLK1Freq+0x2c>
      sysclockfreq = CSI_VALUE;
 8004db6:	4b08      	ldr	r3, [pc, #32]	@ (8004dd8 <HAL_RCC_GetPCLK1Freq+0x8c>)
 8004db8:	e7de      	b.n	8004d78 <HAL_RCC_GetPCLK1Freq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004dba:	4b02      	ldr	r3, [pc, #8]	@ (8004dc4 <HAL_RCC_GetPCLK1Freq+0x78>)
 8004dbc:	e7dc      	b.n	8004d78 <HAL_RCC_GetPCLK1Freq+0x2c>
 8004dbe:	bf00      	nop
 8004dc0:	58024400 	.word	0x58024400
 8004dc4:	03d09000 	.word	0x03d09000
 8004dc8:	0806c248 	.word	0x0806c248
 8004dcc:	24000004 	.word	0x24000004
 8004dd0:	24000000 	.word	0x24000000
 8004dd4:	017d7840 	.word	0x017d7840
 8004dd8:	003d0900 	.word	0x003d0900

08004ddc <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004dde:	4c36      	ldr	r4, [pc, #216]	@ (8004eb8 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8004de0:	4606      	mov	r6, r0
 8004de2:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 8004de4:	6823      	ldr	r3, [r4, #0]
 8004de6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004dea:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dec:	f7fc fdbc 	bl	8001968 <HAL_GetTick>
 8004df0:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004df2:	e004      	b.n	8004dfe <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004df4:	f7fc fdb8 	bl	8001968 <HAL_GetTick>
 8004df8:	1b40      	subs	r0, r0, r5
 8004dfa:	2802      	cmp	r0, #2
 8004dfc:	d856      	bhi.n	8004eac <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004dfe:	6823      	ldr	r3, [r4, #0]
 8004e00:	011a      	lsls	r2, r3, #4
 8004e02:	d4f7      	bmi.n	8004df4 <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004e04:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004e06:	6832      	ldr	r2, [r6, #0]
 8004e08:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004e0c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004e10:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004e12:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004e16:	3b01      	subs	r3, #1
 8004e18:	3a01      	subs	r2, #1
 8004e1a:	025b      	lsls	r3, r3, #9
 8004e1c:	0412      	lsls	r2, r2, #16
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004e24:	4313      	orrs	r3, r2
 8004e26:	6872      	ldr	r2, [r6, #4]
 8004e28:	3a01      	subs	r2, #1
 8004e2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	6932      	ldr	r2, [r6, #16]
 8004e32:	3a01      	subs	r2, #1
 8004e34:	0612      	lsls	r2, r2, #24
 8004e36:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004e3e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e40:	6972      	ldr	r2, [r6, #20]
 8004e42:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004e46:	4313      	orrs	r3, r2
 8004e48:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004e4a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e4c:	69b2      	ldr	r2, [r6, #24]
 8004e4e:	f023 0320 	bic.w	r3, r3, #32
 8004e52:	4313      	orrs	r3, r2
 8004e54:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004e56:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e58:	f023 0310 	bic.w	r3, r3, #16
 8004e5c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004e5e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004e60:	69f2      	ldr	r2, [r6, #28]
 8004e62:	f36f 03cf 	bfc	r3, #3, #13
 8004e66:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004e6a:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004e6c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004e6e:	f043 0310 	orr.w	r3, r3, #16
 8004e72:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e74:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004e76:	b1df      	cbz	r7, 8004eb0 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004e78:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004e7a:	bf0c      	ite	eq
 8004e7c:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004e80:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 8004e84:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004e86:	4c0c      	ldr	r4, [pc, #48]	@ (8004eb8 <RCCEx_PLL2_Config.part.0+0xdc>)
 8004e88:	6823      	ldr	r3, [r4, #0]
 8004e8a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004e8e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e90:	f7fc fd6a 	bl	8001968 <HAL_GetTick>
 8004e94:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004e96:	e004      	b.n	8004ea2 <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004e98:	f7fc fd66 	bl	8001968 <HAL_GetTick>
 8004e9c:	1b40      	subs	r0, r0, r5
 8004e9e:	2802      	cmp	r0, #2
 8004ea0:	d804      	bhi.n	8004eac <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ea2:	6823      	ldr	r3, [r4, #0]
 8004ea4:	011b      	lsls	r3, r3, #4
 8004ea6:	d5f7      	bpl.n	8004e98 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 8004ea8:	2000      	movs	r0, #0
}
 8004eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004eac:	2003      	movs	r0, #3
}
 8004eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004eb0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004eb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004eb6:	e7e6      	b.n	8004e86 <RCCEx_PLL2_Config.part.0+0xaa>
 8004eb8:	58024400 	.word	0x58024400

08004ebc <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004ebe:	4c36      	ldr	r4, [pc, #216]	@ (8004f98 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 8004ec0:	4606      	mov	r6, r0
 8004ec2:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 8004ec4:	6823      	ldr	r3, [r4, #0]
 8004ec6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004eca:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ecc:	f7fc fd4c 	bl	8001968 <HAL_GetTick>
 8004ed0:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ed2:	e004      	b.n	8004ede <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004ed4:	f7fc fd48 	bl	8001968 <HAL_GetTick>
 8004ed8:	1b40      	subs	r0, r0, r5
 8004eda:	2802      	cmp	r0, #2
 8004edc:	d856      	bhi.n	8004f8c <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ede:	6823      	ldr	r3, [r4, #0]
 8004ee0:	009a      	lsls	r2, r3, #2
 8004ee2:	d4f7      	bmi.n	8004ed4 <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004ee4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004ee6:	6832      	ldr	r2, [r6, #0]
 8004ee8:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8004eec:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8004ef0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ef2:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004ef6:	3b01      	subs	r3, #1
 8004ef8:	3a01      	subs	r2, #1
 8004efa:	025b      	lsls	r3, r3, #9
 8004efc:	0412      	lsls	r2, r2, #16
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004f04:	4313      	orrs	r3, r2
 8004f06:	6872      	ldr	r2, [r6, #4]
 8004f08:	3a01      	subs	r2, #1
 8004f0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	6932      	ldr	r2, [r6, #16]
 8004f12:	3a01      	subs	r2, #1
 8004f14:	0612      	lsls	r2, r2, #24
 8004f16:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004f1e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f20:	6972      	ldr	r2, [r6, #20]
 8004f22:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004f26:	4313      	orrs	r3, r2
 8004f28:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004f2a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f2c:	69b2      	ldr	r2, [r6, #24]
 8004f2e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f32:	4313      	orrs	r3, r2
 8004f34:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004f36:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f3c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004f3e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004f40:	69f2      	ldr	r2, [r6, #28]
 8004f42:	f36f 03cf 	bfc	r3, #3, #13
 8004f46:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004f4a:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004f4c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004f4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f52:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f54:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8004f56:	b1df      	cbz	r7, 8004f90 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004f58:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004f5a:	bf0c      	ite	eq
 8004f5c:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004f60:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 8004f64:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004f66:	4c0c      	ldr	r4, [pc, #48]	@ (8004f98 <RCCEx_PLL3_Config.part.0+0xdc>)
 8004f68:	6823      	ldr	r3, [r4, #0]
 8004f6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f6e:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f70:	f7fc fcfa 	bl	8001968 <HAL_GetTick>
 8004f74:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f76:	e004      	b.n	8004f82 <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f78:	f7fc fcf6 	bl	8001968 <HAL_GetTick>
 8004f7c:	1b40      	subs	r0, r0, r5
 8004f7e:	2802      	cmp	r0, #2
 8004f80:	d804      	bhi.n	8004f8c <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004f82:	6823      	ldr	r3, [r4, #0]
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	d5f7      	bpl.n	8004f78 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 8004f88:	2000      	movs	r0, #0
}
 8004f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004f8c:	2003      	movs	r0, #3
}
 8004f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004f90:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004f94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f96:	e7e6      	b.n	8004f66 <RCCEx_PLL3_Config.part.0+0xaa>
 8004f98:	58024400 	.word	0x58024400

08004f9c <HAL_RCCEx_PeriphCLKConfig>:
{
 8004f9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004fa0:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8004fa4:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004fa6:	011d      	lsls	r5, r3, #4
 8004fa8:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 8004fac:	d524      	bpl.n	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8004fae:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8004fb0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8004fb4:	f000 85df 	beq.w	8005b76 <HAL_RCCEx_PeriphCLKConfig+0xbda>
 8004fb8:	f200 86a8 	bhi.w	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xd70>
 8004fbc:	2900      	cmp	r1, #0
 8004fbe:	f000 85f6 	beq.w	8005bae <HAL_RCCEx_PeriphCLKConfig+0xc12>
 8004fc2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8004fc6:	f040 86a5 	bne.w	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004fca:	49a9      	ldr	r1, [pc, #676]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004fcc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004fce:	f001 0103 	and.w	r1, r1, #3
 8004fd2:	2903      	cmp	r1, #3
 8004fd4:	f000 869e 	beq.w	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8004fd8:	2102      	movs	r1, #2
 8004fda:	3008      	adds	r0, #8
 8004fdc:	f7ff fefe 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 8004fe0:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fe2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004fe6:	b93e      	cbnz	r6, 8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004fe8:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8004fea:	4da1      	ldr	r5, [pc, #644]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004fec:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004fee:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8004ff0:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 8004ff4:	4301      	orrs	r1, r0
 8004ff6:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ff8:	05d8      	lsls	r0, r3, #23
 8004ffa:	d50a      	bpl.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x76>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004ffc:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004ffe:	2904      	cmp	r1, #4
 8005000:	d806      	bhi.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005002:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005006:	03ff      	.short	0x03ff
 8005008:	0582056d 	.word	0x0582056d
 800500c:	04040404 	.word	0x04040404
      status = ret;
 8005010:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005012:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005014:	0599      	lsls	r1, r3, #22
 8005016:	d524      	bpl.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->Sai23ClockSelection)
 8005018:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 800501a:	2980      	cmp	r1, #128	@ 0x80
 800501c:	f000 854b 	beq.w	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8005020:	f200 8687 	bhi.w	8005d32 <HAL_RCCEx_PeriphCLKConfig+0xd96>
 8005024:	2900      	cmp	r1, #0
 8005026:	f000 85bb 	beq.w	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
 800502a:	2940      	cmp	r1, #64	@ 0x40
 800502c:	f040 8688 	bne.w	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xda4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005030:	498f      	ldr	r1, [pc, #572]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005032:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005034:	f001 0103 	and.w	r1, r1, #3
 8005038:	2903      	cmp	r1, #3
 800503a:	f000 8681 	beq.w	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xda4>
 800503e:	2100      	movs	r1, #0
 8005040:	f104 0008 	add.w	r0, r4, #8
 8005044:	f7ff feca 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 8005048:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800504a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800504e:	2d00      	cmp	r5, #0
 8005050:	f040 8543 	bne.w	8005ada <HAL_RCCEx_PeriphCLKConfig+0xb3e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005054:	4f86      	ldr	r7, [pc, #536]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005056:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8005058:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800505a:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 800505e:	4301      	orrs	r1, r0
 8005060:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005062:	055f      	lsls	r7, r3, #21
 8005064:	d528      	bpl.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8005066:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 800506a:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 800506e:	f000 855c 	beq.w	8005b2a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8005072:	f200 8652 	bhi.w	8005d1a <HAL_RCCEx_PeriphCLKConfig+0xd7e>
 8005076:	2900      	cmp	r1, #0
 8005078:	f000 858b 	beq.w	8005b92 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800507c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8005080:	f040 8653 	bne.w	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xd8e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005084:	497a      	ldr	r1, [pc, #488]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005086:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005088:	f001 0103 	and.w	r1, r1, #3
 800508c:	2903      	cmp	r1, #3
 800508e:	f000 864c 	beq.w	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8005092:	2100      	movs	r1, #0
 8005094:	f104 0008 	add.w	r0, r4, #8
 8005098:	f7ff fea0 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 800509c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800509e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80050a2:	2d00      	cmp	r5, #0
 80050a4:	f040 8553 	bne.w	8005b4e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80050a8:	4f71      	ldr	r7, [pc, #452]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050aa:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 80050ae:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80050b0:	f421 0160 	bic.w	r1, r1, #14680064	@ 0xe00000
 80050b4:	4301      	orrs	r1, r0
 80050b6:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80050b8:	0518      	lsls	r0, r3, #20
 80050ba:	d528      	bpl.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->Sai4BClockSelection)
 80050bc:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 80050c0:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 80050c4:	f000 8546 	beq.w	8005b54 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
 80050c8:	f200 8614 	bhi.w	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xd58>
 80050cc:	2900      	cmp	r1, #0
 80050ce:	f000 84d6 	beq.w	8005a7e <HAL_RCCEx_PeriphCLKConfig+0xae2>
 80050d2:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 80050d6:	f040 8615 	bne.w	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xd68>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050da:	4965      	ldr	r1, [pc, #404]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80050dc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80050de:	f001 0103 	and.w	r1, r1, #3
 80050e2:	2903      	cmp	r1, #3
 80050e4:	f000 860e 	beq.w	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xd68>
 80050e8:	2100      	movs	r1, #0
 80050ea:	f104 0008 	add.w	r0, r4, #8
 80050ee:	f7ff fe75 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 80050f2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80050f4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80050f8:	2d00      	cmp	r5, #0
 80050fa:	f040 84c8 	bne.w	8005a8e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80050fe:	4f5c      	ldr	r7, [pc, #368]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005100:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 8005104:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005106:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 800510a:	4301      	orrs	r1, r0
 800510c:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800510e:	0199      	lsls	r1, r3, #6
 8005110:	d518      	bpl.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    switch (PeriphClkInit->QspiClockSelection)
 8005112:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8005114:	2920      	cmp	r1, #32
 8005116:	f000 8434 	beq.w	8005982 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
 800511a:	f200 8615 	bhi.w	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 800511e:	b139      	cbz	r1, 8005130 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8005120:	2910      	cmp	r1, #16
 8005122:	f040 8614 	bne.w	8005d4e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005126:	4852      	ldr	r0, [pc, #328]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005128:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800512a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800512e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005130:	2d00      	cmp	r5, #0
 8005132:	f040 83bf 	bne.w	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x918>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005136:	4f4e      	ldr	r7, [pc, #312]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005138:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 800513a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800513c:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8005140:	4301      	orrs	r1, r0
 8005142:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005144:	04df      	lsls	r7, r3, #19
 8005146:	d526      	bpl.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005148:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 800514a:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 800514e:	f000 84a1 	beq.w	8005a94 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
 8005152:	f200 85c3 	bhi.w	8005cdc <HAL_RCCEx_PeriphCLKConfig+0xd40>
 8005156:	2900      	cmp	r1, #0
 8005158:	f000 8486 	beq.w	8005a68 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800515c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005160:	f040 85c4 	bne.w	8005cec <HAL_RCCEx_PeriphCLKConfig+0xd50>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005164:	4942      	ldr	r1, [pc, #264]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005166:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005168:	f001 0103 	and.w	r1, r1, #3
 800516c:	2903      	cmp	r1, #3
 800516e:	f000 85bd 	beq.w	8005cec <HAL_RCCEx_PeriphCLKConfig+0xd50>
 8005172:	2100      	movs	r1, #0
 8005174:	f104 0008 	add.w	r0, r4, #8
 8005178:	f7ff fe30 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 800517c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800517e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005182:	2d00      	cmp	r5, #0
 8005184:	f040 8478 	bne.w	8005a78 <HAL_RCCEx_PeriphCLKConfig+0xadc>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005188:	4f39      	ldr	r7, [pc, #228]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800518a:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800518c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800518e:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 8005192:	4301      	orrs	r1, r0
 8005194:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005196:	0498      	lsls	r0, r3, #18
 8005198:	d524      	bpl.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Spi45ClockSelection)
 800519a:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 800519c:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 80051a0:	f000 8415 	beq.w	80059ce <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80051a4:	f200 8556 	bhi.w	8005c54 <HAL_RCCEx_PeriphCLKConfig+0xcb8>
 80051a8:	b191      	cbz	r1, 80051d0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80051aa:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80051ae:	f040 855b 	bne.w	8005c68 <HAL_RCCEx_PeriphCLKConfig+0xccc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80051b2:	492f      	ldr	r1, [pc, #188]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80051b4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80051b6:	f001 0103 	and.w	r1, r1, #3
 80051ba:	2903      	cmp	r1, #3
 80051bc:	f000 8554 	beq.w	8005c68 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 80051c0:	2101      	movs	r1, #1
 80051c2:	f104 0008 	add.w	r0, r4, #8
 80051c6:	f7ff fe09 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 80051ca:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80051cc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80051d0:	2d00      	cmp	r5, #0
 80051d2:	f040 838f 	bne.w	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x958>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80051d6:	4f26      	ldr	r7, [pc, #152]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80051d8:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 80051da:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80051dc:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 80051e0:	4301      	orrs	r1, r0
 80051e2:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80051e4:	0459      	lsls	r1, r3, #17
 80051e6:	d526      	bpl.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Spi6ClockSelection)
 80051e8:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 80051ec:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80051f0:	f000 8426 	beq.w	8005a40 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80051f4:	f200 854a 	bhi.w	8005c8c <HAL_RCCEx_PeriphCLKConfig+0xcf0>
 80051f8:	b191      	cbz	r1, 8005220 <HAL_RCCEx_PeriphCLKConfig+0x284>
 80051fa:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80051fe:	f040 854f 	bne.w	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xd04>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005202:	491b      	ldr	r1, [pc, #108]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005204:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005206:	f001 0103 	and.w	r1, r1, #3
 800520a:	2903      	cmp	r1, #3
 800520c:	f000 8548 	beq.w	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8005210:	2101      	movs	r1, #1
 8005212:	f104 0008 	add.w	r0, r4, #8
 8005216:	f7ff fde1 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 800521a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800521c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005220:	2d00      	cmp	r5, #0
 8005222:	f040 835b 	bne.w	80058dc <HAL_RCCEx_PeriphCLKConfig+0x940>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005226:	4f12      	ldr	r7, [pc, #72]	@ (8005270 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005228:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 800522c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800522e:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 8005232:	4301      	orrs	r1, r0
 8005234:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005236:	041f      	lsls	r7, r3, #16
 8005238:	d50d      	bpl.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    switch (PeriphClkInit->FdcanClockSelection)
 800523a:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 800523c:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005240:	f000 8260 	beq.w	8005704 <HAL_RCCEx_PeriphCLKConfig+0x768>
 8005244:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005248:	f000 8591 	beq.w	8005d6e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800524c:	2900      	cmp	r1, #0
 800524e:	f000 825e 	beq.w	800570e <HAL_RCCEx_PeriphCLKConfig+0x772>
      status = ret;
 8005252:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005254:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005256:	01d8      	lsls	r0, r3, #7
 8005258:	d515      	bpl.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    switch (PeriphClkInit->FmcClockSelection)
 800525a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800525c:	2903      	cmp	r1, #3
 800525e:	f200 85b4 	bhi.w	8005dca <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8005262:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005266:	000c      	.short	0x000c
 8005268:	03a10007 	.word	0x03a10007
 800526c:	000c      	.short	0x000c
 800526e:	bf00      	nop
 8005270:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005274:	4836      	ldr	r0, [pc, #216]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8005276:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005278:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800527c:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800527e:	2d00      	cmp	r5, #0
 8005280:	f000 831a 	beq.w	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
      status = ret;
 8005284:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005286:	0259      	lsls	r1, r3, #9
 8005288:	f100 827a 	bmi.w	8005780 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800528c:	07df      	lsls	r7, r3, #31
 800528e:	d52f      	bpl.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x354>
    switch (PeriphClkInit->Usart16ClockSelection)
 8005290:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8005292:	2928      	cmp	r1, #40	@ 0x28
 8005294:	d82a      	bhi.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005296:	e8df f011 	tbh	[pc, r1, lsl #1]
 800529a:	0257      	.short	0x0257
 800529c:	00290029 	.word	0x00290029
 80052a0:	00290029 	.word	0x00290029
 80052a4:	00290029 	.word	0x00290029
 80052a8:	02480029 	.word	0x02480029
 80052ac:	00290029 	.word	0x00290029
 80052b0:	00290029 	.word	0x00290029
 80052b4:	00290029 	.word	0x00290029
 80052b8:	04b90029 	.word	0x04b90029
 80052bc:	00290029 	.word	0x00290029
 80052c0:	00290029 	.word	0x00290029
 80052c4:	00290029 	.word	0x00290029
 80052c8:	02570029 	.word	0x02570029
 80052cc:	00290029 	.word	0x00290029
 80052d0:	00290029 	.word	0x00290029
 80052d4:	00290029 	.word	0x00290029
 80052d8:	02570029 	.word	0x02570029
 80052dc:	00290029 	.word	0x00290029
 80052e0:	00290029 	.word	0x00290029
 80052e4:	00290029 	.word	0x00290029
 80052e8:	02570029 	.word	0x02570029
      status = ret;
 80052ec:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80052ee:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80052f0:	0798      	lsls	r0, r3, #30
 80052f2:	d51e      	bpl.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x396>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80052f4:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 80052f6:	2905      	cmp	r1, #5
 80052f8:	f200 8550 	bhi.w	8005d9c <HAL_RCCEx_PeriphCLKConfig+0xe00>
 80052fc:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005300:	00060015 	.word	0x00060015
 8005304:	00150471 	.word	0x00150471
 8005308:	00150015 	.word	0x00150015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800530c:	4910      	ldr	r1, [pc, #64]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 800530e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005310:	f001 0103 	and.w	r1, r1, #3
 8005314:	2903      	cmp	r1, #3
 8005316:	f000 8541 	beq.w	8005d9c <HAL_RCCEx_PeriphCLKConfig+0xe00>
 800531a:	2101      	movs	r1, #1
 800531c:	f104 0008 	add.w	r0, r4, #8
 8005320:	f7ff fd5c 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 8005324:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005326:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800532a:	2d00      	cmp	r5, #0
 800532c:	f000 82cc 	beq.w	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x92c>
      status = ret;
 8005330:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005332:	0759      	lsls	r1, r3, #29
 8005334:	d521      	bpl.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005336:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 800533a:	2905      	cmp	r1, #5
 800533c:	f200 852a 	bhi.w	8005d94 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005340:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005344:	00080017 	.word	0x00080017
 8005348:	0017043c 	.word	0x0017043c
 800534c:	00170017 	.word	0x00170017
 8005350:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005354:	49ae      	ldr	r1, [pc, #696]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005356:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005358:	f001 0103 	and.w	r1, r1, #3
 800535c:	2903      	cmp	r1, #3
 800535e:	f000 8519 	beq.w	8005d94 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005362:	2101      	movs	r1, #1
 8005364:	f104 0008 	add.w	r0, r4, #8
 8005368:	f7ff fd38 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 800536c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800536e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005372:	2d00      	cmp	r5, #0
 8005374:	f000 82c2 	beq.w	80058fc <HAL_RCCEx_PeriphCLKConfig+0x960>
      status = ret;
 8005378:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800537a:	069f      	lsls	r7, r3, #26
 800537c:	d526      	bpl.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800537e:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8005382:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005386:	f000 82c6 	beq.w	8005916 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 800538a:	f200 8455 	bhi.w	8005c38 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800538e:	b191      	cbz	r1, 80053b6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005390:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005394:	f040 845a 	bne.w	8005c4c <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005398:	499d      	ldr	r1, [pc, #628]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800539a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800539c:	f001 0103 	and.w	r1, r1, #3
 80053a0:	2903      	cmp	r1, #3
 80053a2:	f000 8453 	beq.w	8005c4c <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 80053a6:	2100      	movs	r1, #0
 80053a8:	f104 0008 	add.w	r0, r4, #8
 80053ac:	f7ff fd16 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 80053b0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80053b2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80053b6:	2d00      	cmp	r5, #0
 80053b8:	f040 828e 	bne.w	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053bc:	4f94      	ldr	r7, [pc, #592]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80053be:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80053c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80053c4:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 80053c8:	4301      	orrs	r1, r0
 80053ca:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80053cc:	0658      	lsls	r0, r3, #25
 80053ce:	d526      	bpl.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x482>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80053d0:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 80053d4:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80053d8:	f000 82af 	beq.w	800593a <HAL_RCCEx_PeriphCLKConfig+0x99e>
 80053dc:	f200 8464 	bhi.w	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80053e0:	b191      	cbz	r1, 8005408 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 80053e2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80053e6:	f040 8469 	bne.w	8005cbc <HAL_RCCEx_PeriphCLKConfig+0xd20>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053ea:	4989      	ldr	r1, [pc, #548]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80053ec:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80053ee:	f001 0103 	and.w	r1, r1, #3
 80053f2:	2903      	cmp	r1, #3
 80053f4:	f000 8462 	beq.w	8005cbc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80053f8:	2100      	movs	r1, #0
 80053fa:	f104 0008 	add.w	r0, r4, #8
 80053fe:	f7ff fced 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 8005402:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005404:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005408:	2d00      	cmp	r5, #0
 800540a:	f040 8269 	bne.w	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x944>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800540e:	4f80      	ldr	r7, [pc, #512]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005410:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 8005414:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005416:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 800541a:	4301      	orrs	r1, r0
 800541c:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800541e:	0619      	lsls	r1, r3, #24
 8005420:	d526      	bpl.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005422:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8005426:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800542a:	f000 8298 	beq.w	800595e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 800542e:	f200 841f 	bhi.w	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
 8005432:	b191      	cbz	r1, 800545a <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8005434:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005438:	f040 8424 	bne.w	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xce8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800543c:	4974      	ldr	r1, [pc, #464]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800543e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005440:	f001 0103 	and.w	r1, r1, #3
 8005444:	2903      	cmp	r1, #3
 8005446:	f000 841d 	beq.w	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800544a:	2100      	movs	r1, #0
 800544c:	f104 0008 	add.w	r0, r4, #8
 8005450:	f7ff fcc4 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 8005454:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005456:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800545a:	2d00      	cmp	r5, #0
 800545c:	f040 8244 	bne.w	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x94c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005460:	4f6b      	ldr	r7, [pc, #428]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005462:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 8005466:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005468:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 800546c:	4301      	orrs	r1, r0
 800546e:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005470:	071f      	lsls	r7, r3, #28
 8005472:	d50b      	bpl.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005474:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8005478:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 800547c:	f000 81d4 	beq.w	8005828 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005480:	4f63      	ldr	r7, [pc, #396]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005482:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005484:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8005488:	4301      	orrs	r1, r0
 800548a:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800548c:	06d8      	lsls	r0, r3, #27
 800548e:	d50b      	bpl.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005490:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 8005494:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 8005498:	f000 81db 	beq.w	8005852 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800549c:	4f5c      	ldr	r7, [pc, #368]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800549e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80054a0:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 80054a4:	4301      	orrs	r1, r0
 80054a6:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80054a8:	0319      	lsls	r1, r3, #12
 80054aa:	d524      	bpl.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->AdcClockSelection)
 80054ac:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 80054b0:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80054b4:	f000 82b1 	beq.w	8005a1a <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80054b8:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 80054bc:	d010      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x544>
 80054be:	2900      	cmp	r1, #0
 80054c0:	f040 8130 	bne.w	8005724 <HAL_RCCEx_PeriphCLKConfig+0x788>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80054c4:	4852      	ldr	r0, [pc, #328]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80054c6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80054c8:	f000 0003 	and.w	r0, r0, #3
 80054cc:	2803      	cmp	r0, #3
 80054ce:	f000 8129 	beq.w	8005724 <HAL_RCCEx_PeriphCLKConfig+0x788>
 80054d2:	f104 0008 	add.w	r0, r4, #8
 80054d6:	f7ff fc81 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 80054da:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054dc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80054e0:	2d00      	cmp	r5, #0
 80054e2:	f040 81ff 	bne.w	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x948>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054e6:	4f4a      	ldr	r7, [pc, #296]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80054e8:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 80054ec:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80054ee:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 80054f2:	4301      	orrs	r1, r0
 80054f4:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80054f6:	035f      	lsls	r7, r3, #13
 80054f8:	d50f      	bpl.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->UsbClockSelection)
 80054fa:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 80054fe:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8005502:	f000 8277 	beq.w	80059f4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 8005506:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 800550a:	f000 812d 	beq.w	8005768 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 800550e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8005512:	f000 8124 	beq.w	800575e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      status = ret;
 8005516:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005518:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800551a:	03d8      	lsls	r0, r3, #15
 800551c:	d520      	bpl.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->SdmmcClockSelection)
 800551e:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8005520:	2900      	cmp	r1, #0
 8005522:	f000 81aa 	beq.w	800587a <HAL_RCCEx_PeriphCLKConfig+0x8de>
 8005526:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800552a:	f040 80e8 	bne.w	80056fe <HAL_RCCEx_PeriphCLKConfig+0x762>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800552e:	4938      	ldr	r1, [pc, #224]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005530:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005532:	f001 0103 	and.w	r1, r1, #3
 8005536:	2903      	cmp	r1, #3
 8005538:	f000 80e1 	beq.w	80056fe <HAL_RCCEx_PeriphCLKConfig+0x762>
 800553c:	2102      	movs	r1, #2
 800553e:	f104 0008 	add.w	r0, r4, #8
 8005542:	f7ff fc4b 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 8005546:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005548:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800554c:	2d00      	cmp	r5, #0
 800554e:	f040 819c 	bne.w	800588a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005552:	4f2f      	ldr	r7, [pc, #188]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005554:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005556:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005558:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800555c:	4301      	orrs	r1, r0
 800555e:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005560:	0099      	lsls	r1, r3, #2
 8005562:	d50e      	bpl.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005564:	492a      	ldr	r1, [pc, #168]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005566:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005568:	f001 0103 	and.w	r1, r1, #3
 800556c:	2903      	cmp	r1, #3
 800556e:	d007      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8005570:	2102      	movs	r1, #2
 8005572:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005576:	f7ff fca1 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800557a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800557e:	b100      	cbz	r0, 8005582 <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      status = HAL_ERROR;
 8005580:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005582:	039f      	lsls	r7, r3, #14
 8005584:	f100 80ab 	bmi.w	80056de <HAL_RCCEx_PeriphCLKConfig+0x742>
      status = HAL_ERROR;
 8005588:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800558a:	02d8      	lsls	r0, r3, #11
 800558c:	d506      	bpl.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x600>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800558e:	4820      	ldr	r0, [pc, #128]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005590:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 8005592:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8005594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8005598:	4331      	orrs	r1, r6
 800559a:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800559c:	00d9      	lsls	r1, r3, #3
 800559e:	d507      	bpl.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x614>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80055a0:	481b      	ldr	r0, [pc, #108]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055a2:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 80055a6:	6901      	ldr	r1, [r0, #16]
 80055a8:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 80055ac:	4331      	orrs	r1, r6
 80055ae:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80055b0:	029f      	lsls	r7, r3, #10
 80055b2:	d506      	bpl.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x626>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80055b4:	4816      	ldr	r0, [pc, #88]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055b6:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
 80055b8:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80055ba:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80055be:	4331      	orrs	r1, r6
 80055c0:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80055c2:	005e      	lsls	r6, r3, #1
 80055c4:	d509      	bpl.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x63e>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80055c6:	4912      	ldr	r1, [pc, #72]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055c8:	6908      	ldr	r0, [r1, #16]
 80055ca:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 80055ce:	6108      	str	r0, [r1, #16]
 80055d0:	6908      	ldr	r0, [r1, #16]
 80055d2:	f8d4 60bc 	ldr.w	r6, [r4, #188]	@ 0xbc
 80055d6:	4330      	orrs	r0, r6
 80055d8:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80055da:	2b00      	cmp	r3, #0
 80055dc:	da06      	bge.n	80055ec <HAL_RCCEx_PeriphCLKConfig+0x650>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80055de:	480c      	ldr	r0, [pc, #48]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055e0:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 80055e2:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 80055e4:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 80055e8:	4331      	orrs	r1, r6
 80055ea:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80055ec:	0218      	lsls	r0, r3, #8
 80055ee:	d507      	bpl.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x664>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80055f0:	4907      	ldr	r1, [pc, #28]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80055f2:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 80055f6:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 80055f8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80055fc:	4303      	orrs	r3, r0
 80055fe:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005600:	07d1      	lsls	r1, r2, #31
 8005602:	d511      	bpl.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005604:	4b02      	ldr	r3, [pc, #8]	@ (8005610 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005608:	f003 0303 	and.w	r3, r3, #3
 800560c:	2b03      	cmp	r3, #3
 800560e:	e001      	b.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005610:	58024400 	.word	0x58024400
 8005614:	f000 835c 	beq.w	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0xd34>
 8005618:	2100      	movs	r1, #0
 800561a:	f104 0008 	add.w	r0, r4, #8
 800561e:	f7ff fbdd 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005622:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005624:	b100      	cbz	r0, 8005628 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005626:	4605      	mov	r5, r0
 8005628:	0793      	lsls	r3, r2, #30
 800562a:	d50e      	bpl.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800562c:	4baf      	ldr	r3, [pc, #700]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800562e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005630:	f003 0303 	and.w	r3, r3, #3
 8005634:	2b03      	cmp	r3, #3
 8005636:	f000 834d 	beq.w	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0xd38>
 800563a:	2101      	movs	r1, #1
 800563c:	f104 0008 	add.w	r0, r4, #8
 8005640:	f7ff fbcc 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005644:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005646:	b100      	cbz	r0, 800564a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005648:	4605      	mov	r5, r0
 800564a:	0757      	lsls	r7, r2, #29
 800564c:	d50e      	bpl.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800564e:	4ba7      	ldr	r3, [pc, #668]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005652:	f003 0303 	and.w	r3, r3, #3
 8005656:	2b03      	cmp	r3, #3
 8005658:	f000 833e 	beq.w	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 800565c:	2102      	movs	r1, #2
 800565e:	f104 0008 	add.w	r0, r4, #8
 8005662:	f7ff fbbb 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005666:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005668:	b100      	cbz	r0, 800566c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800566a:	4605      	mov	r5, r0
 800566c:	0716      	lsls	r6, r2, #28
 800566e:	d50e      	bpl.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005670:	4b9e      	ldr	r3, [pc, #632]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005674:	f003 0303 	and.w	r3, r3, #3
 8005678:	2b03      	cmp	r3, #3
 800567a:	f000 8323 	beq.w	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0xd28>
 800567e:	2100      	movs	r1, #0
 8005680:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005684:	f7ff fc1a 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005688:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800568a:	b100      	cbz	r0, 800568e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800568c:	4605      	mov	r5, r0
 800568e:	06d0      	lsls	r0, r2, #27
 8005690:	d50f      	bpl.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x716>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005692:	4b96      	ldr	r3, [pc, #600]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005696:	f003 0303 	and.w	r3, r3, #3
 800569a:	2b03      	cmp	r3, #3
 800569c:	f000 8314 	beq.w	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0xd2c>
 80056a0:	2101      	movs	r1, #1
 80056a2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80056a6:	f7ff fc09 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 80056aa:	2800      	cmp	r0, #0
 80056ac:	f040 8359 	bne.w	8005d62 <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80056b0:	6862      	ldr	r2, [r4, #4]
 80056b2:	0693      	lsls	r3, r2, #26
 80056b4:	d50e      	bpl.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0x738>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056b6:	4b8d      	ldr	r3, [pc, #564]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80056b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ba:	f003 0303 	and.w	r3, r3, #3
 80056be:	2b03      	cmp	r3, #3
 80056c0:	f000 82b7 	beq.w	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 80056c4:	2102      	movs	r1, #2
 80056c6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80056ca:	f7ff fbf7 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 80056ce:	2800      	cmp	r0, #0
 80056d0:	f040 82af 	bne.w	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xc96>
  if (status == HAL_OK)
 80056d4:	1e28      	subs	r0, r5, #0
 80056d6:	bf18      	it	ne
 80056d8:	2001      	movne	r0, #1
}
 80056da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->RngClockSelection)
 80056de:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 80056e2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80056e6:	f000 80d2 	beq.w	800588e <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 80056ea:	f240 8110 	bls.w	800590e <HAL_RCCEx_PeriphCLKConfig+0x972>
 80056ee:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 80056f2:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80056f6:	f000 80cf 	beq.w	8005898 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 80056fa:	2501      	movs	r5, #1
 80056fc:	e745      	b.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      status = ret;
 80056fe:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005700:	4635      	mov	r5, r6
 8005702:	e72d      	b.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005704:	4879      	ldr	r0, [pc, #484]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005706:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005708:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800570c:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 800570e:	2d00      	cmp	r5, #0
 8005710:	f040 80ce 	bne.w	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x914>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005714:	4f75      	ldr	r7, [pc, #468]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005716:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8005718:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800571a:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 800571e:	4301      	orrs	r1, r0
 8005720:	6539      	str	r1, [r7, #80]	@ 0x50
 8005722:	e598      	b.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 8005724:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005726:	4635      	mov	r5, r6
 8005728:	e6e5      	b.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x55a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800572a:	4970      	ldr	r1, [pc, #448]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800572c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800572e:	f001 0103 	and.w	r1, r1, #3
 8005732:	2903      	cmp	r1, #3
 8005734:	f43f adda 	beq.w	80052ec <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005738:	2101      	movs	r1, #1
 800573a:	f104 0008 	add.w	r0, r4, #8
 800573e:	f7ff fb4d 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 8005742:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005744:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005748:	2d00      	cmp	r5, #0
 800574a:	f040 80d5 	bne.w	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800574e:	4f67      	ldr	r7, [pc, #412]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005750:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8005752:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005754:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8005758:	4301      	orrs	r1, r0
 800575a:	6579      	str	r1, [r7, #84]	@ 0x54
 800575c:	e5c8      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x354>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800575e:	4863      	ldr	r0, [pc, #396]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005760:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005762:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005766:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005768:	2d00      	cmp	r5, #0
 800576a:	f040 809f 	bne.w	80058ac <HAL_RCCEx_PeriphCLKConfig+0x910>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800576e:	4f5f      	ldr	r7, [pc, #380]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005770:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8005774:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005776:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 800577a:	4301      	orrs	r1, r0
 800577c:	6579      	str	r1, [r7, #84]	@ 0x54
 800577e:	e6cc      	b.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x57e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005780:	4f5b      	ldr	r7, [pc, #364]	@ (80058f0 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005788:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800578a:	f7fc f8ed 	bl	8001968 <HAL_GetTick>
 800578e:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005790:	e006      	b.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x804>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005792:	f7fc f8e9 	bl	8001968 <HAL_GetTick>
 8005796:	eba0 0008 	sub.w	r0, r0, r8
 800579a:	2864      	cmp	r0, #100	@ 0x64
 800579c:	f200 82db 	bhi.w	8005d56 <HAL_RCCEx_PeriphCLKConfig+0xdba>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	05da      	lsls	r2, r3, #23
 80057a4:	d5f5      	bpl.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    if (ret == HAL_OK)
 80057a6:	2d00      	cmp	r5, #0
 80057a8:	f040 82d6 	bne.w	8005d58 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80057ac:	4a4f      	ldr	r2, [pc, #316]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80057ae:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 80057b2:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80057b4:	4059      	eors	r1, r3
 80057b6:	f411 7f40 	tst.w	r1, #768	@ 0x300
 80057ba:	d00b      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x838>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057bc:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80057be:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057c0:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80057c4:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 80057c8:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057ca:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 80057cc:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 80057d0:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 80057d2:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80057d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057d8:	f000 82fb 	beq.w	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0xe36>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057dc:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 80057e0:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80057e4:	f000 8309 	beq.w	8005dfa <HAL_RCCEx_PeriphCLKConfig+0xe5e>
 80057e8:	4940      	ldr	r1, [pc, #256]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80057ea:	690a      	ldr	r2, [r1, #16]
 80057ec:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 80057f0:	610a      	str	r2, [r1, #16]
 80057f2:	483e      	ldr	r0, [pc, #248]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80057f4:	f3c3 010b 	ubfx	r1, r3, #0, #12
 80057f8:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 80057fa:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80057fc:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005800:	6701      	str	r1, [r0, #112]	@ 0x70
 8005802:	e543      	b.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005804:	4839      	ldr	r0, [pc, #228]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005806:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005808:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 800580c:	62c1      	str	r1, [r0, #44]	@ 0x2c
        ret = HAL_ERROR;
 800580e:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8005810:	2d00      	cmp	r5, #0
 8005812:	f040 8177 	bne.w	8005b04 <HAL_RCCEx_PeriphCLKConfig+0xb68>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005816:	4f35      	ldr	r7, [pc, #212]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005818:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800581a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800581c:	f021 0107 	bic.w	r1, r1, #7
 8005820:	4301      	orrs	r1, r0
 8005822:	6539      	str	r1, [r7, #80]	@ 0x50
 8005824:	f7ff bbf6 	b.w	8005014 <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005828:	4930      	ldr	r1, [pc, #192]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800582a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800582c:	f001 0103 	and.w	r1, r1, #3
 8005830:	2903      	cmp	r1, #3
 8005832:	f000 82ba 	beq.w	8005daa <HAL_RCCEx_PeriphCLKConfig+0xe0e>
 8005836:	2102      	movs	r1, #2
 8005838:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800583c:	f7ff fb3e 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005840:	2800      	cmp	r0, #0
 8005842:	f000 82b5 	beq.w	8005db0 <HAL_RCCEx_PeriphCLKConfig+0xe14>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005846:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
        status = HAL_ERROR;
 800584a:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800584c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005850:	e616      	b.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005852:	4926      	ldr	r1, [pc, #152]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005854:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005856:	f001 0103 	and.w	r1, r1, #3
 800585a:	2903      	cmp	r1, #3
 800585c:	f000 82a2 	beq.w	8005da4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8005860:	2102      	movs	r1, #2
 8005862:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005866:	f7ff fb29 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800586a:	2800      	cmp	r0, #0
 800586c:	f040 82a6 	bne.w	8005dbc <HAL_RCCEx_PeriphCLKConfig+0xe20>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005870:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005874:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005878:	e610      	b.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x500>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800587a:	481c      	ldr	r0, [pc, #112]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800587c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800587e:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005882:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005884:	2d00      	cmp	r5, #0
 8005886:	f43f ae64 	beq.w	8005552 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      status = ret;
 800588a:	462e      	mov	r6, r5
 800588c:	e668      	b.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800588e:	4f17      	ldr	r7, [pc, #92]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005890:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005892:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005896:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005898:	2d00      	cmp	r5, #0
 800589a:	f47f ae76 	bne.w	800558a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800589e:	4d13      	ldr	r5, [pc, #76]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80058a0:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 80058a2:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 80058a6:	4301      	orrs	r1, r0
 80058a8:	6569      	str	r1, [r5, #84]	@ 0x54
 80058aa:	e66d      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
      status = ret;
 80058ac:	462e      	mov	r6, r5
 80058ae:	e634      	b.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x57e>
      status = ret;
 80058b0:	462e      	mov	r6, r5
 80058b2:	e4d0      	b.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 80058b4:	462e      	mov	r6, r5
 80058b6:	e445      	b.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80058b8:	4f0c      	ldr	r7, [pc, #48]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80058ba:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 80058bc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80058be:	f021 0103 	bic.w	r1, r1, #3
 80058c2:	4301      	orrs	r1, r0
 80058c4:	64f9      	str	r1, [r7, #76]	@ 0x4c
 80058c6:	e4de      	b.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80058c8:	4f08      	ldr	r7, [pc, #32]	@ (80058ec <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80058ca:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 80058cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80058ce:	f021 0107 	bic.w	r1, r1, #7
 80058d2:	4301      	orrs	r1, r0
 80058d4:	6579      	str	r1, [r7, #84]	@ 0x54
 80058d6:	e52c      	b.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x396>
      status = ret;
 80058d8:	462e      	mov	r6, r5
 80058da:	e577      	b.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x430>
      status = ret;
 80058dc:	462e      	mov	r6, r5
 80058de:	e4aa      	b.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0x29a>
      status = ret;
 80058e0:	462e      	mov	r6, r5
 80058e2:	e59c      	b.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x482>
      status = ret;
 80058e4:	462e      	mov	r6, r5
 80058e6:	e606      	b.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x55a>
      status = ret;
 80058e8:	462e      	mov	r6, r5
 80058ea:	e5c1      	b.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80058ec:	58024400 	.word	0x58024400
 80058f0:	58024800 	.word	0x58024800
      status = ret;
 80058f4:	462e      	mov	r6, r5
 80058f6:	e475      	b.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x248>
      status = ret;
 80058f8:	462e      	mov	r6, r5
 80058fa:	e4f9      	b.n	80052f0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058fc:	4fc2      	ldr	r7, [pc, #776]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80058fe:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 8005902:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005904:	f021 0107 	bic.w	r1, r1, #7
 8005908:	4301      	orrs	r1, r0
 800590a:	65b9      	str	r1, [r7, #88]	@ 0x58
 800590c:	e535      	b.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->RngClockSelection)
 800590e:	2900      	cmp	r1, #0
 8005910:	f47f aef3 	bne.w	80056fa <HAL_RCCEx_PeriphCLKConfig+0x75e>
 8005914:	e7c0      	b.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005916:	49bc      	ldr	r1, [pc, #752]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005918:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800591a:	f001 0103 	and.w	r1, r1, #3
 800591e:	2903      	cmp	r1, #3
 8005920:	f000 8194 	beq.w	8005c4c <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 8005924:	2102      	movs	r1, #2
 8005926:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800592a:	f7ff fac7 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 800592e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005930:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005934:	2d00      	cmp	r5, #0
 8005936:	d1cf      	bne.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x93c>
 8005938:	e540      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x420>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800593a:	49b3      	ldr	r1, [pc, #716]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 800593c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800593e:	f001 0103 	and.w	r1, r1, #3
 8005942:	2903      	cmp	r1, #3
 8005944:	f000 81ba 	beq.w	8005cbc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005948:	2102      	movs	r1, #2
 800594a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800594e:	f7ff fab5 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005952:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005954:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005958:	2d00      	cmp	r5, #0
 800595a:	d1c1      	bne.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800595c:	e557      	b.n	800540e <HAL_RCCEx_PeriphCLKConfig+0x472>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800595e:	49aa      	ldr	r1, [pc, #680]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005960:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005962:	f001 0103 	and.w	r1, r1, #3
 8005966:	2903      	cmp	r1, #3
 8005968:	f000 818c 	beq.w	8005c84 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800596c:	2102      	movs	r1, #2
 800596e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005972:	f7ff faa3 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005976:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005978:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800597c:	2d00      	cmp	r5, #0
 800597e:	d1b3      	bne.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x94c>
 8005980:	e56e      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005982:	49a1      	ldr	r1, [pc, #644]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005984:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005986:	f001 0103 	and.w	r1, r1, #3
 800598a:	2903      	cmp	r1, #3
 800598c:	f000 81df 	beq.w	8005d4e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
 8005990:	2102      	movs	r1, #2
 8005992:	f104 0008 	add.w	r0, r4, #8
 8005996:	f7ff fa21 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 800599a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800599c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059a0:	2d00      	cmp	r5, #0
 80059a2:	d187      	bne.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x918>
 80059a4:	f7ff bbc7 	b.w	8005136 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059a8:	4997      	ldr	r1, [pc, #604]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80059aa:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059ac:	f001 0103 	and.w	r1, r1, #3
 80059b0:	2903      	cmp	r1, #3
 80059b2:	f000 820a 	beq.w	8005dca <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 80059b6:	2102      	movs	r1, #2
 80059b8:	f104 0008 	add.w	r0, r4, #8
 80059bc:	f7ff fa0e 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 80059c0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059c2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059c6:	2d00      	cmp	r5, #0
 80059c8:	f47f ac5c 	bne.w	8005284 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 80059cc:	e774      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059ce:	498e      	ldr	r1, [pc, #568]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80059d0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059d2:	f001 0103 	and.w	r1, r1, #3
 80059d6:	2903      	cmp	r1, #3
 80059d8:	f000 8146 	beq.w	8005c68 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 80059dc:	2101      	movs	r1, #1
 80059de:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059e2:	f7ff fa6b 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 80059e6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80059e8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80059ec:	2d00      	cmp	r5, #0
 80059ee:	d181      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x958>
 80059f0:	f7ff bbf1 	b.w	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059f4:	4984      	ldr	r1, [pc, #528]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 80059f6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80059f8:	f001 0103 	and.w	r1, r1, #3
 80059fc:	2903      	cmp	r1, #3
 80059fe:	f43f ad8a 	beq.w	8005516 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8005a02:	2101      	movs	r1, #1
 8005a04:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a08:	f7ff fa58 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005a0c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a0e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a12:	2d00      	cmp	r5, #0
 8005a14:	f47f af4a 	bne.w	80058ac <HAL_RCCEx_PeriphCLKConfig+0x910>
 8005a18:	e6a9      	b.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a1a:	497b      	ldr	r1, [pc, #492]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a1c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a1e:	f001 0103 	and.w	r1, r1, #3
 8005a22:	2903      	cmp	r1, #3
 8005a24:	f43f ae7e 	beq.w	8005724 <HAL_RCCEx_PeriphCLKConfig+0x788>
 8005a28:	2102      	movs	r1, #2
 8005a2a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a2e:	f7ff fa45 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005a32:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005a34:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a38:	2d00      	cmp	r5, #0
 8005a3a:	f47f af53 	bne.w	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x948>
 8005a3e:	e552      	b.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x54a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a40:	4971      	ldr	r1, [pc, #452]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a42:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a44:	f001 0103 	and.w	r1, r1, #3
 8005a48:	2903      	cmp	r1, #3
 8005a4a:	f000 8129 	beq.w	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8005a4e:	2101      	movs	r1, #1
 8005a50:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005a54:	f7ff fa32 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005a58:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005a5a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a5e:	2d00      	cmp	r5, #0
 8005a60:	f47f af3c 	bne.w	80058dc <HAL_RCCEx_PeriphCLKConfig+0x940>
 8005a64:	f7ff bbdf 	b.w	8005226 <HAL_RCCEx_PeriphCLKConfig+0x28a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a68:	4867      	ldr	r0, [pc, #412]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a6a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005a6c:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005a70:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005a72:	2d00      	cmp	r5, #0
 8005a74:	f43f ab88 	beq.w	8005188 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      status = ret;
 8005a78:	462e      	mov	r6, r5
 8005a7a:	f7ff bb8c 	b.w	8005196 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a7e:	4862      	ldr	r0, [pc, #392]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a80:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005a82:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005a86:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005a88:	2d00      	cmp	r5, #0
 8005a8a:	f43f ab38 	beq.w	80050fe <HAL_RCCEx_PeriphCLKConfig+0x162>
      status = ret;
 8005a8e:	462e      	mov	r6, r5
 8005a90:	f7ff bb3d 	b.w	800510e <HAL_RCCEx_PeriphCLKConfig+0x172>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a94:	495c      	ldr	r1, [pc, #368]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005a96:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a98:	f001 0103 	and.w	r1, r1, #3
 8005a9c:	2903      	cmp	r1, #3
 8005a9e:	f000 8125 	beq.w	8005cec <HAL_RCCEx_PeriphCLKConfig+0xd50>
 8005aa2:	2100      	movs	r1, #0
 8005aa4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005aa8:	f7ff fa08 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005aac:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005aae:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005ab2:	f7ff bb66 	b.w	8005182 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ab6:	4954      	ldr	r1, [pc, #336]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ab8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005aba:	f001 0103 	and.w	r1, r1, #3
 8005abe:	2903      	cmp	r1, #3
 8005ac0:	f000 813e 	beq.w	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xda4>
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005aca:	f7ff f9f7 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005ace:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005ad0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005ad4:	2d00      	cmp	r5, #0
 8005ad6:	f43f aabd 	beq.w	8005054 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      status = ret;
 8005ada:	462e      	mov	r6, r5
 8005adc:	f7ff bac1 	b.w	8005062 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ae0:	4949      	ldr	r1, [pc, #292]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ae2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ae4:	f001 0103 	and.w	r1, r1, #3
 8005ae8:	2903      	cmp	r1, #3
 8005aea:	f43f aa91 	beq.w	8005010 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005aee:	2100      	movs	r1, #0
 8005af0:	f104 0008 	add.w	r0, r4, #8
 8005af4:	f7ff f972 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 8005af8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005afa:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005afe:	2d00      	cmp	r5, #0
 8005b00:	f43f ae89 	beq.w	8005816 <HAL_RCCEx_PeriphCLKConfig+0x87a>
      status = ret;
 8005b04:	462e      	mov	r6, r5
 8005b06:	f7ff ba85 	b.w	8005014 <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b0a:	493f      	ldr	r1, [pc, #252]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b0c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b0e:	f001 0103 	and.w	r1, r1, #3
 8005b12:	2903      	cmp	r1, #3
 8005b14:	f43f aa7c 	beq.w	8005010 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b18:	2100      	movs	r1, #0
 8005b1a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b1e:	f7ff f9cd 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005b22:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005b24:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005b28:	e672      	b.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x874>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b2a:	4937      	ldr	r1, [pc, #220]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b2c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b2e:	f001 0103 	and.w	r1, r1, #3
 8005b32:	2903      	cmp	r1, #3
 8005b34:	f000 80f9 	beq.w	8005d2a <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8005b38:	2100      	movs	r1, #0
 8005b3a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b3e:	f7ff f9bd 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005b42:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005b44:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005b48:	2d00      	cmp	r5, #0
 8005b4a:	f43f aaad 	beq.w	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      status = ret;
 8005b4e:	462e      	mov	r6, r5
 8005b50:	f7ff bab2 	b.w	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b54:	492c      	ldr	r1, [pc, #176]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b56:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b58:	f001 0103 	and.w	r1, r1, #3
 8005b5c:	2903      	cmp	r1, #3
 8005b5e:	f000 80d1 	beq.w	8005d04 <HAL_RCCEx_PeriphCLKConfig+0xd68>
 8005b62:	2100      	movs	r1, #0
 8005b64:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b68:	f7ff f9a8 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005b6c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005b6e:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005b72:	f7ff bac1 	b.w	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b76:	4924      	ldr	r1, [pc, #144]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b78:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b7a:	f001 0103 	and.w	r1, r1, #3
 8005b7e:	2903      	cmp	r1, #3
 8005b80:	f000 80c8 	beq.w	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8005b84:	2102      	movs	r1, #2
 8005b86:	3028      	adds	r0, #40	@ 0x28
 8005b88:	f7ff f998 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005b8c:	4606      	mov	r6, r0
        break;
 8005b8e:	f7ff ba28 	b.w	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x46>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b92:	481d      	ldr	r0, [pc, #116]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005b94:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005b96:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005b9a:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 8005b9c:	f7ff ba81 	b.w	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ba0:	4819      	ldr	r0, [pc, #100]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ba2:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005ba4:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005ba8:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 8005baa:	f7ff ba50 	b.w	800504e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bae:	4d16      	ldr	r5, [pc, #88]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005bb0:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8005bb2:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005bb6:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005bb8:	f7ff ba17 	b.w	8004fea <HAL_RCCEx_PeriphCLKConfig+0x4e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005bbc:	4912      	ldr	r1, [pc, #72]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005bbe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005bc0:	f001 0103 	and.w	r1, r1, #3
 8005bc4:	2903      	cmp	r1, #3
 8005bc6:	f000 80e5 	beq.w	8005d94 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005bca:	2101      	movs	r1, #1
 8005bcc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005bd0:	f7ff f974 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005bd4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bd6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005bda:	2d00      	cmp	r5, #0
 8005bdc:	f47f abcc 	bne.w	8005378 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 8005be0:	e68c      	b.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x960>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005be2:	4909      	ldr	r1, [pc, #36]	@ (8005c08 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005be4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005be6:	f001 0103 	and.w	r1, r1, #3
 8005bea:	2903      	cmp	r1, #3
 8005bec:	f000 80d6 	beq.w	8005d9c <HAL_RCCEx_PeriphCLKConfig+0xe00>
 8005bf0:	2101      	movs	r1, #1
 8005bf2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005bf6:	f7ff f961 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005bfa:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005bfc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c00:	2d00      	cmp	r5, #0
 8005c02:	f47f ab95 	bne.w	8005330 <HAL_RCCEx_PeriphCLKConfig+0x394>
 8005c06:	e65f      	b.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x92c>
 8005c08:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c0c:	4983      	ldr	r1, [pc, #524]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8005c0e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c10:	f001 0103 	and.w	r1, r1, #3
 8005c14:	2903      	cmp	r1, #3
 8005c16:	f43f ab69 	beq.w	80052ec <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005c1a:	2101      	movs	r1, #1
 8005c1c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005c20:	f7ff f94c 	bl	8004ebc <RCCEx_PLL3_Config.part.0>
 8005c24:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005c26:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c2a:	2d00      	cmp	r5, #0
 8005c2c:	f47f ae64 	bne.w	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8005c30:	e58d      	b.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x7b2>
  return HAL_ERROR;
 8005c32:	2001      	movs	r0, #1
}
 8005c34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005c38:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005c3c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005c40:	f43f abb9 	beq.w	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005c44:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8005c48:	f43f abb5 	beq.w	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      status = ret;
 8005c4c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005c4e:	4635      	mov	r5, r6
 8005c50:	f7ff bbbc 	b.w	80053cc <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005c54:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 8005c58:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 8005c5c:	f43f aab8 	beq.w	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005c60:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 8005c64:	f43f aab4 	beq.w	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x234>
      status = ret;
 8005c68:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005c6a:	4635      	mov	r5, r6
 8005c6c:	f7ff baba 	b.w	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005c70:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 8005c74:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005c78:	f43f abef 	beq.w	800545a <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8005c7c:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 8005c80:	f43f abeb 	beq.w	800545a <HAL_RCCEx_PeriphCLKConfig+0x4be>
      status = ret;
 8005c84:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005c86:	4635      	mov	r5, r6
 8005c88:	f7ff bbf2 	b.w	8005470 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005c8c:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005c90:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005c94:	f43f aac4 	beq.w	8005220 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8005c98:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8005c9c:	f43f aac0 	beq.w	8005220 <HAL_RCCEx_PeriphCLKConfig+0x284>
      status = ret;
 8005ca0:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005ca2:	4635      	mov	r5, r6
 8005ca4:	f7ff bac7 	b.w	8005236 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005ca8:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 8005cac:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8005cb0:	f43f abaa 	beq.w	8005408 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8005cb4:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 8005cb8:	f43f aba6 	beq.w	8005408 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      status = ret;
 8005cbc:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005cbe:	4635      	mov	r5, r6
 8005cc0:	f7ff bbad 	b.w	800541e <HAL_RCCEx_PeriphCLKConfig+0x482>
    return HAL_ERROR;
 8005cc4:	2501      	movs	r5, #1
 8005cc6:	e4e2      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005cc8:	0691      	lsls	r1, r2, #26
 8005cca:	d5b2      	bpl.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    return HAL_ERROR;
 8005ccc:	2501      	movs	r5, #1
 8005cce:	e4f2      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x71a>
    return HAL_ERROR;
 8005cd0:	2501      	movs	r5, #1
 8005cd2:	e4a9      	b.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8005cd4:	2501      	movs	r5, #1
 8005cd6:	e4b8      	b.n	800564a <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8005cd8:	2501      	movs	r5, #1
 8005cda:	e4c7      	b.n	800566c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005cdc:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8005ce0:	f43f aa4f 	beq.w	8005182 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 8005ce4:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8005ce8:	f43f aa4b 	beq.w	8005182 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      status = ret;
 8005cec:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005cee:	4635      	mov	r5, r6
 8005cf0:	f7ff ba51 	b.w	8005196 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Sai4BClockSelection)
 8005cf4:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8005cf8:	f43f a9fe 	beq.w	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005cfc:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8005d00:	f43f a9fa 	beq.w	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      status = ret;
 8005d04:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d06:	4635      	mov	r5, r6
 8005d08:	f7ff ba01 	b.w	800510e <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8005d0c:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8005d10:	f43f a96b 	beq.w	8004fea <HAL_RCCEx_PeriphCLKConfig+0x4e>
        ret = HAL_ERROR;
 8005d14:	2601      	movs	r6, #1
 8005d16:	f7ff b96f 	b.w	8004ff8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8005d1a:	f5b1 0fc0 	cmp.w	r1, #6291456	@ 0x600000
 8005d1e:	f43f a9c0 	beq.w	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005d22:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8005d26:	f43f a9bc 	beq.w	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      status = ret;
 8005d2a:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d2c:	4635      	mov	r5, r6
 8005d2e:	f7ff b9c3 	b.w	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai23ClockSelection)
 8005d32:	29c0      	cmp	r1, #192	@ 0xc0
 8005d34:	f43f a98b 	beq.w	800504e <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8005d38:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005d3c:	f43f a987 	beq.w	800504e <HAL_RCCEx_PeriphCLKConfig+0xb2>
      status = ret;
 8005d40:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d42:	4635      	mov	r5, r6
 8005d44:	f7ff b98d 	b.w	8005062 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->QspiClockSelection)
 8005d48:	2930      	cmp	r1, #48	@ 0x30
 8005d4a:	f43f a9f1 	beq.w	8005130 <HAL_RCCEx_PeriphCLKConfig+0x194>
      status = ret;
 8005d4e:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d50:	4635      	mov	r5, r6
 8005d52:	f7ff b9f7 	b.w	8005144 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
        ret = HAL_TIMEOUT;
 8005d56:	2503      	movs	r5, #3
      status = ret;
 8005d58:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005d5a:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005d5e:	f7ff ba95 	b.w	800528c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005d62:	6863      	ldr	r3, [r4, #4]
 8005d64:	069a      	lsls	r2, r3, #26
 8005d66:	f57f af64 	bpl.w	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8005d6a:	4605      	mov	r5, r0
 8005d6c:	e4a3      	b.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0x71a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d6e:	492b      	ldr	r1, [pc, #172]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8005d70:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005d72:	f001 0103 	and.w	r1, r1, #3
 8005d76:	2903      	cmp	r1, #3
 8005d78:	f43f aa6b 	beq.w	8005252 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 8005d7c:	2101      	movs	r1, #1
 8005d7e:	f104 0008 	add.w	r0, r4, #8
 8005d82:	f7ff f82b 	bl	8004ddc <RCCEx_PLL2_Config.part.0>
 8005d86:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005d88:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005d8c:	2d00      	cmp	r5, #0
 8005d8e:	f47f ad8f 	bne.w	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x914>
 8005d92:	e4bf      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 8005d94:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d96:	4635      	mov	r5, r6
 8005d98:	f7ff baef 	b.w	800537a <HAL_RCCEx_PeriphCLKConfig+0x3de>
      status = ret;
 8005d9c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005d9e:	4635      	mov	r5, r6
 8005da0:	f7ff bac7 	b.w	8005332 <HAL_RCCEx_PeriphCLKConfig+0x396>
        status = HAL_ERROR;
 8005da4:	2601      	movs	r6, #1
 8005da6:	f7ff bb79 	b.w	800549c <HAL_RCCEx_PeriphCLKConfig+0x500>
        status = HAL_ERROR;
 8005daa:	2601      	movs	r6, #1
 8005dac:	f7ff bb68 	b.w	8005480 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005db0:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005db4:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005db8:	f7ff bb62 	b.w	8005480 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005dbc:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
        status = HAL_ERROR;
 8005dc0:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005dc2:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005dc6:	f7ff bb69 	b.w	800549c <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 8005dca:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005dcc:	4635      	mov	r5, r6
 8005dce:	f7ff ba5a 	b.w	8005286 <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        tickstart = HAL_GetTick();
 8005dd2:	f7fb fdc9 	bl	8001968 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005dd6:	f8df 8044 	ldr.w	r8, [pc, #68]	@ 8005e1c <HAL_RCCEx_PeriphCLKConfig+0xe80>
        tickstart = HAL_GetTick();
 8005dda:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ddc:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005de0:	e004      	b.n	8005dec <HAL_RCCEx_PeriphCLKConfig+0xe50>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005de2:	f7fb fdc1 	bl	8001968 <HAL_GetTick>
 8005de6:	1bc0      	subs	r0, r0, r7
 8005de8:	4548      	cmp	r0, r9
 8005dea:	d810      	bhi.n	8005e0e <HAL_RCCEx_PeriphCLKConfig+0xe72>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005dec:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8005df0:	079b      	lsls	r3, r3, #30
 8005df2:	d5f6      	bpl.n	8005de2 <HAL_RCCEx_PeriphCLKConfig+0xe46>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005df4:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8005df8:	e4f0      	b.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0x840>
 8005dfa:	4808      	ldr	r0, [pc, #32]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8005dfc:	4a08      	ldr	r2, [pc, #32]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0xe84>)
 8005dfe:	6901      	ldr	r1, [r0, #16]
 8005e00:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8005e04:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8005e08:	430a      	orrs	r2, r1
 8005e0a:	6102      	str	r2, [r0, #16]
 8005e0c:	e4f1      	b.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x856>
        status = ret;
 8005e0e:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005e10:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005e14:	4635      	mov	r5, r6
 8005e16:	f7ff ba39 	b.w	800528c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8005e1a:	bf00      	nop
 8005e1c:	58024400 	.word	0x58024400
 8005e20:	00ffffcf 	.word	0x00ffffcf

08005e24 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e24:	4a47      	ldr	r2, [pc, #284]	@ (8005f44 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 8005e26:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e28:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005e2a:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005e2c:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8005e2e:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005e32:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005e36:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8005e38:	d05b      	beq.n	8005ef2 <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005e3a:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005e3e:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e42:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e46:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005e4a:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005e4e:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005e54:	ee06 1a90 	vmov	s13, r1
 8005e58:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005e5c:	d003      	beq.n	8005e66 <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8005e5e:	2c02      	cmp	r4, #2
 8005e60:	d06a      	beq.n	8005f38 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 8005e62:	2c00      	cmp	r4, #0
 8005e64:	d04a      	beq.n	8005efc <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e66:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8005f48 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8005e6a:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005e6e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005e70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e74:	ee07 3a90 	vmov	s15, r3
 8005e78:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005e7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e80:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005e84:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e88:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005e8c:	4a2d      	ldr	r2, [pc, #180]	@ (8005f44 <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 8005e8e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005e92:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005e94:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005e98:	ee07 3a10 	vmov	s14, r3
 8005e9c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005ea0:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005ea2:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005ea6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005eaa:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005eae:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005eb2:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005eb4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005eb8:	ee07 3a10 	vmov	s14, r3
 8005ebc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005ec0:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005ec4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005ec8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005ecc:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005ed0:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8005ed2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005ed6:	ee06 3a90 	vmov	s13, r3
 8005eda:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8005ede:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005ee2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ee6:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8005eea:	ee17 3a90 	vmov	r3, s15
 8005eee:	6083      	str	r3, [r0, #8]
}
 8005ef0:	4770      	bx	lr
 8005ef2:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005ef4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005ef8:	6083      	str	r3, [r0, #8]
}
 8005efa:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005efc:	6813      	ldr	r3, [r2, #0]
 8005efe:	069b      	lsls	r3, r3, #26
 8005f00:	d51d      	bpl.n	8005f3e <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f02:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f04:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005f08:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f0a:	4910      	ldr	r1, [pc, #64]	@ (8005f4c <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8005f0c:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f10:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f14:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f16:	ee06 3a10 	vmov	s12, r3
 8005f1a:	ee05 1a90 	vmov	s11, r1
 8005f1e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8005f22:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8005f26:	ee36 6a27 	vadd.f32	s12, s12, s15
 8005f2a:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8005f2e:	ee36 7a26 	vadd.f32	s14, s12, s13
 8005f32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f36:	e7a9      	b.n	8005e8c <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f38:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005f50 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8005f3c:	e795      	b.n	8005e6a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f3e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8005f54 <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 8005f42:	e792      	b.n	8005e6a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8005f44:	58024400 	.word	0x58024400
 8005f48:	4a742400 	.word	0x4a742400
 8005f4c:	03d09000 	.word	0x03d09000
 8005f50:	4bbebc20 	.word	0x4bbebc20
 8005f54:	4c742400 	.word	0x4c742400

08005f58 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f58:	4a47      	ldr	r2, [pc, #284]	@ (8006078 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8005f5a:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f5c:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005f5e:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005f60:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 8005f62:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005f66:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005f6a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8005f6c:	d05b      	beq.n	8006026 <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005f6e:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005f72:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005f76:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f7a:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005f7e:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8005f82:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005f88:	ee06 1a90 	vmov	s13, r1
 8005f8c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8005f90:	d003      	beq.n	8005f9a <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 8005f92:	2c02      	cmp	r4, #2
 8005f94:	d06a      	beq.n	800606c <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 8005f96:	2c00      	cmp	r4, #0
 8005f98:	d04a      	beq.n	8006030 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f9a:	eddf 7a38 	vldr	s15, [pc, #224]	@ 800607c <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 8005f9e:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8005fa2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fa8:	ee07 3a90 	vmov	s15, r3
 8005fac:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8005fb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005fb4:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005fb8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fbc:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005fc0:	4a2d      	ldr	r2, [pc, #180]	@ (8006078 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 8005fc2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8005fc6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005fc8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8005fcc:	ee07 3a10 	vmov	s14, r3
 8005fd0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8005fd4:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005fd6:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005fda:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005fde:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005fe2:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005fe6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8005fe8:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8005fec:	ee07 3a10 	vmov	s14, r3
 8005ff0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005ff4:	ee37 7a06 	vadd.f32	s14, s14, s12
 8005ff8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8005ffc:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006000:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006004:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006006:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800600a:	ee06 3a90 	vmov	s13, r3
 800600e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006012:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006016:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800601a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800601e:	ee17 3a90 	vmov	r3, s15
 8006022:	6083      	str	r3, [r0, #8]
}
 8006024:	4770      	bx	lr
 8006026:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006028:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800602c:	6083      	str	r3, [r0, #8]
}
 800602e:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006030:	6813      	ldr	r3, [r2, #0]
 8006032:	069b      	lsls	r3, r3, #26
 8006034:	d51d      	bpl.n	8006072 <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006036:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006038:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800603c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800603e:	4910      	ldr	r1, [pc, #64]	@ (8006080 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8006040:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006044:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006048:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800604a:	ee06 3a10 	vmov	s12, r3
 800604e:	ee05 1a90 	vmov	s11, r1
 8006052:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006056:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800605a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800605e:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8006062:	ee36 7a26 	vadd.f32	s14, s12, s13
 8006066:	ee67 7a87 	vmul.f32	s15, s15, s14
 800606a:	e7a9      	b.n	8005fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800606c:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006084 <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8006070:	e795      	b.n	8005f9e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006072:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006088 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 8006076:	e792      	b.n	8005f9e <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8006078:	58024400 	.word	0x58024400
 800607c:	4a742400 	.word	0x4a742400
 8006080:	03d09000 	.word	0x03d09000
 8006084:	4bbebc20 	.word	0x4bbebc20
 8006088:	4c742400 	.word	0x4c742400

0800608c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800608c:	4a47      	ldr	r2, [pc, #284]	@ (80061ac <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
{
 800608e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006090:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006092:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006094:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll1m != 0U)
 8006096:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800609a:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800609e:	6b51      	ldr	r1, [r2, #52]	@ 0x34
  if (pll1m != 0U)
 80060a0:	d05b      	beq.n	800615a <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80060a2:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80060a6:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80060aa:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060ae:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80060b2:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 80060b6:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80060bc:	ee06 1a90 	vmov	s13, r1
 80060c0:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 80060c4:	d04e      	beq.n	8006164 <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 80060c6:	2c02      	cmp	r4, #2
 80060c8:	d06d      	beq.n	80061a6 <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 80060ca:	2c00      	cmp	r4, #0
 80060cc:	d04d      	beq.n	800616a <HAL_RCCEx_GetPLL1ClockFreq+0xde>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80060ce:	eddf 7a38 	vldr	s15, [pc, #224]	@ 80061b0 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 80060d2:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80060d6:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80060d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060dc:	ee07 3a90 	vmov	s15, r3
 80060e0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80060e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060e8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80060ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060f0:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80060f4:	4a2d      	ldr	r2, [pc, #180]	@ (80061ac <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
 80060f6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80060fa:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80060fc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006100:	ee07 3a10 	vmov	s14, r3
 8006104:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006108:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800610a:	ee37 7a06 	vadd.f32	s14, s14, s12
 800610e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006112:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006116:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800611a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800611c:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006120:	ee07 3a10 	vmov	s14, r3
 8006124:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006128:	ee37 7a06 	vadd.f32	s14, s14, s12
 800612c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006130:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006134:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006138:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800613a:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800613e:	ee06 3a90 	vmov	s13, r3
 8006142:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006146:	ee76 6a86 	vadd.f32	s13, s13, s12
 800614a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800614e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006152:	ee17 3a90 	vmov	r3, s15
 8006156:	6083      	str	r3, [r0, #8]
}
 8006158:	4770      	bx	lr
 800615a:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800615c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006160:	6083      	str	r3, [r0, #8]
}
 8006162:	4770      	bx	lr
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006164:	eddf 7a13 	vldr	s15, [pc, #76]	@ 80061b4 <HAL_RCCEx_GetPLL1ClockFreq+0x128>
 8006168:	e7b3      	b.n	80060d2 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800616a:	6813      	ldr	r3, [r2, #0]
 800616c:	069b      	lsls	r3, r3, #26
 800616e:	d5ae      	bpl.n	80060ce <HAL_RCCEx_GetPLL1ClockFreq+0x42>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006170:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006172:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006176:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006178:	490f      	ldr	r1, [pc, #60]	@ (80061b8 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>)
 800617a:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800617e:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006182:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006184:	ee06 3a10 	vmov	s12, r3
 8006188:	ee05 1a90 	vmov	s11, r1
 800618c:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8006190:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8006194:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006198:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800619c:	ee36 7a26 	vadd.f32	s14, s12, s13
 80061a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80061a4:	e7a6      	b.n	80060f4 <HAL_RCCEx_GetPLL1ClockFreq+0x68>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80061a6:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80061bc <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 80061aa:	e792      	b.n	80060d2 <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 80061ac:	58024400 	.word	0x58024400
 80061b0:	4c742400 	.word	0x4c742400
 80061b4:	4a742400 	.word	0x4a742400
 80061b8:	03d09000 	.word	0x03d09000
 80061bc:	4bbebc20 	.word	0x4bbebc20

080061c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80061c0:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 80061c4:	430b      	orrs	r3, r1
{
 80061c6:	b500      	push	{lr}
 80061c8:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80061ca:	d04c      	beq.n	8006266 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80061cc:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 80061d0:	430b      	orrs	r3, r1
 80061d2:	d036      	beq.n	8006242 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80061d4:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 80061d8:	430b      	orrs	r3, r1
 80061da:	d06c      	beq.n	80062b6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80061dc:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 80061e0:	430b      	orrs	r3, r1
 80061e2:	d04b      	beq.n	800627c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80061e4:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 80061e8:	430b      	orrs	r3, r1
 80061ea:	f000 80b6 	beq.w	800635a <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80061ee:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 80061f2:	430b      	orrs	r3, r1
 80061f4:	f000 80ec 	beq.w	80063d0 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80061f8:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 80061fc:	430b      	orrs	r3, r1
 80061fe:	d069      	beq.n	80062d4 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006200:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 8006204:	430b      	orrs	r3, r1
 8006206:	f000 80d6 	beq.w	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800620a:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 800620e:	430b      	orrs	r3, r1
 8006210:	f000 8109 	beq.w	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006214:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8006218:	4308      	orrs	r0, r1
 800621a:	d120      	bne.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800621c:	4a95      	ldr	r2, [pc, #596]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800621e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006220:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8006224:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006228:	f000 80aa 	beq.w	8006380 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
 800622c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006230:	f000 8116 	beq.w	8006460 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 8006234:	b99b      	cbnz	r3, 800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006236:	6810      	ldr	r0, [r2, #0]
 8006238:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 800623c:	d047      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 800623e:	488e      	ldr	r0, [pc, #568]	@ (8006478 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
  return frequency;
 8006240:	e045      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8006242:	4a8c      	ldr	r2, [pc, #560]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006244:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006246:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 800624a:	2b80      	cmp	r3, #128	@ 0x80
 800624c:	f000 8093 	beq.w	8006376 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006250:	f240 808b 	bls.w	800636a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006254:	2bc0      	cmp	r3, #192	@ 0xc0
 8006256:	d039      	beq.n	80062cc <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006258:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800625c:	d05c      	beq.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
          frequency = 0;
 800625e:	2000      	movs	r0, #0
}
 8006260:	b005      	add	sp, #20
 8006262:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006266:	4b83      	ldr	r3, [pc, #524]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800626a:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800626e:	2b04      	cmp	r3, #4
 8006270:	d8f5      	bhi.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8006272:	e8df f003 	tbb	[pc, r3]
 8006276:	3c68      	.short	0x3c68
 8006278:	2b46      	.short	0x2b46
 800627a:	50          	.byte	0x50
 800627b:	00          	.byte	0x00
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800627c:	4a7d      	ldr	r2, [pc, #500]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800627e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006280:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 8006284:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006288:	d075      	beq.n	8006376 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 800628a:	d96e      	bls.n	800636a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800628c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006290:	d01c      	beq.n	80062cc <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006292:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006296:	d1e2      	bne.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006298:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800629a:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800629c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80062a0:	0752      	lsls	r2, r2, #29
 80062a2:	d541      	bpl.n	8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d13f      	bne.n	8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80062a8:	4b72      	ldr	r3, [pc, #456]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062aa:	4874      	ldr	r0, [pc, #464]	@ (800647c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80062b2:	40d8      	lsrs	r0, r3
 80062b4:	e00b      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80062b6:	4a6f      	ldr	r2, [pc, #444]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062b8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80062ba:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 80062be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062c2:	d058      	beq.n	8006376 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 80062c4:	d951      	bls.n	800636a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80062c6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80062ca:	d15e      	bne.n	800638a <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
        frequency = EXTERNAL_CLOCK_VALUE;
 80062cc:	486c      	ldr	r0, [pc, #432]	@ (8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
}
 80062ce:	b005      	add	sp, #20
 80062d0:	f85d fb04 	ldr.w	pc, [sp], #4
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80062d4:	4a67      	ldr	r2, [pc, #412]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062d6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80062d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 80062dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062e0:	f000 80df 	beq.w	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
 80062e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062e8:	d0d6      	beq.n	8006298 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1b7      	bne.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80062ee:	4b61      	ldr	r3, [pc, #388]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80062f0:	6818      	ldr	r0, [r3, #0]
 80062f2:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80062f6:	d0ea      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062f8:	a801      	add	r0, sp, #4
 80062fa:	f7ff fd93 	bl	8005e24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80062fe:	9801      	ldr	r0, [sp, #4]
 8006300:	e7e5      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006302:	4b5c      	ldr	r3, [pc, #368]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006304:	6818      	ldr	r0, [r3, #0]
 8006306:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800630a:	d0e0      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800630c:	a801      	add	r0, sp, #4
 800630e:	f7ff fe23 	bl	8005f58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006312:	9801      	ldr	r0, [sp, #4]
 8006314:	e7db      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006316:	4a57      	ldr	r2, [pc, #348]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006318:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800631a:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800631c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006320:	0749      	lsls	r1, r1, #29
 8006322:	d501      	bpl.n	8006328 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 8006324:	2b00      	cmp	r3, #0
 8006326:	d038      	beq.n	800639a <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006328:	4a52      	ldr	r2, [pc, #328]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800632a:	6812      	ldr	r2, [r2, #0]
 800632c:	05d0      	lsls	r0, r2, #23
 800632e:	d502      	bpl.n	8006336 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8006330:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006334:	d067      	beq.n	8006406 <HAL_RCCEx_GetPeriphCLKFreq+0x246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006336:	4a4f      	ldr	r2, [pc, #316]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006338:	6812      	ldr	r2, [r2, #0]
 800633a:	0391      	lsls	r1, r2, #14
 800633c:	d58f      	bpl.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 800633e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006342:	d18c      	bne.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8006344:	e77b      	b.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006346:	4b4b      	ldr	r3, [pc, #300]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006348:	6818      	ldr	r0, [r3, #0]
 800634a:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 800634e:	d0be      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006350:	a801      	add	r0, sp, #4
 8006352:	f7ff fe9b 	bl	800608c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006356:	9802      	ldr	r0, [sp, #8]
 8006358:	e7b9      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800635a:	4a46      	ldr	r2, [pc, #280]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800635c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800635e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 8006362:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006366:	d006      	beq.n	8006376 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006368:	d81d      	bhi.n	80063a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800636a:	b14b      	cbz	r3, 8006380 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800636c:	6810      	ldr	r0, [r2, #0]
 800636e:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8006372:	d0ac      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006374:	e7c0      	b.n	80062f8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006376:	6810      	ldr	r0, [r2, #0]
 8006378:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800637c:	d0a7      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800637e:	e7c5      	b.n	800630c <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006380:	6810      	ldr	r0, [r2, #0]
 8006382:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8006386:	d0a2      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006388:	e7e2      	b.n	8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x190>
    switch (saiclocksource)
 800638a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800638e:	d0c3      	beq.n	8006318 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8006390:	e765      	b.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006392:	6810      	ldr	r0, [r2, #0]
 8006394:	f010 0004 	ands.w	r0, r0, #4
 8006398:	d099      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800639a:	6813      	ldr	r3, [r2, #0]
 800639c:	4837      	ldr	r0, [pc, #220]	@ (800647c <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800639e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80063a2:	40d8      	lsrs	r0, r3
 80063a4:	e793      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 80063a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063aa:	d08f      	beq.n	80062cc <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 80063ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063b0:	f43f af72 	beq.w	8006298 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80063b4:	e753      	b.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80063b6:	4b2f      	ldr	r3, [pc, #188]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80063b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 80063ba:	03d2      	lsls	r2, r2, #15
 80063bc:	d5c4      	bpl.n	8006348 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80063be:	6818      	ldr	r0, [r3, #0]
 80063c0:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80063c4:	d083      	beq.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063c6:	a801      	add	r0, sp, #4
 80063c8:	f7ff fd2c 	bl	8005e24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80063cc:	9803      	ldr	r0, [sp, #12]
 80063ce:	e77e      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80063d0:	4a28      	ldr	r2, [pc, #160]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80063d2:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80063d4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 80063d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063dc:	d0d9      	beq.n	8006392 <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
 80063de:	d814      	bhi.n	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
 80063e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063e4:	d03c      	beq.n	8006460 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 80063e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063ea:	d04f      	beq.n	800648c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f47f af36 	bne.w	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
}
 80063f2:	b005      	add	sp, #20
 80063f4:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 80063f8:	f7fe bca8 	b.w	8004d4c <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80063fc:	6810      	ldr	r0, [r2, #0]
 80063fe:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8006402:	f43f af64 	beq.w	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 8006406:	481f      	ldr	r0, [pc, #124]	@ (8006484 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8006408:	e761      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800640a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800640e:	d0f5      	beq.n	80063fc <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8006410:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006414:	f47f af23 	bne.w	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006418:	4b16      	ldr	r3, [pc, #88]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800641a:	6818      	ldr	r0, [r3, #0]
 800641c:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8006420:	f43f af55 	beq.w	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006424:	e70b      	b.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006426:	4b13      	ldr	r3, [pc, #76]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800642a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 800642e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006432:	d04e      	beq.n	80064d2 <HAL_RCCEx_GetPeriphCLKFreq+0x312>
 8006434:	d83f      	bhi.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8006436:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800643a:	d043      	beq.n	80064c4 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 800643c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006440:	d024      	beq.n	800648c <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8006442:	2b00      	cmp	r3, #0
 8006444:	f47f af0b 	bne.w	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006448:	f7fe fc40 	bl	8004ccc <HAL_RCC_GetHCLKFreq>
 800644c:	4b09      	ldr	r3, [pc, #36]	@ (8006474 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800644e:	4a0e      	ldr	r2, [pc, #56]	@ (8006488 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8006456:	5cd3      	ldrb	r3, [r2, r3]
 8006458:	f003 031f 	and.w	r3, r3, #31
 800645c:	40d8      	lsrs	r0, r3
        break;
 800645e:	e736      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006460:	6810      	ldr	r0, [r2, #0]
 8006462:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8006466:	f43f af32 	beq.w	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800646a:	a801      	add	r0, sp, #4
 800646c:	f7ff fcda 	bl	8005e24 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006470:	9802      	ldr	r0, [sp, #8]
 8006472:	e72c      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8006474:	58024400 	.word	0x58024400
 8006478:	017d7840 	.word	0x017d7840
 800647c:	03d09000 	.word	0x03d09000
 8006480:	00bb8000 	.word	0x00bb8000
 8006484:	003d0900 	.word	0x003d0900
 8006488:	0806c248 	.word	0x0806c248
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800648c:	4b1a      	ldr	r3, [pc, #104]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 800648e:	6818      	ldr	r0, [r3, #0]
 8006490:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8006494:	f43f af1b 	beq.w	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006498:	a801      	add	r0, sp, #4
 800649a:	f7ff fd5d 	bl	8005f58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800649e:	9802      	ldr	r0, [sp, #8]
 80064a0:	e715      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80064a2:	6810      	ldr	r0, [r2, #0]
 80064a4:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80064a8:	f43f af11 	beq.w	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064ac:	a801      	add	r0, sp, #4
 80064ae:	f7ff fd53 	bl	8005f58 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80064b2:	9803      	ldr	r0, [sp, #12]
 80064b4:	e70b      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 80064b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ba:	d016      	beq.n	80064ea <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80064bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064c0:	d0aa      	beq.n	8006418 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 80064c2:	e6cc      	b.n	800625e <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064c4:	4b0c      	ldr	r3, [pc, #48]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80064c6:	6818      	ldr	r0, [r3, #0]
 80064c8:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80064cc:	f43f aeff 	beq.w	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80064d0:	e7cb      	b.n	800646a <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80064d2:	4b09      	ldr	r3, [pc, #36]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80064d4:	6818      	ldr	r0, [r3, #0]
 80064d6:	f010 0004 	ands.w	r0, r0, #4
 80064da:	f43f aef8 	beq.w	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	4806      	ldr	r0, [pc, #24]	@ (80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 80064e2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80064e6:	40d8      	lsrs	r0, r3
 80064e8:	e6f1      	b.n	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80064ea:	4b03      	ldr	r3, [pc, #12]	@ (80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80064ec:	6818      	ldr	r0, [r3, #0]
 80064ee:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 80064f2:	f43f aeec 	beq.w	80062ce <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80064f6:	e786      	b.n	8006406 <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 80064f8:	58024400 	.word	0x58024400
 80064fc:	03d09000 	.word	0x03d09000

08006500 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006500:	2800      	cmp	r0, #0
 8006502:	f000 8095 	beq.w	8006630 <HAL_TIM_Base_Init+0x130>
{
 8006506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006508:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800650c:	4604      	mov	r4, r0
 800650e:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006512:	2b00      	cmp	r3, #0
 8006514:	f000 8087 	beq.w	8006626 <HAL_TIM_Base_Init+0x126>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006518:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800651a:	2202      	movs	r2, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800651c:	4945      	ldr	r1, [pc, #276]	@ (8006634 <HAL_TIM_Base_Init+0x134>)
 800651e:	4d46      	ldr	r5, [pc, #280]	@ (8006638 <HAL_TIM_Base_Init+0x138>)
 8006520:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006524:	eba3 0101 	sub.w	r1, r3, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8006528:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800652c:	eba3 0e05 	sub.w	lr, r3, r5
  tmpcr1 = TIMx->CR1;
 8006530:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006532:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006536:	69a0      	ldr	r0, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006538:	fabe fe8e 	clz	lr, lr

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800653c:	68e7      	ldr	r7, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800653e:	ea4f 1151 	mov.w	r1, r1, lsr #5

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006542:	6866      	ldr	r6, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006544:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8006548:	d01f      	beq.n	800658a <HAL_TIM_Base_Init+0x8a>
 800654a:	b9f1      	cbnz	r1, 800658a <HAL_TIM_Base_Init+0x8a>
 800654c:	f8df c0f8 	ldr.w	ip, [pc, #248]	@ 8006648 <HAL_TIM_Base_Init+0x148>
 8006550:	4563      	cmp	r3, ip
 8006552:	d050      	beq.n	80065f6 <HAL_TIM_Base_Init+0xf6>
 8006554:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8006558:	4563      	cmp	r3, ip
 800655a:	d04c      	beq.n	80065f6 <HAL_TIM_Base_Init+0xf6>
 800655c:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8006560:	4563      	cmp	r3, ip
 8006562:	d012      	beq.n	800658a <HAL_TIM_Base_Init+0x8a>
 8006564:	f1be 0f00 	cmp.w	lr, #0
 8006568:	d10f      	bne.n	800658a <HAL_TIM_Base_Init+0x8a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800656a:	4d34      	ldr	r5, [pc, #208]	@ (800663c <HAL_TIM_Base_Init+0x13c>)
 800656c:	4934      	ldr	r1, [pc, #208]	@ (8006640 <HAL_TIM_Base_Init+0x140>)
 800656e:	428b      	cmp	r3, r1
 8006570:	bf18      	it	ne
 8006572:	42ab      	cmpne	r3, r5
 8006574:	d043      	beq.n	80065fe <HAL_TIM_Base_Init+0xfe>
 8006576:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800657a:	428b      	cmp	r3, r1
 800657c:	d03f      	beq.n	80065fe <HAL_TIM_Base_Init+0xfe>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800657e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006582:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006584:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006586:	4310      	orrs	r0, r2

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006588:	e014      	b.n	80065b4 <HAL_TIM_Base_Init+0xb4>
    tmpcr1 |= Structure->CounterMode;
 800658a:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800658c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006590:	f8d4 c010 	ldr.w	ip, [r4, #16]
    tmpcr1 |= Structure->CounterMode;
 8006594:	432a      	orrs	r2, r5
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006596:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006598:	629e      	str	r6, [r3, #40]	@ 0x28
    tmpcr1 &= ~TIM_CR1_CKD;
 800659a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800659e:	ea42 020c 	orr.w	r2, r2, ip
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80065a6:	4310      	orrs	r0, r2
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065a8:	b911      	cbnz	r1, 80065b0 <HAL_TIM_Base_Init+0xb0>
 80065aa:	f1be 0f00 	cmp.w	lr, #0
 80065ae:	d02f      	beq.n	8006610 <HAL_TIM_Base_Init+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065b0:	6962      	ldr	r2, [r4, #20]
 80065b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065b4:	6819      	ldr	r1, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065b6:	2201      	movs	r2, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065b8:	f041 0104 	orr.w	r1, r1, #4
 80065bc:	6019      	str	r1, [r3, #0]
  TIMx->EGR = TIM_EGR_UG;
 80065be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80065c0:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 80065c2:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065c4:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065c8:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
 80065cc:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
 80065d0:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
 80065d4:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
 80065d8:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
 80065dc:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065e0:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
 80065e4:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 80065e8:	f884 2046 	strb.w	r2, [r4, #70]	@ 0x46
 80065ec:	f884 2047 	strb.w	r2, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80065f0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
}
 80065f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065f6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80065fa:	68a1      	ldr	r1, [r4, #8]
 80065fc:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065fe:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006600:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006604:	62df      	str	r7, [r3, #44]	@ 0x2c
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006606:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006608:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800660a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800660e:	4310      	orrs	r0, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006610:	490c      	ldr	r1, [pc, #48]	@ (8006644 <HAL_TIM_Base_Init+0x144>)
 8006612:	4a0a      	ldr	r2, [pc, #40]	@ (800663c <HAL_TIM_Base_Init+0x13c>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006614:	4293      	cmp	r3, r2
 8006616:	bf18      	it	ne
 8006618:	428b      	cmpne	r3, r1
 800661a:	d0c9      	beq.n	80065b0 <HAL_TIM_Base_Init+0xb0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800661c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006620:	4293      	cmp	r3, r2
 8006622:	d0c5      	beq.n	80065b0 <HAL_TIM_Base_Init+0xb0>
 8006624:	e7c6      	b.n	80065b4 <HAL_TIM_Base_Init+0xb4>
    htim->Lock = HAL_UNLOCKED;
 8006626:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800662a:	f7fa fed5 	bl	80013d8 <HAL_TIM_Base_MspInit>
 800662e:	e773      	b.n	8006518 <HAL_TIM_Base_Init+0x18>
    return HAL_ERROR;
 8006630:	2001      	movs	r0, #1
}
 8006632:	4770      	bx	lr
 8006634:	40010000 	.word	0x40010000
 8006638:	40010400 	.word	0x40010400
 800663c:	40014000 	.word	0x40014000
 8006640:	40014400 	.word	0x40014400
 8006644:	40014800 	.word	0x40014800
 8006648:	40000400 	.word	0x40000400

0800664c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800664c:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006650:	2b01      	cmp	r3, #1
 8006652:	d139      	bne.n	80066c8 <HAL_TIM_Base_Start+0x7c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006654:	6802      	ldr	r2, [r0, #0]
 8006656:	4b1d      	ldr	r3, [pc, #116]	@ (80066cc <HAL_TIM_Base_Start+0x80>)
 8006658:	491d      	ldr	r1, [pc, #116]	@ (80066d0 <HAL_TIM_Base_Start+0x84>)
 800665a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800665e:	bf18      	it	ne
 8006660:	429a      	cmpne	r2, r3
{
 8006662:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006664:	bf0c      	ite	eq
 8006666:	2301      	moveq	r3, #1
 8006668:	2300      	movne	r3, #0
 800666a:	4d1a      	ldr	r5, [pc, #104]	@ (80066d4 <HAL_TIM_Base_Start+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 800666c:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800666e:	42aa      	cmp	r2, r5
 8006670:	bf08      	it	eq
 8006672:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8006676:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800667a:	4c17      	ldr	r4, [pc, #92]	@ (80066d8 <HAL_TIM_Base_Start+0x8c>)
 800667c:	428a      	cmp	r2, r1
 800667e:	bf08      	it	eq
 8006680:	f043 0301 	orreq.w	r3, r3, #1
 8006684:	4815      	ldr	r0, [pc, #84]	@ (80066dc <HAL_TIM_Base_Start+0x90>)
 8006686:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 800668a:	42a2      	cmp	r2, r4
 800668c:	bf08      	it	eq
 800668e:	f043 0301 	orreq.w	r3, r3, #1
 8006692:	4282      	cmp	r2, r0
 8006694:	bf08      	it	eq
 8006696:	f043 0301 	orreq.w	r3, r3, #1
 800669a:	428a      	cmp	r2, r1
 800669c:	bf08      	it	eq
 800669e:	f043 0301 	orreq.w	r3, r3, #1
 80066a2:	b913      	cbnz	r3, 80066aa <HAL_TIM_Base_Start+0x5e>
 80066a4:	4b0e      	ldr	r3, [pc, #56]	@ (80066e0 <HAL_TIM_Base_Start+0x94>)
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d107      	bne.n	80066ba <HAL_TIM_Base_Start+0x6e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066aa:	6891      	ldr	r1, [r2, #8]
 80066ac:	4b0d      	ldr	r3, [pc, #52]	@ (80066e4 <HAL_TIM_Base_Start+0x98>)
 80066ae:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066b0:	2b06      	cmp	r3, #6
 80066b2:	d006      	beq.n	80066c2 <HAL_TIM_Base_Start+0x76>
 80066b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066b8:	d003      	beq.n	80066c2 <HAL_TIM_Base_Start+0x76>
      __HAL_TIM_ENABLE(htim);
 80066ba:	6813      	ldr	r3, [r2, #0]
 80066bc:	f043 0301 	orr.w	r3, r3, #1
 80066c0:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80066c2:	2000      	movs	r0, #0
}
 80066c4:	bc30      	pop	{r4, r5}
 80066c6:	4770      	bx	lr
    return HAL_ERROR;
 80066c8:	2001      	movs	r0, #1
}
 80066ca:	4770      	bx	lr
 80066cc:	40010000 	.word	0x40010000
 80066d0:	40000800 	.word	0x40000800
 80066d4:	40000400 	.word	0x40000400
 80066d8:	40000c00 	.word	0x40000c00
 80066dc:	40010400 	.word	0x40010400
 80066e0:	40014000 	.word	0x40014000
 80066e4:	00010007 	.word	0x00010007

080066e8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80066e8:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80066ec:	2a01      	cmp	r2, #1
 80066ee:	d06d      	beq.n	80067cc <HAL_TIM_ConfigClockSource+0xe4>
  tmpsmcr = htim->Instance->SMCR;
 80066f0:	6802      	ldr	r2, [r0, #0]
 80066f2:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80066f4:	2001      	movs	r0, #1
{
 80066f6:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 80066f8:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 80066fa:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80066fe:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006702:	4c59      	ldr	r4, [pc, #356]	@ (8006868 <HAL_TIM_ConfigClockSource+0x180>)
  tmpsmcr = htim->Instance->SMCR;
 8006704:	6895      	ldr	r5, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006706:	402c      	ands	r4, r5
  htim->Instance->SMCR = tmpsmcr;
 8006708:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800670a:	680c      	ldr	r4, [r1, #0]
 800670c:	2c70      	cmp	r4, #112	@ 0x70
 800670e:	f000 8087 	beq.w	8006820 <HAL_TIM_ConfigClockSource+0x138>
 8006712:	d825      	bhi.n	8006760 <HAL_TIM_ConfigClockSource+0x78>
 8006714:	2c50      	cmp	r4, #80	@ 0x50
 8006716:	d05b      	beq.n	80067d0 <HAL_TIM_ConfigClockSource+0xe8>
 8006718:	d82b      	bhi.n	8006772 <HAL_TIM_ConfigClockSource+0x8a>
 800671a:	2c40      	cmp	r4, #64	@ 0x40
 800671c:	f040 8090 	bne.w	8006840 <HAL_TIM_ConfigClockSource+0x158>
                               sClockSourceConfig->ClockPolarity,
 8006720:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006722:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006724:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006726:	6a10      	ldr	r0, [r2, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006728:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800672c:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 8006730:	430c      	orrs	r4, r1
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006732:	494e      	ldr	r1, [pc, #312]	@ (800686c <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006734:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006736:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006738:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800673c:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006740:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8006742:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006744:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006746:	4001      	ands	r1, r0
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006748:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800674c:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800674e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006750:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8006752:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8006754:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800675c:	bc30      	pop	{r4, r5}
 800675e:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8006760:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 8006764:	d04c      	beq.n	8006800 <HAL_TIM_ConfigClockSource+0x118>
 8006766:	d81f      	bhi.n	80067a8 <HAL_TIM_ConfigClockSource+0xc0>
 8006768:	f5b4 5080 	subs.w	r0, r4, #4096	@ 0x1000
 800676c:	bf18      	it	ne
 800676e:	2001      	movne	r0, #1
 8006770:	e7ee      	b.n	8006750 <HAL_TIM_ConfigClockSource+0x68>
 8006772:	2c60      	cmp	r4, #96	@ 0x60
 8006774:	d1ec      	bne.n	8006750 <HAL_TIM_ConfigClockSource+0x68>
  tmpccer = TIMx->CCER;
 8006776:	6a10      	ldr	r0, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 8006778:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800677a:	f020 00a0 	bic.w	r0, r0, #160	@ 0xa0
                               sClockSourceConfig->ClockFilter);
 800677e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006780:	493a      	ldr	r1, [pc, #232]	@ (800686c <HAL_TIM_ConfigClockSource+0x184>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8006782:	ea40 1004 	orr.w	r0, r0, r4, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006786:	6a14      	ldr	r4, [r2, #32]
 8006788:	f024 0410 	bic.w	r4, r4, #16
 800678c:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800678e:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006790:	f424 4470 	bic.w	r4, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006794:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8006798:	6194      	str	r4, [r2, #24]
  TIMx->CCER = tmpccer;
 800679a:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 800679c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800679e:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067a0:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 80067a4:	6091      	str	r1, [r2, #8]
}
 80067a6:	e7d2      	b.n	800674e <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 80067a8:	4931      	ldr	r1, [pc, #196]	@ (8006870 <HAL_TIM_ConfigClockSource+0x188>)
 80067aa:	428c      	cmp	r4, r1
 80067ac:	d006      	beq.n	80067bc <HAL_TIM_ConfigClockSource+0xd4>
 80067ae:	d94f      	bls.n	8006850 <HAL_TIM_ConfigClockSource+0x168>
 80067b0:	4930      	ldr	r1, [pc, #192]	@ (8006874 <HAL_TIM_ConfigClockSource+0x18c>)
 80067b2:	428c      	cmp	r4, r1
 80067b4:	d002      	beq.n	80067bc <HAL_TIM_ConfigClockSource+0xd4>
 80067b6:	3110      	adds	r1, #16
 80067b8:	428c      	cmp	r4, r1
 80067ba:	d1c9      	bne.n	8006750 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 80067bc:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80067be:	492b      	ldr	r1, [pc, #172]	@ (800686c <HAL_TIM_ConfigClockSource+0x184>)
 80067c0:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067c2:	4321      	orrs	r1, r4
 80067c4:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 80067c8:	6091      	str	r1, [r2, #8]
}
 80067ca:	e7c0      	b.n	800674e <HAL_TIM_ConfigClockSource+0x66>
  __HAL_LOCK(htim);
 80067cc:	2002      	movs	r0, #2
}
 80067ce:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 80067d0:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80067d2:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80067d4:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067d6:	6a10      	ldr	r0, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067d8:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067dc:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 80067e0:	430c      	orrs	r4, r1
  tmpsmcr &= ~TIM_SMCR_TS;
 80067e2:	4922      	ldr	r1, [pc, #136]	@ (800686c <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067e4:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067e6:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067e8:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067ec:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80067f0:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 80067f2:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 80067f4:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80067f6:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80067f8:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80067fc:	6091      	str	r1, [r2, #8]
}
 80067fe:	e7a6      	b.n	800674e <HAL_TIM_ConfigClockSource+0x66>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006800:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006804:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006806:	4328      	orrs	r0, r5
 8006808:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800680a:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800680e:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8006812:	4308      	orrs	r0, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006814:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006816:	6891      	ldr	r1, [r2, #8]
 8006818:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 800681c:	6091      	str	r1, [r2, #8]
      break;
 800681e:	e796      	b.n	800674e <HAL_TIM_ConfigClockSource+0x66>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006820:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006824:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006826:	4328      	orrs	r0, r5
 8006828:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800682a:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800682e:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8006832:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 8006834:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006836:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006838:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 800683c:	6091      	str	r1, [r2, #8]
      break;
 800683e:	e786      	b.n	800674e <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8006840:	d886      	bhi.n	8006750 <HAL_TIM_ConfigClockSource+0x68>
 8006842:	2c20      	cmp	r4, #32
 8006844:	d0ba      	beq.n	80067bc <HAL_TIM_ConfigClockSource+0xd4>
 8006846:	d80a      	bhi.n	800685e <HAL_TIM_ConfigClockSource+0x176>
 8006848:	f034 0110 	bics.w	r1, r4, #16
 800684c:	d180      	bne.n	8006750 <HAL_TIM_ConfigClockSource+0x68>
 800684e:	e7b5      	b.n	80067bc <HAL_TIM_ConfigClockSource+0xd4>
 8006850:	f024 0110 	bic.w	r1, r4, #16
 8006854:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8006858:	f47f af7a 	bne.w	8006750 <HAL_TIM_ConfigClockSource+0x68>
 800685c:	e7ae      	b.n	80067bc <HAL_TIM_ConfigClockSource+0xd4>
 800685e:	2c30      	cmp	r4, #48	@ 0x30
 8006860:	d0ac      	beq.n	80067bc <HAL_TIM_ConfigClockSource+0xd4>
      status = HAL_ERROR;
 8006862:	2001      	movs	r0, #1
 8006864:	e774      	b.n	8006750 <HAL_TIM_ConfigClockSource+0x68>
 8006866:	bf00      	nop
 8006868:	ffce0088 	.word	0xffce0088
 800686c:	ffcfff8f 	.word	0xffcfff8f
 8006870:	00100020 	.word	0x00100020
 8006874:	00100030 	.word	0x00100030

08006878 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006878:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800687c:	2b01      	cmp	r3, #1
 800687e:	d04b      	beq.n	8006918 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006880:	6803      	ldr	r3, [r0, #0]
 8006882:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8006884:	2002      	movs	r0, #2
{
 8006886:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006888:	4d24      	ldr	r5, [pc, #144]	@ (800691c <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800688a:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800688e:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8006890:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006892:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006894:	d029      	beq.n	80068ea <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8006896:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800689a:	42ab      	cmp	r3, r5
 800689c:	d025      	beq.n	80068ea <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800689e:	4d20      	ldr	r5, [pc, #128]	@ (8006920 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 80068a0:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068a4:	42ab      	cmp	r3, r5
 80068a6:	bf18      	it	ne
 80068a8:	f1b3 4f80 	cmpne.w	r3, #1073741824	@ 0x40000000
 80068ac:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068b0:	bf0c      	ite	eq
 80068b2:	f04f 0c01 	moveq.w	ip, #1
 80068b6:	f04f 0c00 	movne.w	ip, #0
 80068ba:	42ab      	cmp	r3, r5
 80068bc:	bf08      	it	eq
 80068be:	f04c 0c01 	orreq.w	ip, ip, #1
 80068c2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 80068c6:	42ab      	cmp	r3, r5
 80068c8:	bf08      	it	eq
 80068ca:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068ce:	680d      	ldr	r5, [r1, #0]
 80068d0:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068d2:	4d14      	ldr	r5, [pc, #80]	@ (8006924 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 80068d4:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068d6:	42ab      	cmp	r3, r5
 80068d8:	bf14      	ite	ne
 80068da:	4660      	movne	r0, ip
 80068dc:	f04c 0001 	orreq.w	r0, ip, #1
 80068e0:	b960      	cbnz	r0, 80068fc <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80068e2:	4811      	ldr	r0, [pc, #68]	@ (8006928 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80068e4:	4283      	cmp	r3, r0
 80068e6:	d009      	beq.n	80068fc <HAL_TIMEx_MasterConfigSynchronization+0x84>
 80068e8:	e00d      	b.n	8006906 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068ea:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80068ec:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80068f0:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068f2:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80068f4:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068f8:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 80068fa:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068fc:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068fe:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006902:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006904:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006906:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006908:	2101      	movs	r1, #1

  return HAL_OK;
 800690a:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800690c:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006910:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8006914:	bc30      	pop	{r4, r5}
 8006916:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006918:	2002      	movs	r0, #2
}
 800691a:	4770      	bx	lr
 800691c:	40010000 	.word	0x40010000
 8006920:	40000400 	.word	0x40000400
 8006924:	40001800 	.word	0x40001800
 8006928:	40014000 	.word	0x40014000

0800692c <arm_fill_f32>:
 800692c:	b410      	push	{r4}
 800692e:	088c      	lsrs	r4, r1, #2
 8006930:	d010      	beq.n	8006954 <arm_fill_f32+0x28>
 8006932:	f100 0310 	add.w	r3, r0, #16
 8006936:	4622      	mov	r2, r4
 8006938:	3a01      	subs	r2, #1
 800693a:	ed03 0a04 	vstr	s0, [r3, #-16]
 800693e:	ed03 0a03 	vstr	s0, [r3, #-12]
 8006942:	f103 0310 	add.w	r3, r3, #16
 8006946:	ed03 0a06 	vstr	s0, [r3, #-24]	@ 0xffffffe8
 800694a:	ed03 0a05 	vstr	s0, [r3, #-20]	@ 0xffffffec
 800694e:	d1f3      	bne.n	8006938 <arm_fill_f32+0xc>
 8006950:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8006954:	f011 0103 	ands.w	r1, r1, #3
 8006958:	d003      	beq.n	8006962 <arm_fill_f32+0x36>
 800695a:	3901      	subs	r1, #1
 800695c:	eca0 0a01 	vstmia	r0!, {s0}
 8006960:	d1fb      	bne.n	800695a <arm_fill_f32+0x2e>
 8006962:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006966:	4770      	bx	lr

08006968 <arm_copy_f32>:
 8006968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800696c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8006970:	d01e      	beq.n	80069b0 <arm_copy_f32+0x48>
 8006972:	f100 0410 	add.w	r4, r0, #16
 8006976:	f101 0310 	add.w	r3, r1, #16
 800697a:	4645      	mov	r5, r8
 800697c:	f854 cc10 	ldr.w	ip, [r4, #-16]
 8006980:	3d01      	subs	r5, #1
 8006982:	f854 ec0c 	ldr.w	lr, [r4, #-12]
 8006986:	f103 0310 	add.w	r3, r3, #16
 800698a:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800698e:	f104 0410 	add.w	r4, r4, #16
 8006992:	f854 6c14 	ldr.w	r6, [r4, #-20]
 8006996:	f843 cc20 	str.w	ip, [r3, #-32]
 800699a:	f843 ec1c 	str.w	lr, [r3, #-28]
 800699e:	f843 7c18 	str.w	r7, [r3, #-24]
 80069a2:	f843 6c14 	str.w	r6, [r3, #-20]
 80069a6:	d1e9      	bne.n	800697c <arm_copy_f32+0x14>
 80069a8:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80069ac:	4440      	add	r0, r8
 80069ae:	4441      	add	r1, r8
 80069b0:	f012 0203 	ands.w	r2, r2, #3
 80069b4:	d005      	beq.n	80069c2 <arm_copy_f32+0x5a>
 80069b6:	f850 3b04 	ldr.w	r3, [r0], #4
 80069ba:	3a01      	subs	r2, #1
 80069bc:	f841 3b04 	str.w	r3, [r1], #4
 80069c0:	d1f9      	bne.n	80069b6 <arm_copy_f32+0x4e>
 80069c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069c6:	bf00      	nop

080069c8 <arm_rfft_fast_init_f32>:
 80069c8:	084b      	lsrs	r3, r1, #1
 80069ca:	2b80      	cmp	r3, #128	@ 0x80
 80069cc:	b430      	push	{r4, r5}
 80069ce:	8201      	strh	r1, [r0, #16]
 80069d0:	8003      	strh	r3, [r0, #0]
 80069d2:	d06f      	beq.n	8006ab4 <arm_rfft_fast_init_f32+0xec>
 80069d4:	d916      	bls.n	8006a04 <arm_rfft_fast_init_f32+0x3c>
 80069d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069da:	d05e      	beq.n	8006a9a <arm_rfft_fast_init_f32+0xd2>
 80069dc:	d935      	bls.n	8006a4a <arm_rfft_fast_init_f32+0x82>
 80069de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069e2:	d025      	beq.n	8006a30 <arm_rfft_fast_init_f32+0x68>
 80069e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069e8:	d112      	bne.n	8006a10 <arm_rfft_fast_init_f32+0x48>
 80069ea:	f44f 656e 	mov.w	r5, #3808	@ 0xee0
 80069ee:	4c37      	ldr	r4, [pc, #220]	@ (8006acc <arm_rfft_fast_init_f32+0x104>)
 80069f0:	4937      	ldr	r1, [pc, #220]	@ (8006ad0 <arm_rfft_fast_init_f32+0x108>)
 80069f2:	2300      	movs	r3, #0
 80069f4:	4a37      	ldr	r2, [pc, #220]	@ (8006ad4 <arm_rfft_fast_init_f32+0x10c>)
 80069f6:	8185      	strh	r5, [r0, #12]
 80069f8:	6084      	str	r4, [r0, #8]
 80069fa:	6041      	str	r1, [r0, #4]
 80069fc:	6142      	str	r2, [r0, #20]
 80069fe:	b258      	sxtb	r0, r3
 8006a00:	bc30      	pop	{r4, r5}
 8006a02:	4770      	bx	lr
 8006a04:	2b20      	cmp	r3, #32
 8006a06:	d030      	beq.n	8006a6a <arm_rfft_fast_init_f32+0xa2>
 8006a08:	2b40      	cmp	r3, #64	@ 0x40
 8006a0a:	d005      	beq.n	8006a18 <arm_rfft_fast_init_f32+0x50>
 8006a0c:	2b10      	cmp	r3, #16
 8006a0e:	d038      	beq.n	8006a82 <arm_rfft_fast_init_f32+0xba>
 8006a10:	23ff      	movs	r3, #255	@ 0xff
 8006a12:	bc30      	pop	{r4, r5}
 8006a14:	b258      	sxtb	r0, r3
 8006a16:	4770      	bx	lr
 8006a18:	2538      	movs	r5, #56	@ 0x38
 8006a1a:	4c2f      	ldr	r4, [pc, #188]	@ (8006ad8 <arm_rfft_fast_init_f32+0x110>)
 8006a1c:	492f      	ldr	r1, [pc, #188]	@ (8006adc <arm_rfft_fast_init_f32+0x114>)
 8006a1e:	2300      	movs	r3, #0
 8006a20:	4a2f      	ldr	r2, [pc, #188]	@ (8006ae0 <arm_rfft_fast_init_f32+0x118>)
 8006a22:	8185      	strh	r5, [r0, #12]
 8006a24:	6084      	str	r4, [r0, #8]
 8006a26:	6041      	str	r1, [r0, #4]
 8006a28:	6142      	str	r2, [r0, #20]
 8006a2a:	b258      	sxtb	r0, r3
 8006a2c:	bc30      	pop	{r4, r5}
 8006a2e:	4770      	bx	lr
 8006a30:	f44f 65e1 	mov.w	r5, #1800	@ 0x708
 8006a34:	4c2b      	ldr	r4, [pc, #172]	@ (8006ae4 <arm_rfft_fast_init_f32+0x11c>)
 8006a36:	492c      	ldr	r1, [pc, #176]	@ (8006ae8 <arm_rfft_fast_init_f32+0x120>)
 8006a38:	2300      	movs	r3, #0
 8006a3a:	4a2c      	ldr	r2, [pc, #176]	@ (8006aec <arm_rfft_fast_init_f32+0x124>)
 8006a3c:	8185      	strh	r5, [r0, #12]
 8006a3e:	6084      	str	r4, [r0, #8]
 8006a40:	6041      	str	r1, [r0, #4]
 8006a42:	6142      	str	r2, [r0, #20]
 8006a44:	b258      	sxtb	r0, r3
 8006a46:	bc30      	pop	{r4, r5}
 8006a48:	4770      	bx	lr
 8006a4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a4e:	d1df      	bne.n	8006a10 <arm_rfft_fast_init_f32+0x48>
 8006a50:	f44f 75dc 	mov.w	r5, #440	@ 0x1b8
 8006a54:	4c26      	ldr	r4, [pc, #152]	@ (8006af0 <arm_rfft_fast_init_f32+0x128>)
 8006a56:	4927      	ldr	r1, [pc, #156]	@ (8006af4 <arm_rfft_fast_init_f32+0x12c>)
 8006a58:	2300      	movs	r3, #0
 8006a5a:	4a27      	ldr	r2, [pc, #156]	@ (8006af8 <arm_rfft_fast_init_f32+0x130>)
 8006a5c:	8185      	strh	r5, [r0, #12]
 8006a5e:	6084      	str	r4, [r0, #8]
 8006a60:	6041      	str	r1, [r0, #4]
 8006a62:	6142      	str	r2, [r0, #20]
 8006a64:	b258      	sxtb	r0, r3
 8006a66:	bc30      	pop	{r4, r5}
 8006a68:	4770      	bx	lr
 8006a6a:	2530      	movs	r5, #48	@ 0x30
 8006a6c:	4c23      	ldr	r4, [pc, #140]	@ (8006afc <arm_rfft_fast_init_f32+0x134>)
 8006a6e:	4924      	ldr	r1, [pc, #144]	@ (8006b00 <arm_rfft_fast_init_f32+0x138>)
 8006a70:	2300      	movs	r3, #0
 8006a72:	4a24      	ldr	r2, [pc, #144]	@ (8006b04 <arm_rfft_fast_init_f32+0x13c>)
 8006a74:	8185      	strh	r5, [r0, #12]
 8006a76:	6084      	str	r4, [r0, #8]
 8006a78:	6041      	str	r1, [r0, #4]
 8006a7a:	6142      	str	r2, [r0, #20]
 8006a7c:	b258      	sxtb	r0, r3
 8006a7e:	bc30      	pop	{r4, r5}
 8006a80:	4770      	bx	lr
 8006a82:	2514      	movs	r5, #20
 8006a84:	4c20      	ldr	r4, [pc, #128]	@ (8006b08 <arm_rfft_fast_init_f32+0x140>)
 8006a86:	4921      	ldr	r1, [pc, #132]	@ (8006b0c <arm_rfft_fast_init_f32+0x144>)
 8006a88:	2300      	movs	r3, #0
 8006a8a:	4a21      	ldr	r2, [pc, #132]	@ (8006b10 <arm_rfft_fast_init_f32+0x148>)
 8006a8c:	8185      	strh	r5, [r0, #12]
 8006a8e:	6084      	str	r4, [r0, #8]
 8006a90:	6041      	str	r1, [r0, #4]
 8006a92:	6142      	str	r2, [r0, #20]
 8006a94:	b258      	sxtb	r0, r3
 8006a96:	bc30      	pop	{r4, r5}
 8006a98:	4770      	bx	lr
 8006a9a:	f44f 75e0 	mov.w	r5, #448	@ 0x1c0
 8006a9e:	4c1d      	ldr	r4, [pc, #116]	@ (8006b14 <arm_rfft_fast_init_f32+0x14c>)
 8006aa0:	491d      	ldr	r1, [pc, #116]	@ (8006b18 <arm_rfft_fast_init_f32+0x150>)
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8006b1c <arm_rfft_fast_init_f32+0x154>)
 8006aa6:	8185      	strh	r5, [r0, #12]
 8006aa8:	6084      	str	r4, [r0, #8]
 8006aaa:	6041      	str	r1, [r0, #4]
 8006aac:	6142      	str	r2, [r0, #20]
 8006aae:	b258      	sxtb	r0, r3
 8006ab0:	bc30      	pop	{r4, r5}
 8006ab2:	4770      	bx	lr
 8006ab4:	25d0      	movs	r5, #208	@ 0xd0
 8006ab6:	4c1a      	ldr	r4, [pc, #104]	@ (8006b20 <arm_rfft_fast_init_f32+0x158>)
 8006ab8:	491a      	ldr	r1, [pc, #104]	@ (8006b24 <arm_rfft_fast_init_f32+0x15c>)
 8006aba:	2300      	movs	r3, #0
 8006abc:	4a1a      	ldr	r2, [pc, #104]	@ (8006b28 <arm_rfft_fast_init_f32+0x160>)
 8006abe:	8185      	strh	r5, [r0, #12]
 8006ac0:	6084      	str	r4, [r0, #8]
 8006ac2:	6041      	str	r1, [r0, #4]
 8006ac4:	6142      	str	r2, [r0, #20]
 8006ac6:	b258      	sxtb	r0, r3
 8006ac8:	bc30      	pop	{r4, r5}
 8006aca:	4770      	bx	lr
 8006acc:	0807b068 	.word	0x0807b068
 8006ad0:	0806c260 	.word	0x0806c260
 8006ad4:	080723d0 	.word	0x080723d0
 8006ad8:	08070360 	.word	0x08070360
 8006adc:	0807ce28 	.word	0x0807ce28
 8006ae0:	0807f318 	.word	0x0807f318
 8006ae4:	08078d50 	.word	0x08078d50
 8006ae8:	08076c50 	.word	0x08076c50
 8006aec:	080703d0 	.word	0x080703d0
 8006af0:	0807efa8 	.word	0x0807efa8
 8006af4:	080763d0 	.word	0x080763d0
 8006af8:	0807d028 	.word	0x0807d028
 8006afc:	08079c08 	.word	0x08079c08
 8006b00:	08078c50 	.word	0x08078c50
 8006b04:	08070260 	.word	0x08070260
 8006b08:	08079b60 	.word	0x08079b60
 8006b0c:	08076bd0 	.word	0x08076bd0
 8006b10:	08079b88 	.word	0x08079b88
 8006b14:	0807d828 	.word	0x0807d828
 8006b18:	0807a068 	.word	0x0807a068
 8006b1c:	0807dba8 	.word	0x0807dba8
 8006b20:	0807f518 	.word	0x0807f518
 8006b24:	08079c68 	.word	0x08079c68
 8006b28:	0807eba8 	.word	0x0807eba8

08006b2c <arm_rfft_fast_f32>:
 8006b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b30:	8a05      	ldrh	r5, [r0, #16]
 8006b32:	4606      	mov	r6, r0
 8006b34:	4690      	mov	r8, r2
 8006b36:	460c      	mov	r4, r1
 8006b38:	086d      	lsrs	r5, r5, #1
 8006b3a:	8005      	strh	r5, [r0, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d15e      	bne.n	8006bfe <arm_rfft_fast_f32+0xd2>
 8006b40:	461a      	mov	r2, r3
 8006b42:	2301      	movs	r3, #1
 8006b44:	f000 fbe0 	bl	8007308 <arm_cfft_f32>
 8006b48:	edd4 7a00 	vldr	s15, [r4]
 8006b4c:	ed94 7a01 	vldr	s14, [r4, #4]
 8006b50:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8006b54:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006b58:	8837      	ldrh	r7, [r6, #0]
 8006b5a:	ee37 7a07 	vadd.f32	s14, s14, s14
 8006b5e:	6975      	ldr	r5, [r6, #20]
 8006b60:	3f01      	subs	r7, #1
 8006b62:	eef0 3a46 	vmov.f32	s7, s12
 8006b66:	3510      	adds	r5, #16
 8006b68:	f108 0610 	add.w	r6, r8, #16
 8006b6c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006b70:	eb04 00c7 	add.w	r0, r4, r7, lsl #3
 8006b74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006b78:	f104 0310 	add.w	r3, r4, #16
 8006b7c:	3808      	subs	r0, #8
 8006b7e:	ee26 7a86 	vmul.f32	s14, s13, s12
 8006b82:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006b86:	ed88 7a00 	vstr	s14, [r8]
 8006b8a:	edc8 7a01 	vstr	s15, [r8, #4]
 8006b8e:	edd0 6a02 	vldr	s13, [r0, #8]
 8006b92:	3f01      	subs	r7, #1
 8006b94:	ed13 5a02 	vldr	s10, [r3, #-8]
 8006b98:	f1a0 0008 	sub.w	r0, r0, #8
 8006b9c:	ed13 7a01 	vldr	s14, [r3, #-4]
 8006ba0:	f105 0508 	add.w	r5, r5, #8
 8006ba4:	ee76 7ac5 	vsub.f32	s15, s13, s10
 8006ba8:	ed15 6a04 	vldr	s12, [r5, #-16]
 8006bac:	edd0 5a05 	vldr	s11, [r0, #20]
 8006bb0:	ee36 5a85 	vadd.f32	s10, s13, s10
 8006bb4:	ed55 6a03 	vldr	s13, [r5, #-12]
 8006bb8:	f103 0308 	add.w	r3, r3, #8
 8006bbc:	ee35 4a87 	vadd.f32	s8, s11, s14
 8006bc0:	f106 0608 	add.w	r6, r6, #8
 8006bc4:	ee66 4a27 	vmul.f32	s9, s12, s15
 8006bc8:	ee77 5a65 	vsub.f32	s11, s14, s11
 8006bcc:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8006bd0:	ee34 5a85 	vadd.f32	s10, s9, s10
 8006bd4:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006bd8:	ee66 6a84 	vmul.f32	s13, s13, s8
 8006bdc:	ee77 7a25 	vadd.f32	s15, s14, s11
 8006be0:	ee76 6a85 	vadd.f32	s13, s13, s10
 8006be4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006be8:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8006bec:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006bf0:	ed46 6a04 	vstr	s13, [r6, #-16]
 8006bf4:	ed46 7a03 	vstr	s15, [r6, #-12]
 8006bf8:	d1c9      	bne.n	8006b8e <arm_rfft_fast_f32+0x62>
 8006bfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bfe:	edd1 7a00 	vldr	s15, [r1]
 8006c02:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8006c06:	edd1 6a01 	vldr	s13, [r1, #4]
 8006c0a:	1e68      	subs	r0, r5, #1
 8006c0c:	6975      	ldr	r5, [r6, #20]
 8006c0e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006c12:	00c1      	lsls	r1, r0, #3
 8006c14:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006c18:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006c1c:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006c20:	ed82 7a00 	vstr	s14, [r2]
 8006c24:	edc2 7a01 	vstr	s15, [r2, #4]
 8006c28:	b3e0      	cbz	r0, 8006ca4 <arm_rfft_fast_f32+0x178>
 8006c2a:	3908      	subs	r1, #8
 8006c2c:	f104 0210 	add.w	r2, r4, #16
 8006c30:	3510      	adds	r5, #16
 8006c32:	440c      	add	r4, r1
 8006c34:	f108 0110 	add.w	r1, r8, #16
 8006c38:	ed94 7a02 	vldr	s14, [r4, #8]
 8006c3c:	3801      	subs	r0, #1
 8006c3e:	ed52 6a02 	vldr	s13, [r2, #-8]
 8006c42:	f1a4 0408 	sub.w	r4, r4, #8
 8006c46:	ed15 6a02 	vldr	s12, [r5, #-8]
 8006c4a:	f102 0208 	add.w	r2, r2, #8
 8006c4e:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8006c52:	ed94 4a05 	vldr	s8, [r4, #20]
 8006c56:	ed12 5a03 	vldr	s10, [r2, #-12]
 8006c5a:	ee77 6a26 	vadd.f32	s13, s14, s13
 8006c5e:	ed55 5a01 	vldr	s11, [r5, #-4]
 8006c62:	f101 0108 	add.w	r1, r1, #8
 8006c66:	ee26 3a27 	vmul.f32	s6, s12, s15
 8006c6a:	f105 0508 	add.w	r5, r5, #8
 8006c6e:	ee74 4a05 	vadd.f32	s9, s8, s10
 8006c72:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8006c76:	ee35 5a44 	vsub.f32	s10, s10, s8
 8006c7a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006c7e:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006c82:	ee77 7a05 	vadd.f32	s15, s14, s10
 8006c86:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8006c8a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006c8e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8006c92:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006c96:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006c9a:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006c9e:	ed01 7a04 	vstr	s14, [r1, #-16]
 8006ca2:	d1c9      	bne.n	8006c38 <arm_rfft_fast_f32+0x10c>
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	4641      	mov	r1, r8
 8006ca8:	461a      	mov	r2, r3
 8006caa:	2301      	movs	r3, #1
 8006cac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cb0:	f000 bb2a 	b.w	8007308 <arm_cfft_f32>

08006cb4 <arm_cfft_radix8by2_f32>:
 8006cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cb8:	ed2d 8b06 	vpush	{d8-d10}
 8006cbc:	f8b0 e000 	ldrh.w	lr, [r0]
 8006cc0:	4607      	mov	r7, r0
 8006cc2:	6842      	ldr	r2, [r0, #4]
 8006cc4:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8006cc8:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8006ccc:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8006cd0:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8006cd4:	f000 80af 	beq.w	8006e36 <arm_cfft_radix8by2_f32+0x182>
 8006cd8:	3310      	adds	r3, #16
 8006cda:	3210      	adds	r2, #16
 8006cdc:	f101 0610 	add.w	r6, r1, #16
 8006ce0:	f108 0510 	add.w	r5, r8, #16
 8006ce4:	18cc      	adds	r4, r1, r3
 8006ce6:	4443      	add	r3, r8
 8006ce8:	ed55 6a04 	vldr	s13, [r5, #-16]
 8006cec:	f1be 0e01 	subs.w	lr, lr, #1
 8006cf0:	ed56 4a04 	vldr	s9, [r6, #-16]
 8006cf4:	f104 0410 	add.w	r4, r4, #16
 8006cf8:	ed55 7a02 	vldr	s15, [r5, #-8]
 8006cfc:	f106 0610 	add.w	r6, r6, #16
 8006d00:	ee74 9aa6 	vadd.f32	s19, s9, s13
 8006d04:	ed53 0a04 	vldr	s1, [r3, #-16]
 8006d08:	ed13 5a03 	vldr	s10, [r3, #-12]
 8006d0c:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8006d10:	ed13 3a02 	vldr	s6, [r3, #-8]
 8006d14:	f102 0210 	add.w	r2, r2, #16
 8006d18:	ed15 7a03 	vldr	s14, [r5, #-12]
 8006d1c:	f103 0310 	add.w	r3, r3, #16
 8006d20:	ed55 2a01 	vldr	s5, [r5, #-4]
 8006d24:	f105 0510 	add.w	r5, r5, #16
 8006d28:	ed54 3a06 	vldr	s7, [r4, #-24]	@ 0xffffffe8
 8006d2c:	ed14 4a05 	vldr	s8, [r4, #-20]	@ 0xffffffec
 8006d30:	ed13 6a05 	vldr	s12, [r3, #-20]	@ 0xffffffec
 8006d34:	ee33 8a83 	vadd.f32	s16, s7, s6
 8006d38:	ed56 6a07 	vldr	s13, [r6, #-28]	@ 0xffffffe4
 8006d3c:	ed16 2a05 	vldr	s4, [r6, #-20]	@ 0xffffffec
 8006d40:	ee34 0a06 	vadd.f32	s0, s8, s12
 8006d44:	ed54 5a08 	vldr	s11, [r4, #-32]	@ 0xffffffe0
 8006d48:	ee76 aa87 	vadd.f32	s21, s13, s14
 8006d4c:	ed14 1a07 	vldr	s2, [r4, #-28]	@ 0xffffffe4
 8006d50:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006d54:	ed56 1a06 	vldr	s3, [r6, #-24]	@ 0xffffffe8
 8006d58:	ee35 9aa0 	vadd.f32	s18, s11, s1
 8006d5c:	ed46 9a08 	vstr	s19, [r6, #-32]	@ 0xffffffe0
 8006d60:	ee71 8a05 	vadd.f32	s17, s2, s10
 8006d64:	ee31 aaa7 	vadd.f32	s20, s3, s15
 8006d68:	ed46 aa07 	vstr	s21, [r6, #-28]	@ 0xffffffe4
 8006d6c:	ee72 9a22 	vadd.f32	s19, s4, s5
 8006d70:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8006d74:	ee35 5a41 	vsub.f32	s10, s10, s2
 8006d78:	ed06 aa06 	vstr	s20, [r6, #-24]	@ 0xffffffe8
 8006d7c:	ed46 9a05 	vstr	s19, [r6, #-20]	@ 0xffffffec
 8006d80:	ee36 6a44 	vsub.f32	s12, s12, s8
 8006d84:	ed04 9a08 	vstr	s18, [r4, #-32]	@ 0xffffffe0
 8006d88:	ee71 1ae7 	vsub.f32	s3, s3, s15
 8006d8c:	ed44 8a07 	vstr	s17, [r4, #-28]	@ 0xffffffe4
 8006d90:	ee72 7a62 	vsub.f32	s15, s4, s5
 8006d94:	ed04 8a06 	vstr	s16, [r4, #-24]	@ 0xffffffe8
 8006d98:	ee73 2a63 	vsub.f32	s5, s6, s7
 8006d9c:	ed04 0a05 	vstr	s0, [r4, #-20]	@ 0xffffffec
 8006da0:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 8006da4:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 8006da8:	ee24 3a84 	vmul.f32	s6, s9, s8
 8006dac:	ee27 2a26 	vmul.f32	s4, s14, s13
 8006db0:	ee64 4aa6 	vmul.f32	s9, s9, s13
 8006db4:	ee65 3aa6 	vmul.f32	s7, s11, s13
 8006db8:	ee27 7a04 	vmul.f32	s14, s14, s8
 8006dbc:	ee65 5a84 	vmul.f32	s11, s11, s8
 8006dc0:	ee65 6a26 	vmul.f32	s13, s10, s13
 8006dc4:	ee25 5a04 	vmul.f32	s10, s10, s8
 8006dc8:	ee37 7a64 	vsub.f32	s14, s14, s9
 8006dcc:	ee76 6aa5 	vadd.f32	s13, s13, s11
 8006dd0:	ee33 4a02 	vadd.f32	s8, s6, s4
 8006dd4:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8006dd8:	ed05 7a07 	vstr	s14, [r5, #-28]	@ 0xffffffe4
 8006ddc:	ed05 4a08 	vstr	s8, [r5, #-32]	@ 0xffffffe0
 8006de0:	ed03 5a08 	vstr	s10, [r3, #-32]	@ 0xffffffe0
 8006de4:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 8006de8:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 8006dec:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8006df0:	ee61 4aa6 	vmul.f32	s9, s3, s13
 8006df4:	ee27 4a87 	vmul.f32	s8, s15, s14
 8006df8:	ee61 5a87 	vmul.f32	s11, s3, s14
 8006dfc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006e00:	ee22 5a87 	vmul.f32	s10, s5, s14
 8006e04:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006e08:	ee26 6a26 	vmul.f32	s12, s12, s13
 8006e0c:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8006e10:	ee74 4a84 	vadd.f32	s9, s9, s8
 8006e14:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006e18:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006e1c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006e20:	ed45 4a06 	vstr	s9, [r5, #-24]	@ 0xffffffe8
 8006e24:	ed45 7a05 	vstr	s15, [r5, #-20]	@ 0xffffffec
 8006e28:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 8006e2c:	ed03 7a05 	vstr	s14, [r3, #-20]	@ 0xffffffec
 8006e30:	f47f af5a 	bne.w	8006ce8 <arm_cfft_radix8by2_f32+0x34>
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	fa1f f48c 	uxth.w	r4, ip
 8006e3a:	4608      	mov	r0, r1
 8006e3c:	2302      	movs	r3, #2
 8006e3e:	4621      	mov	r1, r4
 8006e40:	f000 fcac 	bl	800779c <arm_radix8_butterfly_f32>
 8006e44:	4640      	mov	r0, r8
 8006e46:	4621      	mov	r1, r4
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	2302      	movs	r3, #2
 8006e4c:	ecbd 8b06 	vpop	{d8-d10}
 8006e50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e54:	f000 bca2 	b.w	800779c <arm_radix8_butterfly_f32>

08006e58 <arm_cfft_radix8by4_f32>:
 8006e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e5c:	ed2d 8b06 	vpush	{d8-d10}
 8006e60:	8804      	ldrh	r4, [r0, #0]
 8006e62:	b08f      	sub	sp, #60	@ 0x3c
 8006e64:	ed91 6a00 	vldr	s12, [r1]
 8006e68:	460a      	mov	r2, r1
 8006e6a:	0864      	lsrs	r4, r4, #1
 8006e6c:	ed91 7a01 	vldr	s14, [r1, #4]
 8006e70:	9101      	str	r1, [sp, #4]
 8006e72:	00a3      	lsls	r3, r4, #2
 8006e74:	9104      	str	r1, [sp, #16]
 8006e76:	0864      	lsrs	r4, r4, #1
 8006e78:	6841      	ldr	r1, [r0, #4]
 8006e7a:	900c      	str	r0, [sp, #48]	@ 0x30
 8006e7c:	4625      	mov	r5, r4
 8006e7e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e80:	f101 0408 	add.w	r4, r1, #8
 8006e84:	f101 0610 	add.w	r6, r1, #16
 8006e88:	9406      	str	r4, [sp, #24]
 8006e8a:	18d4      	adds	r4, r2, r3
 8006e8c:	1eaa      	subs	r2, r5, #2
 8006e8e:	f101 0518 	add.w	r5, r1, #24
 8006e92:	18e0      	adds	r0, r4, r3
 8006e94:	ed94 4a00 	vldr	s8, [r4]
 8006e98:	edd4 3a01 	vldr	s7, [r4, #4]
 8006e9c:	46a6      	mov	lr, r4
 8006e9e:	edd0 6a00 	vldr	s13, [r0]
 8006ea2:	18c7      	adds	r7, r0, r3
 8006ea4:	edd0 7a01 	vldr	s15, [r0, #4]
 8006ea8:	46a0      	mov	r8, r4
 8006eaa:	ee76 5a26 	vadd.f32	s11, s12, s13
 8006eae:	edd7 4a00 	vldr	s9, [r7]
 8006eb2:	9402      	str	r4, [sp, #8]
 8006eb4:	4604      	mov	r4, r0
 8006eb6:	9507      	str	r5, [sp, #28]
 8006eb8:	4605      	mov	r5, r0
 8006eba:	ee75 2a84 	vadd.f32	s5, s11, s8
 8006ebe:	900a      	str	r0, [sp, #40]	@ 0x28
 8006ec0:	9801      	ldr	r0, [sp, #4]
 8006ec2:	ee76 6a66 	vsub.f32	s13, s12, s13
 8006ec6:	ee37 6a27 	vadd.f32	s12, s14, s15
 8006eca:	ed97 5a01 	vldr	s10, [r7, #4]
 8006ece:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8006ed2:	46bc      	mov	ip, r7
 8006ed4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ed8:	9605      	str	r6, [sp, #20]
 8006eda:	ee36 7a63 	vsub.f32	s14, s12, s7
 8006ede:	9703      	str	r7, [sp, #12]
 8006ee0:	ee12 9a90 	vmov	r9, s5
 8006ee4:	ee33 3aa6 	vadd.f32	s6, s7, s13
 8006ee8:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8006eec:	1f3e      	subs	r6, r7, #4
 8006eee:	f840 9b08 	str.w	r9, [r0], #8
 8006ef2:	ee76 6ae3 	vsub.f32	s13, s13, s7
 8006ef6:	edde 2a01 	vldr	s5, [lr, #4]
 8006efa:	ee77 3ac4 	vsub.f32	s7, s15, s8
 8006efe:	ee77 7a84 	vadd.f32	s15, s15, s8
 8006f02:	ed9c 4a01 	vldr	s8, [ip, #4]
 8006f06:	ee36 6a22 	vadd.f32	s12, s12, s5
 8006f0a:	9001      	str	r0, [sp, #4]
 8006f0c:	ee37 7a45 	vsub.f32	s14, s14, s10
 8006f10:	9804      	ldr	r0, [sp, #16]
 8006f12:	ee75 6a26 	vadd.f32	s13, s10, s13
 8006f16:	f1ae 0704 	sub.w	r7, lr, #4
 8006f1a:	ee36 6a04 	vadd.f32	s12, s12, s8
 8006f1e:	ee33 4a45 	vsub.f32	s8, s6, s10
 8006f22:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8006f26:	ee33 5aa4 	vadd.f32	s10, s7, s9
 8006f2a:	ed80 6a01 	vstr	s12, [r0, #4]
 8006f2e:	ee14 9a10 	vmov	r9, s8
 8006f32:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8006f36:	f848 9b08 	str.w	r9, [r8], #8
 8006f3a:	ed8e 5a01 	vstr	s10, [lr, #4]
 8006f3e:	ee15 ea90 	vmov	lr, s11
 8006f42:	f844 eb08 	str.w	lr, [r4], #8
 8006f46:	ee16 ea90 	vmov	lr, s13
 8006f4a:	9408      	str	r4, [sp, #32]
 8006f4c:	462c      	mov	r4, r5
 8006f4e:	ed85 7a01 	vstr	s14, [r5, #4]
 8006f52:	9d03      	ldr	r5, [sp, #12]
 8006f54:	f84c eb08 	str.w	lr, [ip], #8
 8006f58:	edc5 7a01 	vstr	s15, [r5, #4]
 8006f5c:	0855      	lsrs	r5, r2, #1
 8006f5e:	9509      	str	r5, [sp, #36]	@ 0x24
 8006f60:	f000 8130 	beq.w	80071c4 <arm_cfft_radix8by4_f32+0x36c>
 8006f64:	9804      	ldr	r0, [sp, #16]
 8006f66:	3b08      	subs	r3, #8
 8006f68:	46ab      	mov	fp, r5
 8006f6a:	f1a4 020c 	sub.w	r2, r4, #12
 8006f6e:	f100 0510 	add.w	r5, r0, #16
 8006f72:	f101 0920 	add.w	r9, r1, #32
 8006f76:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8006f7a:	f8dd a014 	ldr.w	sl, [sp, #20]
 8006f7e:	4433      	add	r3, r6
 8006f80:	3410      	adds	r4, #16
 8006f82:	4660      	mov	r0, ip
 8006f84:	4641      	mov	r1, r8
 8006f86:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 8006f8a:	ed54 6a02 	vldr	s13, [r4, #-8]
 8006f8e:	f1bb 0b01 	subs.w	fp, fp, #1
 8006f92:	ed55 5a02 	vldr	s11, [r5, #-8]
 8006f96:	f10a 0a08 	add.w	sl, sl, #8
 8006f9a:	edd1 7a00 	vldr	s15, [r1]
 8006f9e:	f105 0508 	add.w	r5, r5, #8
 8006fa2:	ee75 3aa6 	vadd.f32	s7, s11, s13
 8006fa6:	edd0 2a00 	vldr	s5, [r0]
 8006faa:	ed14 7a01 	vldr	s14, [r4, #-4]
 8006fae:	ee75 5ae6 	vsub.f32	s11, s11, s13
 8006fb2:	ed55 6a03 	vldr	s13, [r5, #-12]
 8006fb6:	f1a2 0208 	sub.w	r2, r2, #8
 8006fba:	ee73 4aa7 	vadd.f32	s9, s7, s15
 8006fbe:	ed90 2a01 	vldr	s4, [r0, #4]
 8006fc2:	ee36 5a87 	vadd.f32	s10, s13, s14
 8006fc6:	ed91 6a01 	vldr	s12, [r1, #4]
 8006fca:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006fce:	f109 0910 	add.w	r9, r9, #16
 8006fd2:	ee72 6aa4 	vadd.f32	s13, s5, s9
 8006fd6:	f104 0408 	add.w	r4, r4, #8
 8006fda:	ee73 3ae7 	vsub.f32	s7, s7, s15
 8006fde:	f10e 0e18 	add.w	lr, lr, #24
 8006fe2:	ee37 3a67 	vsub.f32	s6, s14, s15
 8006fe6:	f1a3 0308 	sub.w	r3, r3, #8
 8006fea:	ed45 6a04 	vstr	s13, [r5, #-16]
 8006fee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006ff2:	edd1 6a01 	vldr	s13, [r1, #4]
 8006ff6:	ee76 1a25 	vadd.f32	s3, s12, s11
 8006ffa:	edd0 4a01 	vldr	s9, [r0, #4]
 8006ffe:	ee33 3a22 	vadd.f32	s6, s6, s5
 8007002:	ee75 6a26 	vadd.f32	s13, s10, s13
 8007006:	ee35 5a46 	vsub.f32	s10, s10, s12
 800700a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800700e:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8007012:	ee71 1ac2 	vsub.f32	s3, s3, s4
 8007016:	ee35 5a42 	vsub.f32	s10, s10, s4
 800701a:	ed45 6a03 	vstr	s13, [r5, #-12]
 800701e:	ee32 2a06 	vadd.f32	s4, s4, s12
 8007022:	edd6 7a00 	vldr	s15, [r6]
 8007026:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800702a:	ed97 1a00 	vldr	s2, [r7]
 800702e:	ee77 2a62 	vsub.f32	s5, s14, s5
 8007032:	ed92 8a04 	vldr	s16, [r2, #16]
 8007036:	ee71 8a27 	vadd.f32	s17, s2, s15
 800703a:	ed93 aa04 	vldr	s20, [r3, #16]
 800703e:	ed16 7a01 	vldr	s14, [r6, #-4]
 8007042:	ee71 7a67 	vsub.f32	s15, s2, s15
 8007046:	ed57 0a01 	vldr	s1, [r7, #-4]
 800704a:	ee38 1a4a 	vsub.f32	s2, s16, s20
 800704e:	ee38 6a88 	vadd.f32	s12, s17, s16
 8007052:	edd3 9a03 	vldr	s19, [r3, #12]
 8007056:	ee30 0a87 	vadd.f32	s0, s1, s14
 800705a:	ed92 9a03 	vldr	s18, [r2, #12]
 800705e:	ee78 5ac8 	vsub.f32	s11, s17, s16
 8007062:	ee3a 6a06 	vadd.f32	s12, s20, s12
 8007066:	ee30 7ac7 	vsub.f32	s14, s1, s14
 800706a:	ee37 4ac9 	vsub.f32	s8, s15, s18
 800706e:	ee16 ca10 	vmov	ip, s12
 8007072:	ee30 6a49 	vsub.f32	s12, s0, s18
 8007076:	ee71 4a07 	vadd.f32	s9, s2, s14
 800707a:	f847 c908 	str.w	ip, [r7], #-8
 800707e:	ee34 4a29 	vadd.f32	s8, s8, s19
 8007082:	edd2 8a03 	vldr	s17, [r2, #12]
 8007086:	ee39 9ac9 	vsub.f32	s18, s19, s18
 800708a:	ed93 8a03 	vldr	s16, [r3, #12]
 800708e:	ee71 0a47 	vsub.f32	s1, s2, s14
 8007092:	ee30 0a28 	vadd.f32	s0, s0, s17
 8007096:	ee39 1a67 	vsub.f32	s2, s18, s15
 800709a:	ee36 6a69 	vsub.f32	s12, s12, s19
 800709e:	ee30 0a08 	vadd.f32	s0, s0, s16
 80070a2:	ee75 5aca 	vsub.f32	s11, s11, s20
 80070a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80070aa:	ed1a 0a04 	vldr	s0, [sl, #-16]
 80070ae:	ed5a 6a03 	vldr	s13, [sl, #-12]
 80070b2:	ee21 8a80 	vmul.f32	s16, s3, s0
 80070b6:	ee23 7a26 	vmul.f32	s14, s6, s13
 80070ba:	ee64 7a26 	vmul.f32	s15, s8, s13
 80070be:	ee61 1aa6 	vmul.f32	s3, s3, s13
 80070c2:	ee24 4a00 	vmul.f32	s8, s8, s0
 80070c6:	ee23 3a00 	vmul.f32	s6, s6, s0
 80070ca:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80070ce:	ee24 0a80 	vmul.f32	s0, s9, s0
 80070d2:	ee38 7a07 	vadd.f32	s14, s16, s14
 80070d6:	ee76 6a84 	vadd.f32	s13, s13, s8
 80070da:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80070de:	ee33 3a61 	vsub.f32	s6, s6, s3
 80070e2:	ee17 ca10 	vmov	ip, s14
 80070e6:	f841 cb08 	str.w	ip, [r1], #8
 80070ea:	ed01 3a01 	vstr	s6, [r1, #-4]
 80070ee:	ed82 0a04 	vstr	s0, [r2, #16]
 80070f2:	edc2 6a03 	vstr	s13, [r2, #12]
 80070f6:	ed59 6a08 	vldr	s13, [r9, #-32]	@ 0xffffffe0
 80070fa:	ed59 7a07 	vldr	s15, [r9, #-28]	@ 0xffffffe4
 80070fe:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 8007102:	ee23 4aa6 	vmul.f32	s8, s7, s13
 8007106:	ee65 4a27 	vmul.f32	s9, s10, s15
 800710a:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800710e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 8007112:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007116:	ee25 5a26 	vmul.f32	s10, s10, s13
 800711a:	ee66 6a26 	vmul.f32	s13, s12, s13
 800711e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007122:	ee34 6a24 	vadd.f32	s12, s8, s9
 8007126:	ee75 6ae6 	vsub.f32	s13, s11, s13
 800712a:	ee35 5a63 	vsub.f32	s10, s10, s7
 800712e:	ee17 ca90 	vmov	ip, s15
 8007132:	ed04 6a04 	vstr	s12, [r4, #-16]
 8007136:	ed04 5a03 	vstr	s10, [r4, #-12]
 800713a:	f846 c908 	str.w	ip, [r6], #-8
 800713e:	edc6 6a01 	vstr	s13, [r6, #4]
 8007142:	ed5e 7a0c 	vldr	s15, [lr, #-48]	@ 0xffffffd0
 8007146:	ed1e 7a0b 	vldr	s14, [lr, #-44]	@ 0xffffffd4
 800714a:	ee62 5a27 	vmul.f32	s11, s4, s15
 800714e:	ee22 6a87 	vmul.f32	s12, s5, s14
 8007152:	ee22 2a07 	vmul.f32	s4, s4, s14
 8007156:	ee62 2aa7 	vmul.f32	s5, s5, s15
 800715a:	ee61 6a07 	vmul.f32	s13, s2, s14
 800715e:	ee20 7a87 	vmul.f32	s14, s1, s14
 8007162:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8007166:	ee61 7a27 	vmul.f32	s15, s2, s15
 800716a:	ee35 6a86 	vadd.f32	s12, s11, s12
 800716e:	ee72 2ac2 	vsub.f32	s5, s5, s4
 8007172:	ee76 0ae0 	vsub.f32	s1, s13, s1
 8007176:	ee77 7a27 	vadd.f32	s15, s14, s15
 800717a:	ee16 ca10 	vmov	ip, s12
 800717e:	f840 cb08 	str.w	ip, [r0], #8
 8007182:	ed40 2a01 	vstr	s5, [r0, #-4]
 8007186:	edc3 0a04 	vstr	s1, [r3, #16]
 800718a:	edc3 7a03 	vstr	s15, [r3, #12]
 800718e:	f47f aefc 	bne.w	8006f8a <arm_cfft_radix8by4_f32+0x132>
 8007192:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007194:	9805      	ldr	r0, [sp, #20]
 8007196:	00cb      	lsls	r3, r1, #3
 8007198:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 800719c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80071a0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80071a4:	4498      	add	r8, r3
 80071a6:	449c      	add	ip, r3
 80071a8:	9105      	str	r1, [sp, #20]
 80071aa:	9901      	ldr	r1, [sp, #4]
 80071ac:	4419      	add	r1, r3
 80071ae:	9101      	str	r1, [sp, #4]
 80071b0:	9906      	ldr	r1, [sp, #24]
 80071b2:	4419      	add	r1, r3
 80071b4:	9106      	str	r1, [sp, #24]
 80071b6:	9908      	ldr	r1, [sp, #32]
 80071b8:	4419      	add	r1, r3
 80071ba:	9b07      	ldr	r3, [sp, #28]
 80071bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071c0:	9108      	str	r1, [sp, #32]
 80071c2:	9307      	str	r3, [sp, #28]
 80071c4:	9a01      	ldr	r2, [sp, #4]
 80071c6:	2304      	movs	r3, #4
 80071c8:	9e08      	ldr	r6, [sp, #32]
 80071ca:	edd2 6a00 	vldr	s13, [r2]
 80071ce:	ed96 4a00 	vldr	s8, [r6]
 80071d2:	edd8 7a00 	vldr	s15, [r8]
 80071d6:	ee36 6a84 	vadd.f32	s12, s13, s8
 80071da:	eddc 2a00 	vldr	s5, [ip]
 80071de:	ed96 7a01 	vldr	s14, [r6, #4]
 80071e2:	ee36 4ac4 	vsub.f32	s8, s13, s8
 80071e6:	edd2 6a01 	vldr	s13, [r2, #4]
 80071ea:	ee76 4a27 	vadd.f32	s9, s12, s15
 80071ee:	ed98 2a01 	vldr	s4, [r8, #4]
 80071f2:	ee76 5a87 	vadd.f32	s11, s13, s14
 80071f6:	ed9c 5a01 	vldr	s10, [ip, #4]
 80071fa:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80071fe:	9d05      	ldr	r5, [sp, #20]
 8007200:	ee72 6aa4 	vadd.f32	s13, s5, s9
 8007204:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8007208:	ee72 3a04 	vadd.f32	s7, s4, s8
 800720c:	9804      	ldr	r0, [sp, #16]
 800720e:	ee77 4a67 	vsub.f32	s9, s14, s15
 8007212:	4621      	mov	r1, r4
 8007214:	edc2 6a00 	vstr	s13, [r2]
 8007218:	ee76 6a67 	vsub.f32	s13, s12, s15
 800721c:	ed98 3a01 	vldr	s6, [r8, #4]
 8007220:	ee35 6ac2 	vsub.f32	s12, s11, s4
 8007224:	eddc 1a01 	vldr	s3, [ip, #4]
 8007228:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800722c:	ee35 3a83 	vadd.f32	s6, s11, s6
 8007230:	ee34 4a42 	vsub.f32	s8, s8, s4
 8007234:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8007238:	ee73 5a21 	vadd.f32	s11, s6, s3
 800723c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007240:	ee36 6a45 	vsub.f32	s12, s12, s10
 8007244:	edc2 5a01 	vstr	s11, [r2, #4]
 8007248:	ee35 5a04 	vadd.f32	s10, s10, s8
 800724c:	9a06      	ldr	r2, [sp, #24]
 800724e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8007252:	edd2 7a00 	vldr	s15, [r2]
 8007256:	edd2 5a01 	vldr	s11, [r2, #4]
 800725a:	ee23 4aa7 	vmul.f32	s8, s7, s15
 800725e:	ee63 3aa5 	vmul.f32	s7, s7, s11
 8007262:	ee64 5aa5 	vmul.f32	s11, s9, s11
 8007266:	ee64 4aa7 	vmul.f32	s9, s9, s15
 800726a:	ee77 7a62 	vsub.f32	s15, s14, s5
 800726e:	ee74 5a25 	vadd.f32	s11, s8, s11
 8007272:	ee74 4ae3 	vsub.f32	s9, s9, s7
 8007276:	edc8 5a00 	vstr	s11, [r8]
 800727a:	edc8 4a01 	vstr	s9, [r8, #4]
 800727e:	edd5 4a01 	vldr	s9, [r5, #4]
 8007282:	ed95 7a00 	vldr	s14, [r5]
 8007286:	9d07      	ldr	r5, [sp, #28]
 8007288:	ee66 5a87 	vmul.f32	s11, s13, s14
 800728c:	ee66 6aa4 	vmul.f32	s13, s13, s9
 8007290:	ee26 7a07 	vmul.f32	s14, s12, s14
 8007294:	ee26 6a24 	vmul.f32	s12, s12, s9
 8007298:	ee77 6a66 	vsub.f32	s13, s14, s13
 800729c:	ee35 6a86 	vadd.f32	s12, s11, s12
 80072a0:	edc6 6a01 	vstr	s13, [r6, #4]
 80072a4:	ed86 6a00 	vstr	s12, [r6]
 80072a8:	ed95 6a01 	vldr	s12, [r5, #4]
 80072ac:	ed95 7a00 	vldr	s14, [r5]
 80072b0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072b2:	ee65 6a07 	vmul.f32	s13, s10, s14
 80072b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80072ba:	ee25 5a06 	vmul.f32	s10, s10, s12
 80072be:	ee67 7a86 	vmul.f32	s15, s15, s12
 80072c2:	ee37 5a45 	vsub.f32	s10, s14, s10
 80072c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072ca:	ed8c 5a01 	vstr	s10, [ip, #4]
 80072ce:	edcc 7a00 	vstr	s15, [ip]
 80072d2:	6872      	ldr	r2, [r6, #4]
 80072d4:	f000 fa62 	bl	800779c <arm_radix8_butterfly_f32>
 80072d8:	9802      	ldr	r0, [sp, #8]
 80072da:	4621      	mov	r1, r4
 80072dc:	6872      	ldr	r2, [r6, #4]
 80072de:	2304      	movs	r3, #4
 80072e0:	f000 fa5c 	bl	800779c <arm_radix8_butterfly_f32>
 80072e4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80072e6:	4621      	mov	r1, r4
 80072e8:	6872      	ldr	r2, [r6, #4]
 80072ea:	2304      	movs	r3, #4
 80072ec:	f000 fa56 	bl	800779c <arm_radix8_butterfly_f32>
 80072f0:	9803      	ldr	r0, [sp, #12]
 80072f2:	4621      	mov	r1, r4
 80072f4:	6872      	ldr	r2, [r6, #4]
 80072f6:	2304      	movs	r3, #4
 80072f8:	b00f      	add	sp, #60	@ 0x3c
 80072fa:	ecbd 8b06 	vpop	{d8-d10}
 80072fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007302:	f000 ba4b 	b.w	800779c <arm_radix8_butterfly_f32>
 8007306:	bf00      	nop

08007308 <arm_cfft_f32>:
 8007308:	2a01      	cmp	r2, #1
 800730a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800730e:	4606      	mov	r6, r0
 8007310:	4617      	mov	r7, r2
 8007312:	460c      	mov	r4, r1
 8007314:	4698      	mov	r8, r3
 8007316:	8805      	ldrh	r5, [r0, #0]
 8007318:	d053      	beq.n	80073c2 <arm_cfft_f32+0xba>
 800731a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800731e:	d04b      	beq.n	80073b8 <arm_cfft_f32+0xb0>
 8007320:	d916      	bls.n	8007350 <arm_cfft_f32+0x48>
 8007322:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8007326:	d01a      	beq.n	800735e <arm_cfft_f32+0x56>
 8007328:	d95a      	bls.n	80073e0 <arm_cfft_f32+0xd8>
 800732a:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800732e:	d043      	beq.n	80073b8 <arm_cfft_f32+0xb0>
 8007330:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8007334:	d105      	bne.n	8007342 <arm_cfft_f32+0x3a>
 8007336:	4620      	mov	r0, r4
 8007338:	4629      	mov	r1, r5
 800733a:	6872      	ldr	r2, [r6, #4]
 800733c:	2301      	movs	r3, #1
 800733e:	f000 fa2d 	bl	800779c <arm_radix8_butterfly_f32>
 8007342:	f1b8 0f00 	cmp.w	r8, #0
 8007346:	d111      	bne.n	800736c <arm_cfft_f32+0x64>
 8007348:	2f01      	cmp	r7, #1
 800734a:	d016      	beq.n	800737a <arm_cfft_f32+0x72>
 800734c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007350:	2d20      	cmp	r5, #32
 8007352:	d031      	beq.n	80073b8 <arm_cfft_f32+0xb0>
 8007354:	d948      	bls.n	80073e8 <arm_cfft_f32+0xe0>
 8007356:	2d40      	cmp	r5, #64	@ 0x40
 8007358:	d0ed      	beq.n	8007336 <arm_cfft_f32+0x2e>
 800735a:	2d80      	cmp	r5, #128	@ 0x80
 800735c:	d1f1      	bne.n	8007342 <arm_cfft_f32+0x3a>
 800735e:	4630      	mov	r0, r6
 8007360:	4621      	mov	r1, r4
 8007362:	f7ff fca7 	bl	8006cb4 <arm_cfft_radix8by2_f32>
 8007366:	f1b8 0f00 	cmp.w	r8, #0
 800736a:	d0ed      	beq.n	8007348 <arm_cfft_f32+0x40>
 800736c:	4620      	mov	r0, r4
 800736e:	89b1      	ldrh	r1, [r6, #12]
 8007370:	68b2      	ldr	r2, [r6, #8]
 8007372:	f7f8 ffb1 	bl	80002d8 <arm_bitreversal_32>
 8007376:	2f01      	cmp	r7, #1
 8007378:	d1e8      	bne.n	800734c <arm_cfft_f32+0x44>
 800737a:	ee07 5a90 	vmov	s15, r5
 800737e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007382:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007386:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 800738a:	2d00      	cmp	r5, #0
 800738c:	d0de      	beq.n	800734c <arm_cfft_f32+0x44>
 800738e:	f104 0108 	add.w	r1, r4, #8
 8007392:	2300      	movs	r3, #0
 8007394:	ed11 7a02 	vldr	s14, [r1, #-8]
 8007398:	3301      	adds	r3, #1
 800739a:	ed51 7a01 	vldr	s15, [r1, #-4]
 800739e:	3108      	adds	r1, #8
 80073a0:	429d      	cmp	r5, r3
 80073a2:	ee27 7a26 	vmul.f32	s14, s14, s13
 80073a6:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80073aa:	ed01 7a04 	vstr	s14, [r1, #-16]
 80073ae:	ed41 7a03 	vstr	s15, [r1, #-12]
 80073b2:	d1ef      	bne.n	8007394 <arm_cfft_f32+0x8c>
 80073b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073b8:	4630      	mov	r0, r6
 80073ba:	4621      	mov	r1, r4
 80073bc:	f7ff fd4c 	bl	8006e58 <arm_cfft_radix8by4_f32>
 80073c0:	e7bf      	b.n	8007342 <arm_cfft_f32+0x3a>
 80073c2:	b1a5      	cbz	r5, 80073ee <arm_cfft_f32+0xe6>
 80073c4:	f101 030c 	add.w	r3, r1, #12
 80073c8:	2200      	movs	r2, #0
 80073ca:	ed53 7a02 	vldr	s15, [r3, #-8]
 80073ce:	3201      	adds	r2, #1
 80073d0:	3308      	adds	r3, #8
 80073d2:	eef1 7a67 	vneg.f32	s15, s15
 80073d6:	4295      	cmp	r5, r2
 80073d8:	ed43 7a04 	vstr	s15, [r3, #-16]
 80073dc:	d1f5      	bne.n	80073ca <arm_cfft_f32+0xc2>
 80073de:	e79c      	b.n	800731a <arm_cfft_f32+0x12>
 80073e0:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80073e4:	d0a7      	beq.n	8007336 <arm_cfft_f32+0x2e>
 80073e6:	e7ac      	b.n	8007342 <arm_cfft_f32+0x3a>
 80073e8:	2d10      	cmp	r5, #16
 80073ea:	d0b8      	beq.n	800735e <arm_cfft_f32+0x56>
 80073ec:	e7a9      	b.n	8007342 <arm_cfft_f32+0x3a>
 80073ee:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80073f2:	d896      	bhi.n	8007322 <arm_cfft_f32+0x1a>
 80073f4:	e7ac      	b.n	8007350 <arm_cfft_f32+0x48>
 80073f6:	bf00      	nop

080073f8 <arm_biquad_cascade_df1_init_f32>:
 80073f8:	b538      	push	{r3, r4, r5, lr}
 80073fa:	4604      	mov	r4, r0
 80073fc:	4608      	mov	r0, r1
 80073fe:	461d      	mov	r5, r3
 8007400:	2100      	movs	r1, #0
 8007402:	60a2      	str	r2, [r4, #8]
 8007404:	0102      	lsls	r2, r0, #4
 8007406:	6020      	str	r0, [r4, #0]
 8007408:	4618      	mov	r0, r3
 800740a:	f000 fca7 	bl	8007d5c <memset>
 800740e:	6065      	str	r5, [r4, #4]
 8007410:	bd38      	pop	{r3, r4, r5, pc}
 8007412:	bf00      	nop

08007414 <arm_biquad_cascade_df1_f32>:
 8007414:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8007418:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800741c:	4696      	mov	lr, r2
 800741e:	6886      	ldr	r6, [r0, #8]
 8007420:	6845      	ldr	r5, [r0, #4]
 8007422:	ea4f 180c 	mov.w	r8, ip, lsl #4
 8007426:	f003 0203 	and.w	r2, r3, #3
 800742a:	3614      	adds	r6, #20
 800742c:	3510      	adds	r5, #16
 800742e:	6807      	ldr	r7, [r0, #0]
 8007430:	eb0e 0908 	add.w	r9, lr, r8
 8007434:	ed56 3a05 	vldr	s7, [r6, #-20]	@ 0xffffffec
 8007438:	ed16 3a04 	vldr	s6, [r6, #-16]
 800743c:	ed56 2a03 	vldr	s5, [r6, #-12]
 8007440:	ed16 2a02 	vldr	s4, [r6, #-8]
 8007444:	ed56 1a01 	vldr	s3, [r6, #-4]
 8007448:	ed15 1a04 	vldr	s2, [r5, #-16]
 800744c:	ed55 0a03 	vldr	s1, [r5, #-12]
 8007450:	ed55 7a02 	vldr	s15, [r5, #-8]
 8007454:	ed15 6a01 	vldr	s12, [r5, #-4]
 8007458:	f1bc 0f00 	cmp.w	ip, #0
 800745c:	f000 80a3 	beq.w	80075a6 <arm_biquad_cascade_df1_f32+0x192>
 8007460:	f101 0010 	add.w	r0, r1, #16
 8007464:	f10e 0310 	add.w	r3, lr, #16
 8007468:	4664      	mov	r4, ip
 800746a:	ed10 4a04 	vldr	s8, [r0, #-16]
 800746e:	ee23 7a01 	vmul.f32	s14, s6, s2
 8007472:	ee62 0aa0 	vmul.f32	s1, s5, s1
 8007476:	3c01      	subs	r4, #1
 8007478:	ee23 5a84 	vmul.f32	s10, s7, s8
 800747c:	f100 0010 	add.w	r0, r0, #16
 8007480:	ee22 0a27 	vmul.f32	s0, s4, s15
 8007484:	f103 0310 	add.w	r3, r3, #16
 8007488:	ee21 6a86 	vmul.f32	s12, s3, s12
 800748c:	ee75 4a07 	vadd.f32	s9, s10, s14
 8007490:	ee61 6aa7 	vmul.f32	s13, s3, s15
 8007494:	ee63 5a04 	vmul.f32	s11, s6, s8
 8007498:	ee34 7aa0 	vadd.f32	s14, s9, s1
 800749c:	ee22 1a81 	vmul.f32	s2, s5, s2
 80074a0:	ee22 4a84 	vmul.f32	s8, s5, s8
 80074a4:	ee37 7a00 	vadd.f32	s14, s14, s0
 80074a8:	ee37 6a06 	vadd.f32	s12, s14, s12
 80074ac:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 80074b0:	ee22 7a06 	vmul.f32	s14, s4, s12
 80074b4:	ed50 7a07 	vldr	s15, [r0, #-28]	@ 0xffffffe4
 80074b8:	ee21 6a86 	vmul.f32	s12, s3, s12
 80074bc:	ee23 5aa7 	vmul.f32	s10, s7, s15
 80074c0:	ee23 0a27 	vmul.f32	s0, s6, s15
 80074c4:	ee62 4aa7 	vmul.f32	s9, s5, s15
 80074c8:	ee35 5a25 	vadd.f32	s10, s10, s11
 80074cc:	ee75 5a01 	vadd.f32	s11, s10, s2
 80074d0:	ee75 5a87 	vadd.f32	s11, s11, s14
 80074d4:	ee75 6aa6 	vadd.f32	s13, s11, s13
 80074d8:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 80074dc:	ee62 7a26 	vmul.f32	s15, s4, s13
 80074e0:	ed50 0a06 	vldr	s1, [r0, #-24]	@ 0xffffffe8
 80074e4:	ee61 5aa6 	vmul.f32	s11, s3, s13
 80074e8:	ee23 5aa0 	vmul.f32	s10, s7, s1
 80074ec:	ee23 7a20 	vmul.f32	s14, s6, s1
 80074f0:	ee35 5a00 	vadd.f32	s10, s10, s0
 80074f4:	ee75 6a04 	vadd.f32	s13, s10, s8
 80074f8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80074fc:	ee36 6a86 	vadd.f32	s12, s13, s12
 8007500:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 8007504:	ee62 7a06 	vmul.f32	s15, s4, s12
 8007508:	ed10 1a05 	vldr	s2, [r0, #-20]	@ 0xffffffec
 800750c:	ee63 6a81 	vmul.f32	s13, s7, s2
 8007510:	ee36 7a87 	vadd.f32	s14, s13, s14
 8007514:	ee37 7a24 	vadd.f32	s14, s14, s9
 8007518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800751c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007520:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8007524:	d1a1      	bne.n	800746a <arm_biquad_cascade_df1_f32+0x56>
 8007526:	4441      	add	r1, r8
 8007528:	4648      	mov	r0, r9
 800752a:	b39a      	cbz	r2, 8007594 <arm_biquad_cascade_df1_f32+0x180>
 800752c:	4613      	mov	r3, r2
 800752e:	e003      	b.n	8007538 <arm_biquad_cascade_df1_f32+0x124>
 8007530:	eef0 7a45 	vmov.f32	s15, s10
 8007534:	eeb0 1a47 	vmov.f32	s2, s14
 8007538:	ecb1 7a01 	vldmia	r1!, {s14}
 800753c:	ee63 4a01 	vmul.f32	s9, s6, s2
 8007540:	ee62 5aa0 	vmul.f32	s11, s5, s1
 8007544:	3b01      	subs	r3, #1
 8007546:	ee23 4a87 	vmul.f32	s8, s7, s14
 800754a:	ee22 5a27 	vmul.f32	s10, s4, s15
 800754e:	ee61 6a86 	vmul.f32	s13, s3, s12
 8007552:	ee74 4a24 	vadd.f32	s9, s8, s9
 8007556:	eef0 0a41 	vmov.f32	s1, s2
 800755a:	eeb0 6a67 	vmov.f32	s12, s15
 800755e:	ee74 4aa5 	vadd.f32	s9, s9, s11
 8007562:	ee34 5a85 	vadd.f32	s10, s9, s10
 8007566:	ee35 5a26 	vadd.f32	s10, s10, s13
 800756a:	eca0 5a01 	vstmia	r0!, {s10}
 800756e:	d1df      	bne.n	8007530 <arm_biquad_cascade_df1_f32+0x11c>
 8007570:	3f01      	subs	r7, #1
 8007572:	ed05 7a04 	vstr	s14, [r5, #-16]
 8007576:	ed05 1a03 	vstr	s2, [r5, #-12]
 800757a:	f106 0614 	add.w	r6, r6, #20
 800757e:	ed05 5a02 	vstr	s10, [r5, #-8]
 8007582:	4671      	mov	r1, lr
 8007584:	ed45 7a01 	vstr	s15, [r5, #-4]
 8007588:	f105 0510 	add.w	r5, r5, #16
 800758c:	f47f af52 	bne.w	8007434 <arm_biquad_cascade_df1_f32+0x20>
 8007590:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007594:	eeb0 5a67 	vmov.f32	s10, s15
 8007598:	eeb0 7a41 	vmov.f32	s14, s2
 800759c:	eef0 7a46 	vmov.f32	s15, s12
 80075a0:	eeb0 1a60 	vmov.f32	s2, s1
 80075a4:	e7e4      	b.n	8007570 <arm_biquad_cascade_df1_f32+0x15c>
 80075a6:	4670      	mov	r0, lr
 80075a8:	e7bf      	b.n	800752a <arm_biquad_cascade_df1_f32+0x116>
 80075aa:	bf00      	nop

080075ac <arm_scale_f32>:
 80075ac:	b470      	push	{r4, r5, r6}
 80075ae:	0896      	lsrs	r6, r2, #2
 80075b0:	d025      	beq.n	80075fe <arm_scale_f32+0x52>
 80075b2:	f100 0410 	add.w	r4, r0, #16
 80075b6:	f101 0310 	add.w	r3, r1, #16
 80075ba:	4635      	mov	r5, r6
 80075bc:	ed14 6a04 	vldr	s12, [r4, #-16]
 80075c0:	3d01      	subs	r5, #1
 80075c2:	ed54 6a03 	vldr	s13, [r4, #-12]
 80075c6:	f103 0310 	add.w	r3, r3, #16
 80075ca:	ed14 7a02 	vldr	s14, [r4, #-8]
 80075ce:	ee26 6a00 	vmul.f32	s12, s12, s0
 80075d2:	ed54 7a01 	vldr	s15, [r4, #-4]
 80075d6:	ee66 6a80 	vmul.f32	s13, s13, s0
 80075da:	ee27 7a00 	vmul.f32	s14, s14, s0
 80075de:	f104 0410 	add.w	r4, r4, #16
 80075e2:	ee67 7a80 	vmul.f32	s15, s15, s0
 80075e6:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 80075ea:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 80075ee:	ed03 7a06 	vstr	s14, [r3, #-24]	@ 0xffffffe8
 80075f2:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 80075f6:	d1e1      	bne.n	80075bc <arm_scale_f32+0x10>
 80075f8:	0136      	lsls	r6, r6, #4
 80075fa:	4430      	add	r0, r6
 80075fc:	4431      	add	r1, r6
 80075fe:	f012 0203 	ands.w	r2, r2, #3
 8007602:	d007      	beq.n	8007614 <arm_scale_f32+0x68>
 8007604:	ecf0 7a01 	vldmia	r0!, {s15}
 8007608:	3a01      	subs	r2, #1
 800760a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800760e:	ece1 7a01 	vstmia	r1!, {s15}
 8007612:	d1f7      	bne.n	8007604 <arm_scale_f32+0x58>
 8007614:	bc70      	pop	{r4, r5, r6}
 8007616:	4770      	bx	lr

08007618 <arm_offset_f32>:
 8007618:	b470      	push	{r4, r5, r6}
 800761a:	0896      	lsrs	r6, r2, #2
 800761c:	d025      	beq.n	800766a <arm_offset_f32+0x52>
 800761e:	f100 0410 	add.w	r4, r0, #16
 8007622:	f101 0310 	add.w	r3, r1, #16
 8007626:	4635      	mov	r5, r6
 8007628:	ed14 6a04 	vldr	s12, [r4, #-16]
 800762c:	3d01      	subs	r5, #1
 800762e:	ed54 6a03 	vldr	s13, [r4, #-12]
 8007632:	f103 0310 	add.w	r3, r3, #16
 8007636:	ed14 7a02 	vldr	s14, [r4, #-8]
 800763a:	ee36 6a00 	vadd.f32	s12, s12, s0
 800763e:	ed54 7a01 	vldr	s15, [r4, #-4]
 8007642:	ee76 6a80 	vadd.f32	s13, s13, s0
 8007646:	ee37 7a00 	vadd.f32	s14, s14, s0
 800764a:	f104 0410 	add.w	r4, r4, #16
 800764e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007652:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 8007656:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 800765a:	ed03 7a06 	vstr	s14, [r3, #-24]	@ 0xffffffe8
 800765e:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8007662:	d1e1      	bne.n	8007628 <arm_offset_f32+0x10>
 8007664:	0136      	lsls	r6, r6, #4
 8007666:	4430      	add	r0, r6
 8007668:	4431      	add	r1, r6
 800766a:	f012 0203 	ands.w	r2, r2, #3
 800766e:	d007      	beq.n	8007680 <arm_offset_f32+0x68>
 8007670:	ecf0 7a01 	vldmia	r0!, {s15}
 8007674:	3a01      	subs	r2, #1
 8007676:	ee77 7a80 	vadd.f32	s15, s15, s0
 800767a:	ece1 7a01 	vstmia	r1!, {s15}
 800767e:	d1f7      	bne.n	8007670 <arm_offset_f32+0x58>
 8007680:	bc70      	pop	{r4, r5, r6}
 8007682:	4770      	bx	lr

08007684 <arm_mult_f32>:
 8007684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007686:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 800768a:	d033      	beq.n	80076f4 <arm_mult_f32+0x70>
 800768c:	f100 0610 	add.w	r6, r0, #16
 8007690:	f101 0510 	add.w	r5, r1, #16
 8007694:	f102 0410 	add.w	r4, r2, #16
 8007698:	4677      	mov	r7, lr
 800769a:	ed16 7a04 	vldr	s14, [r6, #-16]
 800769e:	3f01      	subs	r7, #1
 80076a0:	ed15 6a04 	vldr	s12, [r5, #-16]
 80076a4:	f106 0610 	add.w	r6, r6, #16
 80076a8:	ed56 7a06 	vldr	s15, [r6, #-24]	@ 0xffffffe8
 80076ac:	f105 0510 	add.w	r5, r5, #16
 80076b0:	ee27 6a06 	vmul.f32	s12, s14, s12
 80076b4:	ed55 6a06 	vldr	s13, [r5, #-24]	@ 0xffffffe8
 80076b8:	ed16 7a07 	vldr	s14, [r6, #-28]	@ 0xffffffe4
 80076bc:	f104 0410 	add.w	r4, r4, #16
 80076c0:	ed55 5a07 	vldr	s11, [r5, #-28]	@ 0xffffffe4
 80076c4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80076c8:	ed56 7a05 	vldr	s15, [r6, #-20]	@ 0xffffffec
 80076cc:	ed04 6a08 	vstr	s12, [r4, #-32]	@ 0xffffffe0
 80076d0:	ee27 7a25 	vmul.f32	s14, s14, s11
 80076d4:	ed15 6a05 	vldr	s12, [r5, #-20]	@ 0xffffffec
 80076d8:	ed44 6a06 	vstr	s13, [r4, #-24]	@ 0xffffffe8
 80076dc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80076e0:	ed04 7a07 	vstr	s14, [r4, #-28]	@ 0xffffffe4
 80076e4:	ed44 7a05 	vstr	s15, [r4, #-20]	@ 0xffffffec
 80076e8:	d1d7      	bne.n	800769a <arm_mult_f32+0x16>
 80076ea:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80076ee:	4420      	add	r0, r4
 80076f0:	4421      	add	r1, r4
 80076f2:	4422      	add	r2, r4
 80076f4:	f013 0303 	ands.w	r3, r3, #3
 80076f8:	d009      	beq.n	800770e <arm_mult_f32+0x8a>
 80076fa:	ecf0 7a01 	vldmia	r0!, {s15}
 80076fe:	3b01      	subs	r3, #1
 8007700:	ecb1 7a01 	vldmia	r1!, {s14}
 8007704:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007708:	ece2 7a01 	vstmia	r2!, {s15}
 800770c:	d1f5      	bne.n	80076fa <arm_mult_f32+0x76>
 800770e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007710 <arm_add_f32>:
 8007710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007712:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 8007716:	d033      	beq.n	8007780 <arm_add_f32+0x70>
 8007718:	f100 0610 	add.w	r6, r0, #16
 800771c:	f101 0510 	add.w	r5, r1, #16
 8007720:	f102 0410 	add.w	r4, r2, #16
 8007724:	4677      	mov	r7, lr
 8007726:	ed16 7a03 	vldr	s14, [r6, #-12]
 800772a:	3f01      	subs	r7, #1
 800772c:	ed56 7a02 	vldr	s15, [r6, #-8]
 8007730:	f105 0510 	add.w	r5, r5, #16
 8007734:	ed15 6a07 	vldr	s12, [r5, #-28]	@ 0xffffffe4
 8007738:	f106 0610 	add.w	r6, r6, #16
 800773c:	ed55 6a06 	vldr	s13, [r5, #-24]	@ 0xffffffe8
 8007740:	f104 0410 	add.w	r4, r4, #16
 8007744:	ed15 5a05 	vldr	s10, [r5, #-20]	@ 0xffffffec
 8007748:	ee37 6a06 	vadd.f32	s12, s14, s12
 800774c:	ed55 5a08 	vldr	s11, [r5, #-32]	@ 0xffffffe0
 8007750:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8007754:	ed16 7a05 	vldr	s14, [r6, #-20]	@ 0xffffffec
 8007758:	ed56 7a08 	vldr	s15, [r6, #-32]	@ 0xffffffe0
 800775c:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007760:	ed04 6a07 	vstr	s12, [r4, #-28]	@ 0xffffffe4
 8007764:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007768:	ed44 6a06 	vstr	s13, [r4, #-24]	@ 0xffffffe8
 800776c:	ed04 7a05 	vstr	s14, [r4, #-20]	@ 0xffffffec
 8007770:	ed44 7a08 	vstr	s15, [r4, #-32]	@ 0xffffffe0
 8007774:	d1d7      	bne.n	8007726 <arm_add_f32+0x16>
 8007776:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800777a:	4420      	add	r0, r4
 800777c:	4421      	add	r1, r4
 800777e:	4422      	add	r2, r4
 8007780:	f013 0303 	ands.w	r3, r3, #3
 8007784:	d009      	beq.n	800779a <arm_add_f32+0x8a>
 8007786:	ecf0 7a01 	vldmia	r0!, {s15}
 800778a:	3b01      	subs	r3, #1
 800778c:	ecb1 7a01 	vldmia	r1!, {s14}
 8007790:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007794:	ece2 7a01 	vstmia	r2!, {s15}
 8007798:	d1f5      	bne.n	8007786 <arm_add_f32+0x76>
 800779a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800779c <arm_radix8_butterfly_f32>:
 800779c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a0:	469e      	mov	lr, r3
 80077a2:	1d03      	adds	r3, r0, #4
 80077a4:	4683      	mov	fp, r0
 80077a6:	468a      	mov	sl, r1
 80077a8:	4688      	mov	r8, r1
 80077aa:	469c      	mov	ip, r3
 80077ac:	ed2d 8b10 	vpush	{d8-d15}
 80077b0:	ed9f 9ac4 	vldr	s18, [pc, #784]	@ 8007ac4 <arm_radix8_butterfly_f32+0x328>
 80077b4:	b09f      	sub	sp, #124	@ 0x7c
 80077b6:	921c      	str	r2, [sp, #112]	@ 0x70
 80077b8:	931d      	str	r3, [sp, #116]	@ 0x74
 80077ba:	ea4f 03d8 	mov.w	r3, r8, lsr #3
 80077be:	f04f 0900 	mov.w	r9, #0
 80077c2:	461a      	mov	r2, r3
 80077c4:	930e      	str	r3, [sp, #56]	@ 0x38
 80077c6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80077ca:	0051      	lsls	r1, r2, #1
 80077cc:	4608      	mov	r0, r1
 80077ce:	9103      	str	r1, [sp, #12]
 80077d0:	00d1      	lsls	r1, r2, #3
 80077d2:	1885      	adds	r5, r0, r2
 80077d4:	0110      	lsls	r0, r2, #4
 80077d6:	eb0b 0601 	add.w	r6, fp, r1
 80077da:	9101      	str	r1, [sp, #4]
 80077dc:	18ac      	adds	r4, r5, r2
 80077de:	9002      	str	r0, [sp, #8]
 80077e0:	1877      	adds	r7, r6, r1
 80077e2:	4611      	mov	r1, r2
 80077e4:	4422      	add	r2, r4
 80077e6:	eb0b 05c5 	add.w	r5, fp, r5, lsl #3
 80077ea:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 80077ee:	1850      	adds	r0, r2, r1
 80077f0:	eb0b 02c2 	add.w	r2, fp, r2, lsl #3
 80077f4:	4401      	add	r1, r0
 80077f6:	3204      	adds	r2, #4
 80077f8:	eb0b 00c0 	add.w	r0, fp, r0, lsl #3
 80077fc:	eb0b 01c1 	add.w	r1, fp, r1, lsl #3
 8007800:	3104      	adds	r1, #4
 8007802:	ed1c 7a01 	vldr	s14, [ip, #-4]
 8007806:	44c1      	add	r9, r8
 8007808:	edd4 6a00 	vldr	s13, [r4]
 800780c:	ed97 6a00 	vldr	s12, [r7]
 8007810:	45ca      	cmp	sl, r9
 8007812:	edd0 7a00 	vldr	s15, [r0]
 8007816:	ee37 5a66 	vsub.f32	s10, s14, s13
 800781a:	edd6 5a00 	vldr	s11, [r6]
 800781e:	ee37 2a26 	vadd.f32	s4, s14, s13
 8007822:	ee76 2a67 	vsub.f32	s5, s12, s15
 8007826:	edd5 6a00 	vldr	s13, [r5]
 800782a:	ed12 7a01 	vldr	s14, [r2, #-4]
 800782e:	ee76 4a27 	vadd.f32	s9, s12, s15
 8007832:	ed11 6a01 	vldr	s12, [r1, #-4]
 8007836:	ee75 1a87 	vadd.f32	s3, s11, s14
 800783a:	ee36 4a86 	vadd.f32	s8, s13, s12
 800783e:	ee72 7a24 	vadd.f32	s15, s4, s9
 8007842:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8007846:	ee76 5ac6 	vsub.f32	s11, s13, s12
 800784a:	ee31 6a84 	vadd.f32	s12, s3, s8
 800784e:	ee32 2a64 	vsub.f32	s4, s4, s9
 8007852:	ee77 6a65 	vsub.f32	s13, s14, s11
 8007856:	ee77 4a86 	vadd.f32	s9, s15, s12
 800785a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800785e:	ee37 7a25 	vadd.f32	s14, s14, s11
 8007862:	ed4c 4a01 	vstr	s9, [ip, #-4]
 8007866:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800786a:	edc4 7a00 	vstr	s15, [r4]
 800786e:	ee66 6a89 	vmul.f32	s13, s13, s18
 8007872:	edd6 5a01 	vldr	s11, [r6, #4]
 8007876:	ee27 6a09 	vmul.f32	s12, s14, s18
 800787a:	edd5 3a01 	vldr	s7, [r5, #4]
 800787e:	ed92 4a00 	vldr	s8, [r2]
 8007882:	ee35 1a26 	vadd.f32	s2, s10, s13
 8007886:	edd1 4a00 	vldr	s9, [r1]
 800788a:	ee75 6a66 	vsub.f32	s13, s10, s13
 800788e:	ee35 3ac4 	vsub.f32	s6, s11, s8
 8007892:	ed94 0a01 	vldr	s0, [r4, #4]
 8007896:	ee73 7ae4 	vsub.f32	s15, s7, s9
 800789a:	ed9c 7a00 	vldr	s14, [ip]
 800789e:	edd0 0a01 	vldr	s1, [r0, #4]
 80078a2:	ee35 4a84 	vadd.f32	s8, s11, s8
 80078a6:	ed97 5a01 	vldr	s10, [r7, #4]
 80078aa:	ee73 4aa4 	vadd.f32	s9, s7, s9
 80078ae:	ee73 5a27 	vadd.f32	s11, s6, s15
 80078b2:	ee77 3a00 	vadd.f32	s7, s14, s0
 80078b6:	ee33 3a67 	vsub.f32	s6, s6, s15
 80078ba:	ee37 7a40 	vsub.f32	s14, s14, s0
 80078be:	ee35 0a20 	vadd.f32	s0, s10, s1
 80078c2:	ee63 7a09 	vmul.f32	s15, s6, s18
 80078c6:	ee35 5a60 	vsub.f32	s10, s10, s1
 80078ca:	ee33 3a80 	vadd.f32	s6, s7, s0
 80078ce:	ee74 0a24 	vadd.f32	s1, s8, s9
 80078d2:	ee65 5a89 	vmul.f32	s11, s11, s18
 80078d6:	ee74 4a64 	vsub.f32	s9, s8, s9
 80078da:	ee33 4ac0 	vsub.f32	s8, s7, s0
 80078de:	ee75 3a25 	vadd.f32	s7, s10, s11
 80078e2:	ee75 5a65 	vsub.f32	s11, s10, s11
 80078e6:	ee37 5a27 	vadd.f32	s10, s14, s15
 80078ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078ee:	ee32 7a86 	vadd.f32	s14, s5, s12
 80078f2:	ee32 6ac6 	vsub.f32	s12, s5, s12
 80078f6:	ee73 2a20 	vadd.f32	s5, s6, s1
 80078fa:	ee33 3a60 	vsub.f32	s6, s6, s1
 80078fe:	ee72 0a24 	vadd.f32	s1, s4, s9
 8007902:	edcc 2a00 	vstr	s5, [ip]
 8007906:	ee72 4a64 	vsub.f32	s9, s4, s9
 800790a:	ed84 3a01 	vstr	s6, [r4, #4]
 800790e:	ee74 2a61 	vsub.f32	s5, s8, s3
 8007912:	ee31 3a23 	vadd.f32	s6, s2, s7
 8007916:	edc7 0a00 	vstr	s1, [r7]
 800791a:	ee31 1a63 	vsub.f32	s2, s2, s7
 800791e:	edc0 4a00 	vstr	s9, [r0]
 8007922:	ee76 3aa5 	vadd.f32	s7, s13, s11
 8007926:	edc7 2a01 	vstr	s5, [r7, #4]
 800792a:	ee76 6ae5 	vsub.f32	s13, s13, s11
 800792e:	441c      	add	r4, r3
 8007930:	ee75 5a47 	vsub.f32	s11, s10, s14
 8007934:	449c      	add	ip, r3
 8007936:	ee35 5a07 	vadd.f32	s10, s10, s14
 800793a:	441f      	add	r7, r3
 800793c:	ee37 7ac6 	vsub.f32	s14, s15, s12
 8007940:	ee34 4a21 	vadd.f32	s8, s8, s3
 8007944:	ee77 7a86 	vadd.f32	s15, s15, s12
 8007948:	ed80 4a01 	vstr	s8, [r0, #4]
 800794c:	4418      	add	r0, r3
 800794e:	ed86 3a00 	vstr	s6, [r6]
 8007952:	ed01 1a01 	vstr	s2, [r1, #-4]
 8007956:	ed42 3a01 	vstr	s7, [r2, #-4]
 800795a:	edc5 6a00 	vstr	s13, [r5]
 800795e:	edc6 5a01 	vstr	s11, [r6, #4]
 8007962:	441e      	add	r6, r3
 8007964:	ed81 5a00 	vstr	s10, [r1]
 8007968:	4419      	add	r1, r3
 800796a:	ed82 7a00 	vstr	s14, [r2]
 800796e:	441a      	add	r2, r3
 8007970:	edc5 7a01 	vstr	s15, [r5, #4]
 8007974:	441d      	add	r5, r3
 8007976:	f63f af44 	bhi.w	8007802 <arm_radix8_butterfly_f32+0x66>
 800797a:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 800797c:	2f07      	cmp	r7, #7
 800797e:	f240 81e8 	bls.w	8007d52 <arm_radix8_butterfly_f32+0x5b6>
 8007982:	9903      	ldr	r1, [sp, #12]
 8007984:	eb0e 054e 	add.w	r5, lr, lr, lsl #1
 8007988:	9e01      	ldr	r6, [sp, #4]
 800798a:	eb07 0087 	add.w	r0, r7, r7, lsl #2
 800798e:	19ca      	adds	r2, r1, r7
 8007990:	1c4c      	adds	r4, r1, #1
 8007992:	eb05 010e 	add.w	r1, r5, lr
 8007996:	00ed      	lsls	r5, r5, #3
 8007998:	eb04 0487 	add.w	r4, r4, r7, lsl #2
 800799c:	3608      	adds	r6, #8
 800799e:	950f      	str	r5, [sp, #60]	@ 0x3c
 80079a0:	eb01 050e 	add.w	r5, r1, lr
 80079a4:	00c9      	lsls	r1, r1, #3
 80079a6:	443c      	add	r4, r7
 80079a8:	9618      	str	r6, [sp, #96]	@ 0x60
 80079aa:	00ee      	lsls	r6, r5, #3
 80079ac:	460f      	mov	r7, r1
 80079ae:	9114      	str	r1, [sp, #80]	@ 0x50
 80079b0:	9902      	ldr	r1, [sp, #8]
 80079b2:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 80079b6:	9611      	str	r6, [sp, #68]	@ 0x44
 80079b8:	00c0      	lsls	r0, r0, #3
 80079ba:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80079bc:	3108      	adds	r1, #8
 80079be:	3404      	adds	r4, #4
 80079c0:	f04f 0901 	mov.w	r9, #1
 80079c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80079c6:	eb05 010e 	add.w	r1, r5, lr
 80079ca:	4635      	mov	r5, r6
 80079cc:	940b      	str	r4, [sp, #44]	@ 0x2c
 80079ce:	9301      	str	r3, [sp, #4]
 80079d0:	443d      	add	r5, r7
 80079d2:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80079d4:	9507      	str	r5, [sp, #28]
 80079d6:	eb01 050e 	add.w	r5, r1, lr
 80079da:	00c9      	lsls	r1, r1, #3
 80079dc:	19f7      	adds	r7, r6, r7
 80079de:	00ed      	lsls	r5, r5, #3
 80079e0:	9110      	str	r1, [sp, #64]	@ 0x40
 80079e2:	00d1      	lsls	r1, r2, #3
 80079e4:	970a      	str	r7, [sp, #40]	@ 0x28
 80079e6:	462f      	mov	r7, r5
 80079e8:	9515      	str	r5, [sp, #84]	@ 0x54
 80079ea:	0112      	lsls	r2, r2, #4
 80079ec:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 80079ee:	19f4      	adds	r4, r6, r7
 80079f0:	320c      	adds	r2, #12
 80079f2:	3108      	adds	r1, #8
 80079f4:	1975      	adds	r5, r6, r5
 80079f6:	9408      	str	r4, [sp, #32]
 80079f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80079fa:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 80079fe:	9509      	str	r5, [sp, #36]	@ 0x24
 8007a00:	f100 020c 	add.w	r2, r0, #12
 8007a04:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007a06:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8007a08:	1975      	adds	r5, r6, r5
 8007a0a:	9216      	str	r2, [sp, #88]	@ 0x58
 8007a0c:	1932      	adds	r2, r6, r4
 8007a0e:	911b      	str	r1, [sp, #108]	@ 0x6c
 8007a10:	9505      	str	r5, [sp, #20]
 8007a12:	ea4f 150e 	mov.w	r5, lr, lsl #4
 8007a16:	0179      	lsls	r1, r7, #5
 8007a18:	9204      	str	r2, [sp, #16]
 8007a1a:	1972      	adds	r2, r6, r5
 8007a1c:	9412      	str	r4, [sp, #72]	@ 0x48
 8007a1e:	9513      	str	r5, [sp, #76]	@ 0x4c
 8007a20:	9206      	str	r2, [sp, #24]
 8007a22:	f101 0208 	add.w	r2, r1, #8
 8007a26:	921a      	str	r2, [sp, #104]	@ 0x68
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f102 0108 	add.w	r1, r2, #8
 8007a2e:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007a30:	46cc      	mov	ip, r9
 8007a32:	460f      	mov	r7, r1
 8007a34:	910c      	str	r1, [sp, #48]	@ 0x30
 8007a36:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a38:	eb0b 0e07 	add.w	lr, fp, r7
 8007a3c:	9f04      	ldr	r7, [sp, #16]
 8007a3e:	188e      	adds	r6, r1, r2
 8007a40:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8007a42:	edd7 fa00 	vldr	s31, [r7]
 8007a46:	9f06      	ldr	r7, [sp, #24]
 8007a48:	188d      	adds	r5, r1, r2
 8007a4a:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8007a4c:	445e      	add	r6, fp
 8007a4e:	ed97 fa00 	vldr	s30, [r7]
 8007a52:	445d      	add	r5, fp
 8007a54:	9f05      	ldr	r7, [sp, #20]
 8007a56:	188c      	adds	r4, r1, r2
 8007a58:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8007a5a:	edd7 ea00 	vldr	s29, [r7]
 8007a5e:	445c      	add	r4, fp
 8007a60:	9f07      	ldr	r7, [sp, #28]
 8007a62:	1888      	adds	r0, r1, r2
 8007a64:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8007a66:	ed97 ea00 	vldr	s28, [r7]
 8007a6a:	4458      	add	r0, fp
 8007a6c:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007a6e:	4411      	add	r1, r2
 8007a70:	441a      	add	r2, r3
 8007a72:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a74:	edd7 da00 	vldr	s27, [r7]
 8007a78:	4459      	add	r1, fp
 8007a7a:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8007a7c:	445a      	add	r2, fp
 8007a7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007a80:	ed97 da00 	vldr	s26, [r7]
 8007a84:	9f08      	ldr	r7, [sp, #32]
 8007a86:	edd7 ca00 	vldr	s25, [r7]
 8007a8a:	9f04      	ldr	r7, [sp, #16]
 8007a8c:	ed97 ca01 	vldr	s24, [r7, #4]
 8007a90:	9f06      	ldr	r7, [sp, #24]
 8007a92:	edd7 ba01 	vldr	s23, [r7, #4]
 8007a96:	9f05      	ldr	r7, [sp, #20]
 8007a98:	ed97 ba01 	vldr	s22, [r7, #4]
 8007a9c:	9f07      	ldr	r7, [sp, #28]
 8007a9e:	edd7 aa01 	vldr	s21, [r7, #4]
 8007aa2:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007aa4:	ed97 aa01 	vldr	s20, [r7, #4]
 8007aa8:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8007aaa:	9b01      	ldr	r3, [sp, #4]
 8007aac:	edd7 7a01 	vldr	s15, [r7, #4]
 8007ab0:	9f08      	ldr	r7, [sp, #32]
 8007ab2:	edcd 7a02 	vstr	s15, [sp, #8]
 8007ab6:	edd7 7a01 	vldr	s15, [r7, #4]
 8007aba:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8007abc:	edcd 7a03 	vstr	s15, [sp, #12]
 8007ac0:	e002      	b.n	8007ac8 <arm_radix8_butterfly_f32+0x32c>
 8007ac2:	bf00      	nop
 8007ac4:	3f3504f3 	.word	0x3f3504f3
 8007ac8:	ed90 2a00 	vldr	s4, [r0]
 8007acc:	44c4      	add	ip, r8
 8007ace:	ed96 7a00 	vldr	s14, [r6]
 8007ad2:	ed94 8a00 	vldr	s16, [r4]
 8007ad6:	45e2      	cmp	sl, ip
 8007ad8:	ed52 7a01 	vldr	s15, [r2, #-4]
 8007adc:	ed95 5a00 	vldr	s10, [r5]
 8007ae0:	ed51 5a01 	vldr	s11, [r1, #-4]
 8007ae4:	ee38 6a27 	vadd.f32	s12, s16, s15
 8007ae8:	ed9e 1a00 	vldr	s2, [lr]
 8007aec:	ee78 2a67 	vsub.f32	s5, s16, s15
 8007af0:	ed17 4a01 	vldr	s8, [r7, #-4]
 8007af4:	ee75 3a25 	vadd.f32	s7, s10, s11
 8007af8:	ee31 3a07 	vadd.f32	s6, s2, s14
 8007afc:	edde 4a01 	vldr	s9, [lr, #4]
 8007b00:	ee72 6a04 	vadd.f32	s13, s4, s8
 8007b04:	ee75 5a65 	vsub.f32	s11, s10, s11
 8007b08:	ee73 1a06 	vadd.f32	s3, s6, s12
 8007b0c:	ee33 5aa6 	vadd.f32	s10, s7, s13
 8007b10:	ee32 4a44 	vsub.f32	s8, s4, s8
 8007b14:	ee31 1a47 	vsub.f32	s2, s2, s14
 8007b18:	ee31 7a85 	vadd.f32	s14, s3, s10
 8007b1c:	ee75 7a84 	vadd.f32	s15, s11, s8
 8007b20:	ee33 3a46 	vsub.f32	s6, s6, s12
 8007b24:	ed8e 7a00 	vstr	s14, [lr]
 8007b28:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8007b2c:	ee67 7a89 	vmul.f32	s15, s15, s18
 8007b30:	ed90 2a01 	vldr	s4, [r0, #4]
 8007b34:	ed95 7a01 	vldr	s14, [r5, #4]
 8007b38:	ee35 4ac4 	vsub.f32	s8, s11, s8
 8007b3c:	ed91 6a00 	vldr	s12, [r1]
 8007b40:	ee31 5ac5 	vsub.f32	s10, s3, s10
 8007b44:	edd7 8a00 	vldr	s17, [r7]
 8007b48:	ee32 8ae7 	vsub.f32	s16, s5, s15
 8007b4c:	ee72 5aa7 	vadd.f32	s11, s5, s15
 8007b50:	edd2 0a00 	vldr	s1, [r2]
 8007b54:	ee72 6a68 	vsub.f32	s13, s4, s17
 8007b58:	edd6 7a01 	vldr	s15, [r6, #4]
 8007b5c:	ee77 2a46 	vsub.f32	s5, s14, s12
 8007b60:	ee37 0a06 	vadd.f32	s0, s14, s12
 8007b64:	ed94 7a01 	vldr	s14, [r4, #4]
 8007b68:	ee32 6a28 	vadd.f32	s12, s4, s17
 8007b6c:	ee72 9ae6 	vsub.f32	s19, s5, s13
 8007b70:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8007b74:	ee72 2aa6 	vadd.f32	s5, s5, s13
 8007b78:	ee77 6a20 	vadd.f32	s13, s14, s1
 8007b7c:	ee74 4ae7 	vsub.f32	s9, s9, s15
 8007b80:	ee37 7a60 	vsub.f32	s14, s14, s1
 8007b84:	ee24 4a09 	vmul.f32	s8, s8, s18
 8007b88:	ee70 0a06 	vadd.f32	s1, s0, s12
 8007b8c:	ee69 7a89 	vmul.f32	s15, s19, s18
 8007b90:	ee62 2a89 	vmul.f32	s5, s5, s18
 8007b94:	ee30 6a46 	vsub.f32	s12, s0, s12
 8007b98:	ee32 0a26 	vadd.f32	s0, s4, s13
 8007b9c:	ee72 6a66 	vsub.f32	s13, s4, s13
 8007ba0:	ee77 8a62 	vsub.f32	s17, s14, s5
 8007ba4:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8007ba8:	ee74 7ae7 	vsub.f32	s15, s9, s15
 8007bac:	ee77 4a22 	vadd.f32	s9, s14, s5
 8007bb0:	ee71 2a04 	vadd.f32	s5, s2, s8
 8007bb4:	ee31 7a44 	vsub.f32	s14, s2, s8
 8007bb8:	ee30 1a60 	vsub.f32	s2, s0, s1
 8007bbc:	ee73 1a06 	vadd.f32	s3, s6, s12
 8007bc0:	ee33 6a46 	vsub.f32	s12, s6, s12
 8007bc4:	ee36 3ae3 	vsub.f32	s6, s13, s7
 8007bc8:	ee37 4ac8 	vsub.f32	s8, s15, s16
 8007bcc:	ee76 6aa3 	vadd.f32	s13, s13, s7
 8007bd0:	ee77 7a88 	vadd.f32	s15, s15, s16
 8007bd4:	ee72 3a65 	vsub.f32	s7, s4, s11
 8007bd8:	ee2a 8a81 	vmul.f32	s16, s21, s2
 8007bdc:	ee72 5a25 	vadd.f32	s11, s4, s11
 8007be0:	ee2e 1a01 	vmul.f32	s2, s28, s2
 8007be4:	ee32 2aa4 	vadd.f32	s4, s5, s9
 8007be8:	ee72 4ae4 	vsub.f32	s9, s5, s9
 8007bec:	ee77 2a28 	vadd.f32	s5, s14, s17
 8007bf0:	ee37 7a68 	vsub.f32	s14, s14, s17
 8007bf4:	ee6e 8a05 	vmul.f32	s17, s28, s10
 8007bf8:	ee2a 5a85 	vmul.f32	s10, s21, s10
 8007bfc:	ee6f 9a21 	vmul.f32	s19, s30, s3
 8007c00:	ee70 0a20 	vadd.f32	s1, s0, s1
 8007c04:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 8007c08:	ee2b 0a83 	vmul.f32	s0, s23, s6
 8007c0c:	ee2f 3a03 	vmul.f32	s6, s30, s6
 8007c10:	edce 0a01 	vstr	s1, [lr, #4]
 8007c14:	ee38 8a88 	vadd.f32	s16, s17, s16
 8007c18:	449e      	add	lr, r3
 8007c1a:	ee6c 8a23 	vmul.f32	s17, s24, s7
 8007c1e:	ee31 5a45 	vsub.f32	s10, s2, s10
 8007c22:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 8007c26:	ed86 8a00 	vstr	s16, [r6]
 8007c2a:	ee39 0a80 	vadd.f32	s0, s19, s0
 8007c2e:	ee33 3a61 	vsub.f32	s6, s6, s3
 8007c32:	ed86 5a01 	vstr	s10, [r6, #4]
 8007c36:	ee6f 0a82 	vmul.f32	s1, s31, s4
 8007c3a:	edcd 3a01 	vstr	s7, [sp, #4]
 8007c3e:	ed9d 5a03 	vldr	s10, [sp, #12]
 8007c42:	ee2d 8a06 	vmul.f32	s16, s26, s12
 8007c46:	eddd 3a02 	vldr	s7, [sp, #8]
 8007c4a:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 8007c4e:	ed84 0a00 	vstr	s0, [r4]
 8007c52:	ee65 4a24 	vmul.f32	s9, s10, s9
 8007c56:	ed84 3a01 	vstr	s6, [r4, #4]
 8007c5a:	ee23 1aa6 	vmul.f32	s2, s7, s13
 8007c5e:	ee23 6a86 	vmul.f32	s12, s7, s12
 8007c62:	eddd 3a01 	vldr	s7, [sp, #4]
 8007c66:	ee25 5a25 	vmul.f32	s10, s10, s11
 8007c6a:	441e      	add	r6, r3
 8007c6c:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 8007c70:	441c      	add	r4, r3
 8007c72:	ee6a 1a04 	vmul.f32	s3, s20, s8
 8007c76:	ee70 0aa8 	vadd.f32	s1, s1, s17
 8007c7a:	ee2e 3a87 	vmul.f32	s6, s29, s14
 8007c7e:	ee6b 8a27 	vmul.f32	s17, s22, s15
 8007c82:	ee2c 2a02 	vmul.f32	s4, s24, s4
 8007c86:	ee6d 6a26 	vmul.f32	s13, s26, s13
 8007c8a:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 8007c8e:	ee6a 2a22 	vmul.f32	s5, s20, s5
 8007c92:	ee2d 4a84 	vmul.f32	s8, s27, s8
 8007c96:	ee2b 7a07 	vmul.f32	s14, s22, s14
 8007c9a:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 8007c9e:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8007ca2:	ee38 8a01 	vadd.f32	s16, s16, s2
 8007ca6:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8007caa:	ee39 5a85 	vadd.f32	s10, s19, s10
 8007cae:	ee75 4ae4 	vsub.f32	s9, s11, s9
 8007cb2:	ed02 8a01 	vstr	s16, [r2, #-4]
 8007cb6:	ee30 0a21 	vadd.f32	s0, s0, s3
 8007cba:	ed82 6a00 	vstr	s12, [r2]
 8007cbe:	ee74 2a62 	vsub.f32	s5, s8, s5
 8007cc2:	edc5 0a00 	vstr	s1, [r5]
 8007cc6:	ee33 3a28 	vadd.f32	s6, s6, s17
 8007cca:	edc5 3a01 	vstr	s7, [r5, #4]
 8007cce:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8007cd2:	ed07 5a01 	vstr	s10, [r7, #-4]
 8007cd6:	edc7 4a00 	vstr	s9, [r7]
 8007cda:	441d      	add	r5, r3
 8007cdc:	ed01 0a01 	vstr	s0, [r1, #-4]
 8007ce0:	441a      	add	r2, r3
 8007ce2:	edc1 2a00 	vstr	s5, [r1]
 8007ce6:	441f      	add	r7, r3
 8007ce8:	ed80 3a00 	vstr	s6, [r0]
 8007cec:	4419      	add	r1, r3
 8007cee:	ed80 7a01 	vstr	s14, [r0, #4]
 8007cf2:	4418      	add	r0, r3
 8007cf4:	f63f aee8 	bhi.w	8007ac8 <arm_radix8_butterfly_f32+0x32c>
 8007cf8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007cfa:	f109 0901 	add.w	r9, r9, #1
 8007cfe:	9301      	str	r3, [sp, #4]
 8007d00:	9b04      	ldr	r3, [sp, #16]
 8007d02:	4413      	add	r3, r2
 8007d04:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007d06:	9304      	str	r3, [sp, #16]
 8007d08:	9b06      	ldr	r3, [sp, #24]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007d0e:	9306      	str	r3, [sp, #24]
 8007d10:	9b05      	ldr	r3, [sp, #20]
 8007d12:	4413      	add	r3, r2
 8007d14:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007d16:	9305      	str	r3, [sp, #20]
 8007d18:	9b07      	ldr	r3, [sp, #28]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007d1e:	9307      	str	r3, [sp, #28]
 8007d20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d22:	4413      	add	r3, r2
 8007d24:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007d26:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d2a:	4413      	add	r3, r2
 8007d2c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007d2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d30:	9b08      	ldr	r3, [sp, #32]
 8007d32:	4413      	add	r3, r2
 8007d34:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007d36:	9308      	str	r3, [sp, #32]
 8007d38:	3208      	adds	r2, #8
 8007d3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d3c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007d3e:	4599      	cmp	r9, r3
 8007d40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007d42:	f47f ae72 	bne.w	8007a2a <arm_radix8_butterfly_f32+0x28e>
 8007d46:	f8bd e048 	ldrh.w	lr, [sp, #72]	@ 0x48
 8007d4a:	46c8      	mov	r8, r9
 8007d4c:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 8007d50:	e533      	b.n	80077ba <arm_radix8_butterfly_f32+0x1e>
 8007d52:	b01f      	add	sp, #124	@ 0x7c
 8007d54:	ecbd 8b10 	vpop	{d8-d15}
 8007d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007d5c <memset>:
 8007d5c:	4402      	add	r2, r0
 8007d5e:	4603      	mov	r3, r0
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d100      	bne.n	8007d66 <memset+0xa>
 8007d64:	4770      	bx	lr
 8007d66:	f803 1b01 	strb.w	r1, [r3], #1
 8007d6a:	e7f9      	b.n	8007d60 <memset+0x4>

08007d6c <__errno>:
 8007d6c:	4b01      	ldr	r3, [pc, #4]	@ (8007d74 <__errno+0x8>)
 8007d6e:	6818      	ldr	r0, [r3, #0]
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop
 8007d74:	24000010 	.word	0x24000010

08007d78 <__libc_init_array>:
 8007d78:	b570      	push	{r4, r5, r6, lr}
 8007d7a:	4d0d      	ldr	r5, [pc, #52]	@ (8007db0 <__libc_init_array+0x38>)
 8007d7c:	4c0d      	ldr	r4, [pc, #52]	@ (8007db4 <__libc_init_array+0x3c>)
 8007d7e:	1b64      	subs	r4, r4, r5
 8007d80:	10a4      	asrs	r4, r4, #2
 8007d82:	2600      	movs	r6, #0
 8007d84:	42a6      	cmp	r6, r4
 8007d86:	d109      	bne.n	8007d9c <__libc_init_array+0x24>
 8007d88:	4d0b      	ldr	r5, [pc, #44]	@ (8007db8 <__libc_init_array+0x40>)
 8007d8a:	4c0c      	ldr	r4, [pc, #48]	@ (8007dbc <__libc_init_array+0x44>)
 8007d8c:	f000 f9d2 	bl	8008134 <_init>
 8007d90:	1b64      	subs	r4, r4, r5
 8007d92:	10a4      	asrs	r4, r4, #2
 8007d94:	2600      	movs	r6, #0
 8007d96:	42a6      	cmp	r6, r4
 8007d98:	d105      	bne.n	8007da6 <__libc_init_array+0x2e>
 8007d9a:	bd70      	pop	{r4, r5, r6, pc}
 8007d9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007da0:	4798      	blx	r3
 8007da2:	3601      	adds	r6, #1
 8007da4:	e7ee      	b.n	8007d84 <__libc_init_array+0xc>
 8007da6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007daa:	4798      	blx	r3
 8007dac:	3601      	adds	r6, #1
 8007dae:	e7f2      	b.n	8007d96 <__libc_init_array+0x1e>
 8007db0:	0807f6c4 	.word	0x0807f6c4
 8007db4:	0807f6c4 	.word	0x0807f6c4
 8007db8:	0807f6c4 	.word	0x0807f6c4
 8007dbc:	0807f6c8 	.word	0x0807f6c8

08007dc0 <tanhf>:
 8007dc0:	b538      	push	{r3, r4, r5, lr}
 8007dc2:	ee10 5a10 	vmov	r5, s0
 8007dc6:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007dca:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007dce:	ed2d 8b02 	vpush	{d8}
 8007dd2:	eef0 7a40 	vmov.f32	s15, s0
 8007dd6:	d30f      	bcc.n	8007df8 <tanhf+0x38>
 8007dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8007e84 <tanhf+0xc4>)
 8007dda:	edd3 6a00 	vldr	s13, [r3]
 8007dde:	ed93 7a00 	vldr	s14, [r3]
 8007de2:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 8007de6:	2d00      	cmp	r5, #0
 8007de8:	bfac      	ite	ge
 8007dea:	ee30 0a07 	vaddge.f32	s0, s0, s14
 8007dee:	ee30 0a47 	vsublt.f32	s0, s0, s14
 8007df2:	ecbd 8b02 	vpop	{d8}
 8007df6:	bd38      	pop	{r3, r4, r5, pc}
 8007df8:	4a23      	ldr	r2, [pc, #140]	@ (8007e88 <tanhf+0xc8>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d839      	bhi.n	8007e72 <tanhf+0xb2>
 8007dfe:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 8007e02:	d207      	bcs.n	8007e14 <tanhf+0x54>
 8007e04:	4b1f      	ldr	r3, [pc, #124]	@ (8007e84 <tanhf+0xc4>)
 8007e06:	ed93 0a00 	vldr	s0, [r3]
 8007e0a:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007e0e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007e12:	e7ee      	b.n	8007df2 <tanhf+0x32>
 8007e14:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8007e18:	4c1c      	ldr	r4, [pc, #112]	@ (8007e8c <tanhf+0xcc>)
 8007e1a:	d319      	bcc.n	8007e50 <tanhf+0x90>
 8007e1c:	f000 f982 	bl	8008124 <fabsf>
 8007e20:	edd4 7a00 	vldr	s15, [r4]
 8007e24:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007e28:	f000 f834 	bl	8007e94 <expm1f>
 8007e2c:	4b15      	ldr	r3, [pc, #84]	@ (8007e84 <tanhf+0xc4>)
 8007e2e:	edd3 7a00 	vldr	s15, [r3]
 8007e32:	ed94 6a00 	vldr	s12, [r4]
 8007e36:	ed94 7a00 	vldr	s14, [r4]
 8007e3a:	ee37 7a00 	vadd.f32	s14, s14, s0
 8007e3e:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8007e42:	ee37 0ae6 	vsub.f32	s0, s15, s13
 8007e46:	2d00      	cmp	r5, #0
 8007e48:	bfb8      	it	lt
 8007e4a:	eeb1 0a40 	vneglt.f32	s0, s0
 8007e4e:	e7d0      	b.n	8007df2 <tanhf+0x32>
 8007e50:	ed94 8a00 	vldr	s16, [r4]
 8007e54:	f000 f966 	bl	8008124 <fabsf>
 8007e58:	ee28 0a40 	vnmul.f32	s0, s16, s0
 8007e5c:	f000 f81a 	bl	8007e94 <expm1f>
 8007e60:	edd4 7a00 	vldr	s15, [r4]
 8007e64:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007e68:	eeb1 7a40 	vneg.f32	s14, s0
 8007e6c:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8007e70:	e7e9      	b.n	8007e46 <tanhf+0x86>
 8007e72:	4b04      	ldr	r3, [pc, #16]	@ (8007e84 <tanhf+0xc4>)
 8007e74:	ed93 0a00 	vldr	s0, [r3]
 8007e78:	4b05      	ldr	r3, [pc, #20]	@ (8007e90 <tanhf+0xd0>)
 8007e7a:	edd3 7a00 	vldr	s15, [r3]
 8007e7e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007e82:	e7e0      	b.n	8007e46 <tanhf+0x86>
 8007e84:	0807f6c0 	.word	0x0807f6c0
 8007e88:	41afffff 	.word	0x41afffff
 8007e8c:	0807f6bc 	.word	0x0807f6bc
 8007e90:	0807f6b8 	.word	0x0807f6b8

08007e94 <expm1f>:
 8007e94:	ee10 3a10 	vmov	r3, s0
 8007e98:	4a83      	ldr	r2, [pc, #524]	@ (80080a8 <expm1f+0x214>)
 8007e9a:	f003 4000 	and.w	r0, r3, #2147483648	@ 0x80000000
 8007e9e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d91e      	bls.n	8007ee4 <expm1f+0x50>
 8007ea6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007eaa:	d902      	bls.n	8007eb2 <expm1f+0x1e>
 8007eac:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007eb0:	4770      	bx	lr
 8007eb2:	d105      	bne.n	8007ec0 <expm1f+0x2c>
 8007eb4:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	fe00 0a27 	vseleq.f32	s0, s0, s15
 8007ebe:	4770      	bx	lr
 8007ec0:	b920      	cbnz	r0, 8007ecc <expm1f+0x38>
 8007ec2:	4a7a      	ldr	r2, [pc, #488]	@ (80080ac <expm1f+0x218>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d963      	bls.n	8007f90 <expm1f+0xfc>
 8007ec8:	f000 b926 	b.w	8008118 <__math_oflowf>
 8007ecc:	eddf 7a78 	vldr	s15, [pc, #480]	@ 80080b0 <expm1f+0x21c>
 8007ed0:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007ed4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007edc:	d551      	bpl.n	8007f82 <expm1f+0xee>
 8007ede:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8007ee2:	4770      	bx	lr
 8007ee4:	4a73      	ldr	r2, [pc, #460]	@ (80080b4 <expm1f+0x220>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d972      	bls.n	8007fd0 <expm1f+0x13c>
 8007eea:	4a73      	ldr	r2, [pc, #460]	@ (80080b8 <expm1f+0x224>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d868      	bhi.n	8007fc2 <expm1f+0x12e>
 8007ef0:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 80080bc <expm1f+0x228>
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	d13d      	bne.n	8007f74 <expm1f+0xe0>
 8007ef8:	ee30 7a47 	vsub.f32	s14, s0, s14
 8007efc:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80080c0 <expm1f+0x22c>
 8007f00:	2301      	movs	r3, #1
 8007f02:	ee37 0a66 	vsub.f32	s0, s14, s13
 8007f06:	ee77 7a40 	vsub.f32	s15, s14, s0
 8007f0a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007f0e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8007f12:	ee20 4a25 	vmul.f32	s8, s0, s11
 8007f16:	ed9f 6a6b 	vldr	s12, [pc, #428]	@ 80080c4 <expm1f+0x230>
 8007f1a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80080c8 <expm1f+0x234>
 8007f1e:	ed9f 5a6b 	vldr	s10, [pc, #428]	@ 80080cc <expm1f+0x238>
 8007f22:	ee20 7a04 	vmul.f32	s14, s0, s8
 8007f26:	eef0 4a08 	vmov.f32	s9, #8	@ 0x40400000  3.0
 8007f2a:	eee7 6a06 	vfma.f32	s13, s14, s12
 8007f2e:	ed9f 6a68 	vldr	s12, [pc, #416]	@ 80080d0 <expm1f+0x23c>
 8007f32:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007f36:	eddf 6a67 	vldr	s13, [pc, #412]	@ 80080d4 <expm1f+0x240>
 8007f3a:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007f3e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8007f42:	eea6 5a87 	vfma.f32	s10, s13, s14
 8007f46:	eef0 6a46 	vmov.f32	s13, s12
 8007f4a:	eee5 6a07 	vfma.f32	s13, s10, s14
 8007f4e:	eee4 4a66 	vfms.f32	s9, s8, s13
 8007f52:	eeb1 4a08 	vmov.f32	s8, #24	@ 0x40c00000  6.0
 8007f56:	eea0 4a64 	vfms.f32	s8, s0, s9
 8007f5a:	ee36 5ae4 	vsub.f32	s10, s13, s9
 8007f5e:	eec5 6a04 	vdiv.f32	s13, s10, s8
 8007f62:	ee66 6a87 	vmul.f32	s13, s13, s14
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d140      	bne.n	8007fec <expm1f+0x158>
 8007f6a:	ee90 7a26 	vfnms.f32	s14, s0, s13
 8007f6e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007f72:	4770      	bx	lr
 8007f74:	ee30 7a07 	vadd.f32	s14, s0, s14
 8007f78:	eddf 6a57 	vldr	s13, [pc, #348]	@ 80080d8 <expm1f+0x244>
 8007f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f80:	e7bf      	b.n	8007f02 <expm1f+0x6e>
 8007f82:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 80080dc <expm1f+0x248>
 8007f86:	ee20 7a07 	vmul.f32	s14, s0, s14
 8007f8a:	eefe 7a00 	vmov.f32	s15, #224	@ 0xbf000000 -0.5
 8007f8e:	e005      	b.n	8007f9c <expm1f+0x108>
 8007f90:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80080dc <expm1f+0x248>
 8007f94:	ee20 7a07 	vmul.f32	s14, s0, s14
 8007f98:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007f9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007fa0:	eeb0 7a40 	vmov.f32	s14, s0
 8007fa4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007fa8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007fac:	ee17 3a90 	vmov	r3, s15
 8007fb0:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80080bc <expm1f+0x228>
 8007fb4:	eea6 7ae7 	vfms.f32	s14, s13, s15
 8007fb8:	eddf 7a41 	vldr	s15, [pc, #260]	@ 80080c0 <expm1f+0x22c>
 8007fbc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007fc0:	e79f      	b.n	8007f02 <expm1f+0x6e>
 8007fc2:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80080dc <expm1f+0x248>
 8007fc6:	ee20 7a07 	vmul.f32	s14, s0, s14
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	d0e4      	beq.n	8007f98 <expm1f+0x104>
 8007fce:	e7dc      	b.n	8007f8a <expm1f+0xf6>
 8007fd0:	f1b3 5f4c 	cmp.w	r3, #855638016	@ 0x33000000
 8007fd4:	d208      	bcs.n	8007fe8 <expm1f+0x154>
 8007fd6:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80080e0 <expm1f+0x24c>
 8007fda:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007fde:	ee77 7ae7 	vsub.f32	s15, s15, s15
 8007fe2:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007fe6:	4770      	bx	lr
 8007fe8:	2300      	movs	r3, #0
 8007fea:	e790      	b.n	8007f0e <expm1f+0x7a>
 8007fec:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8007ff0:	1c5a      	adds	r2, r3, #1
 8007ff2:	eed6 7a80 	vfnms.f32	s15, s13, s0
 8007ff6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007ffa:	d106      	bne.n	800800a <expm1f+0x176>
 8007ffc:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008000:	eebe 0a00 	vmov.f32	s0, #224	@ 0xbf000000 -0.5
 8008004:	eea7 0aa5 	vfma.f32	s0, s15, s11
 8008008:	4770      	bx	lr
 800800a:	2b01      	cmp	r3, #1
 800800c:	d118      	bne.n	8008040 <expm1f+0x1ac>
 800800e:	eebd 7a00 	vmov.f32	s14, #208	@ 0xbe800000 -0.250
 8008012:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800801a:	bf5b      	ittet	pl
 800801c:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 8008020:	eeb0 7a00 	vmovpl.f32	s14, #0	@ 0x40000000  2.0
 8008024:	ee70 5a25 	vaddmi.f32	s11, s0, s11
 8008028:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 800802c:	bf43      	ittte	mi
 800802e:	ee77 7ae5 	vsubmi.f32	s15, s15, s11
 8008032:	eeb8 0a00 	vmovmi.f32	s0, #128	@ 0xc0000000 -2.0
 8008036:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 800803a:	eeb0 0a46 	vmovpl.f32	s0, s12
 800803e:	4770      	bx	lr
 8008040:	1c5a      	adds	r2, r3, #1
 8008042:	2a39      	cmp	r2, #57	@ 0x39
 8008044:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 8008048:	d90b      	bls.n	8008062 <expm1f+0x1ce>
 800804a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800804e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8008052:	ee17 3a90 	vmov	r3, s15
 8008056:	4419      	add	r1, r3
 8008058:	ee07 1a90 	vmov	s15, r1
 800805c:	ee37 0ac6 	vsub.f32	s0, s15, s12
 8008060:	4770      	bx	lr
 8008062:	2b16      	cmp	r3, #22
 8008064:	dc11      	bgt.n	800808a <expm1f+0x1f6>
 8008066:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800806a:	fa42 f303 	asr.w	r3, r2, r3
 800806e:	f1c3 537e 	rsb	r3, r3, #1065353216	@ 0x3f800000
 8008072:	ee07 3a10 	vmov	s14, r3
 8008076:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800807a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800807e:	ee17 3a90 	vmov	r3, s15
 8008082:	440b      	add	r3, r1
 8008084:	ee00 3a10 	vmov	s0, r3
 8008088:	4770      	bx	lr
 800808a:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 800808e:	05db      	lsls	r3, r3, #23
 8008090:	ee07 3a10 	vmov	s14, r3
 8008094:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008098:	ee70 7a67 	vsub.f32	s15, s0, s15
 800809c:	ee77 7a86 	vadd.f32	s15, s15, s12
 80080a0:	ee17 3a90 	vmov	r3, s15
 80080a4:	e7ed      	b.n	8008082 <expm1f+0x1ee>
 80080a6:	bf00      	nop
 80080a8:	4195b843 	.word	0x4195b843
 80080ac:	42b17217 	.word	0x42b17217
 80080b0:	0da24260 	.word	0x0da24260
 80080b4:	3eb17218 	.word	0x3eb17218
 80080b8:	3f851591 	.word	0x3f851591
 80080bc:	3f317180 	.word	0x3f317180
 80080c0:	3717f7d1 	.word	0x3717f7d1
 80080c4:	b457edbb 	.word	0xb457edbb
 80080c8:	36867e54 	.word	0x36867e54
 80080cc:	bd088889 	.word	0xbd088889
 80080d0:	b8a670cd 	.word	0xb8a670cd
 80080d4:	3ad00d01 	.word	0x3ad00d01
 80080d8:	b717f7d1 	.word	0xb717f7d1
 80080dc:	3fb8aa3b 	.word	0x3fb8aa3b
 80080e0:	7149f2ca 	.word	0x7149f2ca

080080e4 <with_errnof>:
 80080e4:	b510      	push	{r4, lr}
 80080e6:	ed2d 8b02 	vpush	{d8}
 80080ea:	eeb0 8a40 	vmov.f32	s16, s0
 80080ee:	4604      	mov	r4, r0
 80080f0:	f7ff fe3c 	bl	8007d6c <__errno>
 80080f4:	eeb0 0a48 	vmov.f32	s0, s16
 80080f8:	ecbd 8b02 	vpop	{d8}
 80080fc:	6004      	str	r4, [r0, #0]
 80080fe:	bd10      	pop	{r4, pc}

08008100 <xflowf>:
 8008100:	b130      	cbz	r0, 8008110 <xflowf+0x10>
 8008102:	eef1 7a40 	vneg.f32	s15, s0
 8008106:	ee27 0a80 	vmul.f32	s0, s15, s0
 800810a:	2022      	movs	r0, #34	@ 0x22
 800810c:	f7ff bfea 	b.w	80080e4 <with_errnof>
 8008110:	eef0 7a40 	vmov.f32	s15, s0
 8008114:	e7f7      	b.n	8008106 <xflowf+0x6>
	...

08008118 <__math_oflowf>:
 8008118:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008120 <__math_oflowf+0x8>
 800811c:	f7ff bff0 	b.w	8008100 <xflowf>
 8008120:	70000000 	.word	0x70000000

08008124 <fabsf>:
 8008124:	ee10 3a10 	vmov	r3, s0
 8008128:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800812c:	ee00 3a10 	vmov	s0, r3
 8008130:	4770      	bx	lr
	...

08008134 <_init>:
 8008134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008136:	bf00      	nop
 8008138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800813a:	bc08      	pop	{r3}
 800813c:	469e      	mov	lr, r3
 800813e:	4770      	bx	lr

08008140 <_fini>:
 8008140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008142:	bf00      	nop
 8008144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008146:	bc08      	pop	{r3}
 8008148:	469e      	mov	lr, r3
 800814a:	4770      	bx	lr
