0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/Shift register/barallel shifter/mux_2X1.v,1751017046,verilog,,F:/Sillycon/Code/RTL/Shift register/barrel left 32 bit shifter/barell_leaft_tb.v,,mux_2X1,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/barrel left 32 bit shifter/barell_leaft_tb.v,1751027452,verilog,,,,barallel_shift_right_tb,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/barrel left 32 bit shifter/barrel left 32 bit shifter.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/barrel left 32 bit shifter/barrel_left_design.v,1751043158,verilog,,F:/Sillycon/Code/RTL/Shift register/barallel shifter/mux_2X1.v,,barrel_left_design,,,,,,,,
