

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Sat Apr 27 16:42:22 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                   |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.image.image_dram          |  230408|  230408|        10|          1|          1|  230400|    yes   |
        |- Loop 2                           |       ?|       ?|         ?|          -|          -|     240|    no    |
        | + Loop 2.1                        |       ?|       ?|         ?|          -|          -|     320|    no    |
        |  ++ Loop 2.1.1                    |       ?|       ?|         ?|          -|          -|       ?|    no    |
        |   +++ Loop 2.1.1.1                |       ?|       ?|  4 ~ 22  |          -|          -|       ?|    no    |
        |  ++ Loop 2.1.2                    |       ?|       ?|         ?|          -|          -|       ?|    no    |
        |   +++ Loop 2.1.2.1                |       ?|       ?|  4 ~ 22  |          -|          -|       ?|    no    |
        |  ++ Loop 2.1.3                    |       ?|       ?|         ?|          -|          -|       ?|    no    |
        |   +++ Loop 2.1.3.1                |       ?|       ?|  4 ~ 21  |          -|          -|       ?|    no    |
        | + memcpy.image_dram.newImage.gep  |   14400|   14400|        16|         15|          1|     960|    yes   |
        +-----------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      9|       0|   3376|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      5|    1578|   2492|
|Memory           |      129|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1049|
|Register         |        0|      -|    2708|     64|
+-----------------+---------+-------+--------+-------+
|Total            |      131|     14|    4286|   6981|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       46|      6|       4|     13|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |conv_ctrl_s_axi_U        |conv_ctrl_s_axi       |        0|      0|  150|  232|
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  205|  390|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  143|  321|
    |conv_fpext_32ns_6fYi_U5  |conv_fpext_32ns_6fYi  |        0|      0|  100|  138|
    |conv_fptrunc_64nseOg_U4  |conv_fptrunc_64nseOg  |        0|      0|  128|  277|
    |conv_mem_m_axi_U         |conv_mem_m_axi        |        2|      0|  512|  580|
    |conv_sitofp_32ns_dEe_U3  |conv_sitofp_32ns_dEe  |        0|      0|  340|  554|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        2|      5| 1578| 2492|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-----------------+---------+---+----+--------+-----+------+-------------+
    |    Memory    |      Module     | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +--------------+-----------------+---------+---+----+--------+-----+------+-------------+
    |image_U       |conv_image       |      128|  0|   0|  230400|    8|     1|      1843200|
    |newImage_0_U  |conv_newImage_0  |        1|  0|   0|     960|    8|     1|         7680|
    +--------------+-----------------+---------+---+----+--------+-----+------+-------------+
    |Total         |                 |      129|  0|   0|  231360|   16|     2|      1850880|
    +--------------+-----------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |tmp_16_fu_992_p2                    |     *    |      3|  0|   20|          32|          32|
    |tmp_34_1_fu_1343_p2                 |     *    |      3|  0|   20|          32|          32|
    |tmp_34_2_fu_1699_p2                 |     *    |      3|  0|   20|          32|          32|
    |colIndex_1_fu_1373_p2               |     +    |      0|  0|   19|          32|          32|
    |colIndex_2_fu_1729_p2               |     +    |      0|  0|   19|          32|          32|
    |colIndex_fu_1022_p2                 |     +    |      0|  0|   19|          32|          32|
    |filter4_sum1_fu_1101_p2             |     +    |      0|  0|   40|          33|          33|
    |filter4_sum2_fu_1453_p2             |     +    |      0|  0|   40|          33|          33|
    |filter4_sum_fu_1809_p2              |     +    |      0|  0|   40|          33|          33|
    |i_1_fu_796_p2                       |     +    |      0|  0|   15|           8|           1|
    |image_dram2_sum1_fu_2012_p2         |     +    |      0|  0|   39|          32|          32|
    |image_dram2_sum_fu_686_p2           |     +    |      0|  0|   38|          31|          31|
    |image_dram_addr2_fu_1989_p2         |     +    |      0|  0|   40|          33|          33|
    |indvar_next1_fu_1974_p2             |     +    |      0|  0|   14|          10|           1|
    |indvar_next_fu_666_p2               |     +    |      0|  0|   25|          18|           1|
    |j_1_fu_812_p2                       |     +    |      0|  0|   15|           9|           1|
    |m_1_1_fu_1265_p2                    |     +    |      0|  0|   38|          31|           1|
    |m_1_2_fu_1621_p2                    |     +    |      0|  0|   38|          31|           1|
    |m_1_fu_914_p2                       |     +    |      0|  0|   38|          31|           1|
    |n_1_1_fu_1358_p2                    |     +    |      0|  0|   39|          32|           1|
    |n_1_2_fu_1714_p2                    |     +    |      0|  0|   39|          32|           1|
    |n_1_fu_1007_p2                      |     +    |      0|  0|   39|          32|           1|
    |rowIndex_1_fu_1288_p2               |     +    |      0|  0|   19|          32|          32|
    |rowIndex_2_fu_1644_p2               |     +    |      0|  0|   19|          32|          32|
    |rowIndex_fu_937_p2                  |     +    |      0|  0|   19|          32|          32|
    |sh_assign_2_fu_1527_p2              |     +    |      0|  0|   15|           8|           9|
    |sh_assign_4_fu_1883_p2              |     +    |      0|  0|   15|           8|           9|
    |sh_assign_fu_1171_p2                |     +    |      0|  0|   15|           8|           9|
    |tmp_18_fu_845_p2                    |     +    |      0|  0|   13|          11|           1|
    |tmp_21_fu_856_p2                    |     +    |      0|  0|   13|          11|           2|
    |tmp_28_fu_1093_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_41_fu_986_p2                    |     +    |      0|  0|   48|          41|          41|
    |tmp_46_1_fu_1445_p2                 |     +    |      0|  0|   39|          32|          32|
    |tmp_46_2_fu_1801_p2                 |     +    |      0|  0|   39|          32|          32|
    |tmp_47_fu_1337_p2                   |     +    |      0|  0|   48|          41|          41|
    |tmp_50_fu_1061_p2                   |     +    |      0|  0|   48|          41|          41|
    |tmp_55_fu_1693_p2                   |     +    |      0|  0|   48|          41|          41|
    |tmp_58_fu_1412_p2                   |     +    |      0|  0|   48|          41|          41|
    |tmp_61_fu_1439_p2                   |     +    |      0|  0|   19|           1|          19|
    |tmp_63_fu_1768_p2                   |     +    |      0|  0|   48|          41|          41|
    |tmp_65_fu_1795_p2                   |     +    |      0|  0|   19|           2|          19|
    |tmp_fu_785_p2                       |     +    |      0|  0|   39|          32|           2|
    |mm_1_fu_1271_p2                     |     -    |      0|  0|   39|          32|          32|
    |mm_2_fu_1627_p2                     |     -    |      0|  0|   39|          32|          32|
    |mm_fu_920_p2                        |     -    |      0|  0|   39|          32|          32|
    |nn_1_fu_1364_p2                     |     -    |      0|  0|   39|          32|          32|
    |nn_2_fu_1720_p2                     |     -    |      0|  0|   39|          32|          32|
    |nn_fu_1013_p2                       |     -    |      0|  0|   39|          32|          32|
    |p_neg_fu_739_p2                     |     -    |      0|  0|   39|           1|          32|
    |p_neg_t_fu_758_p2                   |     -    |      0|  0|   39|           1|          32|
    |tmp_13_fu_933_p2                    |     -    |      0|  0|   19|          32|          32|
    |tmp_17_fu_834_p2                    |     -    |      0|  0|   13|          11|          11|
    |tmp_20_fu_1018_p2                   |     -    |      0|  0|   19|          32|          32|
    |tmp_30_1_fu_1284_p2                 |     -    |      0|  0|   19|          32|          32|
    |tmp_30_2_fu_1640_p2                 |     -    |      0|  0|   19|          32|          32|
    |tmp_40_1_fu_1369_p2                 |     -    |      0|  0|   19|          32|          32|
    |tmp_40_2_fu_1725_p2                 |     -    |      0|  0|   19|          32|          32|
    |tmp_51_fu_1082_p2                   |     -    |      0|  0|   26|          19|          19|
    |tmp_59_fu_1433_p2                   |     -    |      0|  0|   19|          19|          19|
    |tmp_5_fu_891_p2                     |     -    |      0|  0|   26|          19|          19|
    |tmp_5_i_i_i1_fu_1541_p2             |     -    |      0|  0|   15|           7|           8|
    |tmp_5_i_i_i2_fu_1897_p2             |     -    |      0|  0|   15|           7|           8|
    |tmp_5_i_i_i_fu_1185_p2              |     -    |      0|  0|   15|           7|           8|
    |tmp_64_fu_1789_p2                   |     -    |      0|  0|   19|          19|          19|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage10_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage1_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage8_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage9_11001           |    and   |      0|  0|    2|           1|           1|
    |ap_block_state10_pp0_stage0_iter8   |    and   |      0|  0|    2|           1|           1|
    |ap_block_state111_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state118_pp1_stage8_iter0  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state119_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state120_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state125_pp1_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state3_io                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1162                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1194                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_2648                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_2652                   |    and   |      0|  0|    2|           1|           1|
    |or_cond5_1_fu_1404_p2               |    and   |      0|  0|    2|           1|           1|
    |or_cond5_2_fu_1760_p2               |    and   |      0|  0|    2|           1|           1|
    |or_cond5_fu_1053_p2                 |    and   |      0|  0|    2|           1|           1|
    |tmp1_fu_996_p2                      |    and   |      0|  0|    2|           1|           1|
    |tmp2_fu_1047_p2                     |    and   |      0|  0|    2|           1|           1|
    |tmp3_fu_1347_p2                     |    and   |      0|  0|    2|           1|           1|
    |tmp4_fu_1398_p2                     |    and   |      0|  0|    2|           1|           1|
    |tmp5_fu_1703_p2                     |    and   |      0|  0|    2|           1|           1|
    |tmp6_fu_1754_p2                     |    and   |      0|  0|    2|           1|           1|
    |tmp_34_fu_2050_p2                   |    and   |      0|  0|   32|          32|          32|
    |exitcond2_fu_806_p2                 |   icmp   |      0|  0|   13|           9|           9|
    |exitcond3_fu_790_p2                 |   icmp   |      0|  0|   11|           8|           6|
    |exitcond4_fu_1968_p2                |   icmp   |      0|  0|   13|          10|           8|
    |exitcond6_fu_660_p2                 |   icmp   |      0|  0|   18|          18|          16|
    |exitcond_1_fu_1353_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond_2_fu_1709_p2               |   icmp   |      0|  0|   18|          32|          32|
    |exitcond_fu_1002_p2                 |   icmp   |      0|  0|   18|          32|          32|
    |tmp_15_fu_956_p2                    |   icmp   |      0|  0|   18|          32|           8|
    |tmp_23_fu_1041_p2                   |   icmp   |      0|  0|   18|          32|           9|
    |tmp_29_1_fu_1260_p2                 |   icmp   |      0|  0|   18|          32|          32|
    |tmp_29_2_fu_1616_p2                 |   icmp   |      0|  0|   18|          32|          32|
    |tmp_32_1_fu_1307_p2                 |   icmp   |      0|  0|   18|          32|           8|
    |tmp_32_2_fu_1663_p2                 |   icmp   |      0|  0|   18|          32|           8|
    |tmp_42_1_fu_1392_p2                 |   icmp   |      0|  0|   18|          32|           9|
    |tmp_42_2_fu_1748_p2                 |   icmp   |      0|  0|   18|          32|           9|
    |tmp_s_fu_909_p2                     |   icmp   |      0|  0|   18|          32|          32|
    |image_dram_load_fu_722_p2           |   lshr   |      0|  0|  101|          32|          32|
    |tmp_8_i_i_i1_fu_1570_p2             |   lshr   |      0|  0|   73|          25|          25|
    |tmp_8_i_i_i2_fu_1926_p2             |   lshr   |      0|  0|   73|          25|          25|
    |tmp_8_i_i_i_fu_1214_p2              |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|    2|           1|           1|
    |tmp_37_fu_2064_p2                   |    or    |      0|  0|   32|          32|          32|
    |kCenterX_fu_777_p3                  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_14_fu_1960_p3                |  select  |      0|  0|    8|           1|           8|
    |p_Val2_4_fu_1248_p3                 |  select  |      0|  0|    8|           1|           8|
    |p_Val2_9_fu_1604_p3                 |  select  |      0|  0|    8|           1|           8|
    |sh_assign_1_fu_1194_p3              |  select  |      0|  0|    9|           1|           9|
    |sh_assign_3_fu_1550_p3              |  select  |      0|  0|    9|           1|           9|
    |sh_assign_5_fu_1906_p3              |  select  |      0|  0|    9|           1|           9|
    |tmp_32_fu_2038_p2                   |    shl   |      0|  0|  101|           8|          32|
    |tmp_36_fu_2058_p2                   |    shl   |      0|  0|  101|          32|          32|
    |tmp_i_i_i1_fu_1576_p2               |    shl   |      0|  0|  164|          55|          55|
    |tmp_i_i_i2_fu_1932_p2               |    shl   |      0|  0|  164|          55|          55|
    |tmp_i_i_i_fu_1220_p2                |    shl   |      0|  0|  164|          55|          55|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|    2|           2|           1|
    |rev1_fu_1035_p2                     |    xor   |      0|  0|    2|           1|           2|
    |rev2_fu_1301_p2                     |    xor   |      0|  0|    2|           1|           2|
    |rev3_fu_1386_p2                     |    xor   |      0|  0|    2|           1|           2|
    |rev4_fu_1657_p2                     |    xor   |      0|  0|    2|           1|           2|
    |rev5_fu_1742_p2                     |    xor   |      0|  0|    2|           1|           2|
    |rev_fu_950_p2                       |    xor   |      0|  0|    2|           1|           2|
    |tmp_33_fu_2044_p2                   |    xor   |      0|  0|   32|          32|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      9|  0| 3376|        2517|        2276|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  512|        117|    1|        117|
    |ap_enable_reg_pp0_iter1              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9              |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |   15|          3|    1|          3|
    |ap_phi_mux_indvar1_phi_fu_578_p4     |    9|          2|   10|         20|
    |ap_phi_mux_indvar_phi_fu_369_p4      |    9|          2|   18|         36|
    |ap_phi_mux_sum_1_2_be_phi_fu_566_p4  |    9|          2|   32|         64|
    |ap_sig_ioackin_mem_ARREADY           |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_AWREADY           |    9|          2|    1|          2|
    |ap_sig_ioackin_mem_WREADY            |    9|          2|    1|          2|
    |grp_fu_585_p0                        |   27|          5|   32|        160|
    |grp_fu_585_p1                        |   15|          3|   32|         96|
    |grp_fu_593_p1                        |   21|          4|   32|        128|
    |grp_fu_597_p0                        |   21|          4|   32|        128|
    |grp_fu_600_p0                        |   21|          4|   64|        256|
    |grp_fu_603_p0                        |   21|          4|   32|        128|
    |i_reg_377                            |    9|          2|    8|         16|
    |image_address0                       |   27|          5|   18|         90|
    |indvar1_reg_574                      |    9|          2|   10|         20|
    |indvar_reg_365                       |    9|          2|   18|         36|
    |j_reg_389                            |    9|          2|    9|         18|
    |m_2_reg_528                          |    9|          2|   31|         62|
    |m_reg_412                            |    9|          2|   31|         62|
    |m_s_reg_470                          |    9|          2|   31|         62|
    |mem_ARADDR                           |   33|          6|   32|        192|
    |mem_blk_n_AR                         |    9|          2|    1|          2|
    |mem_blk_n_AW                         |    9|          2|    1|          2|
    |mem_blk_n_B                          |    9|          2|    1|          2|
    |mem_blk_n_R                          |    9|          2|    1|          2|
    |mem_blk_n_W                          |    9|          2|    1|          2|
    |n_2_reg_551                          |    9|          2|   32|         64|
    |n_reg_435                            |    9|          2|   32|         64|
    |n_s_reg_493                          |    9|          2|   32|         64|
    |newImage_0_address0                  |   27|          5|   10|         50|
    |newImage_0_d0                        |   21|          4|    8|         32|
    |sum_1_1_be_reg_504                   |    9|          2|   32|         64|
    |sum_1_1_reg_481                      |    9|          2|   32|         64|
    |sum_1_2_be_reg_562                   |    9|          2|   32|         64|
    |sum_1_2_reg_539                      |    9|          2|   32|         64|
    |sum_1_be_reg_446                     |    9|          2|   32|         64|
    |sum_1_reg_423                        |    9|          2|   32|         64|
    |sum_4_reg_516                        |    9|          2|   32|         64|
    |sum_reg_400                          |    9|          2|   32|         64|
    |sum_s_reg_458                        |    9|          2|   32|         64|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1049|        228|  886|       2564|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+-----+----+-----+-----------+
    |            Name            |  FF | LUT| Bits| Const Bits|
    +----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                   |  116|   0|  116|          0|
    |ap_enable_reg_pp0_iter0     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0     |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1     |    1|   0|    1|          0|
    |ap_reg_ioackin_mem_ARREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_mem_AWREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_mem_WREADY   |    1|   0|    1|          0|
    |colIndex_1_reg_2352         |   32|   0|   32|          0|
    |colIndex_2_reg_2461         |   32|   0|   32|          0|
    |colIndex_reg_2248           |   32|   0|   32|          0|
    |exitcond4_reg_2522          |    1|   0|    1|          0|
    |exitcond6_reg_2104          |    1|   0|    1|          0|
    |filterDim_read_reg_2070     |   32|   0|   32|          0|
    |i_1_reg_2152                |    8|   0|    8|          0|
    |i_cast_reg_2157             |    8|   0|   32|         24|
    |i_reg_377                   |    8|   0|    8|          0|
    |image_dram2_sum1_reg_2541   |   32|   0|   32|          0|
    |image_dram2_sum_reg_2113    |   31|   0|   31|          0|
    |indvar1_reg_574             |   10|   0|   10|          0|
    |indvar_next1_reg_2526       |   10|   0|   10|          0|
    |indvar_next_reg_2108        |   18|   0|   18|          0|
    |indvar_reg_365              |   18|   0|   18|          0|
    |j_1_reg_2168                |    9|   0|    9|          0|
    |j_cast_reg_2173             |    9|   0|   32|         23|
    |j_reg_389                   |    9|   0|    9|          0|
    |kCenterX_reg_2129           |   32|   0|   32|          0|
    |loc_V_1_reg_2294            |   23|   0|   23|          0|
    |loc_V_2_reg_2397            |    8|   0|    8|          0|
    |loc_V_3_reg_2403            |   23|   0|   23|          0|
    |loc_V_4_reg_2506            |    8|   0|    8|          0|
    |loc_V_5_reg_2512            |   23|   0|   23|          0|
    |loc_V_reg_2288              |    8|   0|    8|          0|
    |m_1_1_reg_2307              |   31|   0|   31|          0|
    |m_1_2_reg_2416              |   31|   0|   31|          0|
    |m_1_reg_2203                |   31|   0|   31|          0|
    |m_2_reg_528                 |   31|   0|   31|          0|
    |m_reg_412                   |   31|   0|   31|          0|
    |m_s_reg_470                 |   31|   0|   31|          0|
    |mem_addr_1_read_reg_2558    |   32|   0|   32|          0|
    |mem_addr_1_reg_2551         |   32|   0|   32|          0|
    |mem_addr_2_read_reg_2273    |   32|   0|   32|          0|
    |mem_addr_2_reg_2262         |   32|   0|   32|          0|
    |mem_addr_3_read_reg_2382    |   32|   0|   32|          0|
    |mem_addr_3_reg_2366         |   32|   0|   32|          0|
    |mem_addr_4_read_reg_2491    |   32|   0|   32|          0|
    |mem_addr_4_reg_2475         |   32|   0|   32|          0|
    |mem_addr_read_reg_2124      |   32|   0|   32|          0|
    |mm_1_reg_2312               |   32|   0|   32|          0|
    |mm_2_reg_2421               |   32|   0|   32|          0|
    |mm_reg_2208                 |   32|   0|   32|          0|
    |n_1_1_reg_2341              |   32|   0|   32|          0|
    |n_1_2_reg_2450              |   32|   0|   32|          0|
    |n_1_reg_2237                |   32|   0|   32|          0|
    |n_2_reg_551                 |   32|   0|   32|          0|
    |n_reg_435                   |   32|   0|   32|          0|
    |n_s_reg_493                 |   32|   0|   32|          0|
    |newImage_0_addr_1_reg_2180  |   10|   0|   10|          0|
    |newImage_0_addr_2_reg_2185  |   10|   0|   10|          0|
    |newImage_0_addr_3_reg_2190  |   10|   0|   10|          0|
    |newImage_0_load_reg_2546    |    8|   0|    8|          0|
    |nn_1_reg_2346               |   32|   0|   32|          0|
    |nn_2_reg_2455               |   32|   0|   32|          0|
    |nn_reg_2242                 |   32|   0|   32|          0|
    |or_cond5_1_reg_2357         |    1|   0|    1|          0|
    |or_cond5_2_reg_2466         |    1|   0|    1|          0|
    |or_cond5_reg_2253           |    1|   0|    1|          0|
    |p_Val2_14_reg_2517          |    8|   0|    8|          0|
    |p_Val2_4_reg_2299           |    8|   0|    8|          0|
    |p_Val2_9_reg_2408           |    8|   0|    8|          0|
    |reg_609                     |    8|   0|    8|          0|
    |reg_613                     |   32|   0|   32|          0|
    |reg_618                     |   32|   0|   32|          0|
    |reg_623                     |   32|   0|   32|          0|
    |sum_1_1_be_reg_504          |   32|   0|   32|          0|
    |sum_1_1_reg_481             |   32|   0|   32|          0|
    |sum_1_2_be_reg_562          |   32|   0|   32|          0|
    |sum_1_2_reg_539             |   32|   0|   32|          0|
    |sum_1_be_reg_446            |   32|   0|   32|          0|
    |sum_1_reg_423               |   32|   0|   32|          0|
    |sum_3_1_reg_2392            |   32|   0|   32|          0|
    |sum_3_2_reg_2501            |   32|   0|   32|          0|
    |sum_3_reg_2283              |   32|   0|   32|          0|
    |sum_4_reg_516               |   32|   0|   32|          0|
    |sum_reg_400                 |   32|   0|   32|          0|
    |sum_s_reg_458               |   32|   0|   32|          0|
    |tmp1_reg_2229               |    1|   0|    1|          0|
    |tmp3_reg_2333               |    1|   0|    1|          0|
    |tmp5_reg_2442               |    1|   0|    1|          0|
    |tmp_16_reg_2224             |   32|   0|   32|          0|
    |tmp_1_cast_reg_2087         |   30|   0|   33|          3|
    |tmp_25_reg_2536             |    2|   0|    2|          0|
    |tmp_2_cast1_reg_2094        |   30|   0|   31|          1|
    |tmp_2_cast_reg_2099         |   30|   0|   32|          2|
    |tmp_34_1_reg_2328           |   32|   0|   32|          0|
    |tmp_34_2_reg_2437           |   32|   0|   32|          0|
    |tmp_37_reg_2563             |   32|   0|   32|          0|
    |tmp_41_reg_2219             |   35|   0|   41|          6|
    |tmp_42_reg_2214             |   63|   0|   63|          0|
    |tmp_47_reg_2323             |   35|   0|   41|          6|
    |tmp_55_reg_2432             |   35|   0|   41|          6|
    |tmp_61_reg_2361             |   19|   0|   19|          0|
    |tmp_65_reg_2470             |   19|   0|   19|          0|
    |tmp_66_reg_2318             |   63|   0|   63|          0|
    |tmp_6_cast_reg_2195         |   26|   0|   33|          7|
    |tmp_76_reg_2427             |   63|   0|   63|          0|
    |tmp_reg_2139                |   32|   0|   32|          0|
    |exitcond6_reg_2104          |   64|  32|    1|          0|
    |indvar_reg_365              |   64|  32|   18|          0|
    +----------------------------+-----+----+-----+-----------+
    |Total                       | 2708|  64| 2677|         78|
    +----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWADDR   |  in |    6|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARADDR   |  in |    6|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |     ctrl     |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |     conv     | return value |
|interrupt           | out |    1| ap_ctrl_hs |     conv     | return value |
|m_axi_mem_AWVALID   | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREADY   |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWADDR    | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWID      | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLEN     | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWSIZE    | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWBURST   | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWLOCK    | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWCACHE   | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWPROT    | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWQOS     | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWREGION  | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_AWUSER    | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WVALID    | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WREADY    |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WDATA     | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WSTRB     | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WLAST     | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WID       | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_WUSER     | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARVALID   | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREADY   |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARADDR    | out |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARID      | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLEN     | out |    8|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARSIZE    | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARBURST   | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARLOCK    | out |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARCACHE   | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARPROT    | out |    3|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARQOS     | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARREGION  | out |    4|    m_axi   |      mem     |    pointer   |
|m_axi_mem_ARUSER    | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RVALID    |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RREADY    | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RDATA     |  in |   32|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RLAST     |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RID       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RUSER     |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_RRESP     |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BVALID    |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BREADY    | out |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BRESP     |  in |    2|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BID       |  in |    1|    m_axi   |      mem     |    pointer   |
|m_axi_mem_BUSER     |  in |    1|    m_axi   |      mem     |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

