# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3_1_2.srcs/sources_1/imports/Lab4-1-2/calc_even_parity_procedure.vhd" \
"../../../../lab3_1_2.srcs/sim_1/imports/Lab4-1-2/calc_even_parity_procedure_tb.vhd" \

# Do not sort compile order
nosort
