/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* DISP */
#define DISP__0__DR CYREG_GPIO_PRT5_DR
#define DISP__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define DISP__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define DISP__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define DISP__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define DISP__0__HSIOM_MASK 0x0000F000u
#define DISP__0__HSIOM_SHIFT 12u
#define DISP__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define DISP__0__INTR CYREG_GPIO_PRT5_INTR
#define DISP__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define DISP__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define DISP__0__MASK 0x08u
#define DISP__0__PC CYREG_GPIO_PRT5_PC
#define DISP__0__PC2 CYREG_GPIO_PRT5_PC2
#define DISP__0__PORT 5u
#define DISP__0__PS CYREG_GPIO_PRT5_PS
#define DISP__0__SHIFT 3u
#define DISP__DR CYREG_GPIO_PRT5_DR
#define DISP__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define DISP__DR_INV CYREG_GPIO_PRT5_DR_INV
#define DISP__DR_SET CYREG_GPIO_PRT5_DR_SET
#define DISP__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define DISP__INTR CYREG_GPIO_PRT5_INTR
#define DISP__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define DISP__INTSTAT CYREG_GPIO_PRT5_INTR
#define DISP__MASK 0x08u
#define DISP__PC CYREG_GPIO_PRT5_PC
#define DISP__PC2 CYREG_GPIO_PRT5_PC2
#define DISP__PORT 5u
#define DISP__PS CYREG_GPIO_PRT5_PS
#define DISP__SHIFT 3u

/* D_BL */
#define D_BL__0__DR CYREG_GPIO_PRT5_DR
#define D_BL__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define D_BL__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define D_BL__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define D_BL__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define D_BL__0__HSIOM_MASK 0x00F00000u
#define D_BL__0__HSIOM_SHIFT 20u
#define D_BL__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define D_BL__0__INTR CYREG_GPIO_PRT5_INTR
#define D_BL__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define D_BL__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define D_BL__0__MASK 0x20u
#define D_BL__0__PC CYREG_GPIO_PRT5_PC
#define D_BL__0__PC2 CYREG_GPIO_PRT5_PC2
#define D_BL__0__PORT 5u
#define D_BL__0__PS CYREG_GPIO_PRT5_PS
#define D_BL__0__SHIFT 5u
#define D_BL__DR CYREG_GPIO_PRT5_DR
#define D_BL__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define D_BL__DR_INV CYREG_GPIO_PRT5_DR_INV
#define D_BL__DR_SET CYREG_GPIO_PRT5_DR_SET
#define D_BL__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define D_BL__INTR CYREG_GPIO_PRT5_INTR
#define D_BL__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define D_BL__INTSTAT CYREG_GPIO_PRT5_INTR
#define D_BL__MASK 0x20u
#define D_BL__PC CYREG_GPIO_PRT5_PC
#define D_BL__PC2 CYREG_GPIO_PRT5_PC2
#define D_BL__PORT 5u
#define D_BL__PS CYREG_GPIO_PRT5_PS
#define D_BL__SHIFT 5u

/* D_CS */
#define D_CS__0__DR CYREG_GPIO_PRT0_DR
#define D_CS__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D_CS__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D_CS__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D_CS__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D_CS__0__HSIOM_MASK 0x00000F00u
#define D_CS__0__HSIOM_SHIFT 8u
#define D_CS__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D_CS__0__INTR CYREG_GPIO_PRT0_INTR
#define D_CS__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D_CS__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D_CS__0__MASK 0x04u
#define D_CS__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define D_CS__0__OUT_SEL_SHIFT 4u
#define D_CS__0__OUT_SEL_VAL 3u
#define D_CS__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D_CS__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D_CS__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D_CS__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D_CS__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D_CS__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D_CS__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D_CS__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D_CS__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D_CS__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D_CS__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D_CS__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D_CS__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D_CS__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D_CS__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D_CS__0__PC CYREG_GPIO_PRT0_PC
#define D_CS__0__PC2 CYREG_GPIO_PRT0_PC2
#define D_CS__0__PORT 0u
#define D_CS__0__PS CYREG_GPIO_PRT0_PS
#define D_CS__0__SHIFT 2u
#define D_CS__DR CYREG_GPIO_PRT0_DR
#define D_CS__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D_CS__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D_CS__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D_CS__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D_CS__INTR CYREG_GPIO_PRT0_INTR
#define D_CS__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D_CS__INTSTAT CYREG_GPIO_PRT0_INTR
#define D_CS__MASK 0x04u
#define D_CS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D_CS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D_CS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D_CS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D_CS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D_CS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D_CS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D_CS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D_CS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D_CS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D_CS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D_CS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D_CS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D_CS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D_CS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D_CS__PC CYREG_GPIO_PRT0_PC
#define D_CS__PC2 CYREG_GPIO_PRT0_PC2
#define D_CS__PORT 0u
#define D_CS__PS CYREG_GPIO_PRT0_PS
#define D_CS__SHIFT 2u

/* D_RD */
#define D_RD__0__DR CYREG_GPIO_PRT0_DR
#define D_RD__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D_RD__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D_RD__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D_RD__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D_RD__0__HSIOM_MASK 0x0000F000u
#define D_RD__0__HSIOM_SHIFT 12u
#define D_RD__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D_RD__0__INTR CYREG_GPIO_PRT0_INTR
#define D_RD__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D_RD__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D_RD__0__MASK 0x08u
#define D_RD__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define D_RD__0__OUT_SEL_SHIFT 6u
#define D_RD__0__OUT_SEL_VAL 2u
#define D_RD__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D_RD__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D_RD__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D_RD__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D_RD__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D_RD__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D_RD__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D_RD__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D_RD__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D_RD__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D_RD__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D_RD__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D_RD__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D_RD__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D_RD__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D_RD__0__PC CYREG_GPIO_PRT0_PC
#define D_RD__0__PC2 CYREG_GPIO_PRT0_PC2
#define D_RD__0__PORT 0u
#define D_RD__0__PS CYREG_GPIO_PRT0_PS
#define D_RD__0__SHIFT 3u
#define D_RD__DR CYREG_GPIO_PRT0_DR
#define D_RD__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D_RD__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D_RD__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D_RD__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D_RD__INTR CYREG_GPIO_PRT0_INTR
#define D_RD__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D_RD__INTSTAT CYREG_GPIO_PRT0_INTR
#define D_RD__MASK 0x08u
#define D_RD__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D_RD__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D_RD__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D_RD__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D_RD__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D_RD__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D_RD__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D_RD__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D_RD__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D_RD__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D_RD__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D_RD__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D_RD__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D_RD__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D_RD__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D_RD__PC CYREG_GPIO_PRT0_PC
#define D_RD__PC2 CYREG_GPIO_PRT0_PC2
#define D_RD__PORT 0u
#define D_RD__PS CYREG_GPIO_PRT0_PS
#define D_RD__SHIFT 3u

/* D_RS */
#define D_RS__0__DR CYREG_GPIO_PRT0_DR
#define D_RS__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D_RS__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D_RS__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D_RS__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D_RS__0__HSIOM_MASK 0xF0000000u
#define D_RS__0__HSIOM_SHIFT 28u
#define D_RS__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D_RS__0__INTR CYREG_GPIO_PRT0_INTR
#define D_RS__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D_RS__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D_RS__0__MASK 0x80u
#define D_RS__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define D_RS__0__OUT_SEL_SHIFT 14u
#define D_RS__0__OUT_SEL_VAL 1u
#define D_RS__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D_RS__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D_RS__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D_RS__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D_RS__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D_RS__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D_RS__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D_RS__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D_RS__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D_RS__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D_RS__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D_RS__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D_RS__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D_RS__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D_RS__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D_RS__0__PC CYREG_GPIO_PRT0_PC
#define D_RS__0__PC2 CYREG_GPIO_PRT0_PC2
#define D_RS__0__PORT 0u
#define D_RS__0__PS CYREG_GPIO_PRT0_PS
#define D_RS__0__SHIFT 7u
#define D_RS__DR CYREG_GPIO_PRT0_DR
#define D_RS__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D_RS__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D_RS__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D_RS__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D_RS__INTR CYREG_GPIO_PRT0_INTR
#define D_RS__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D_RS__INTSTAT CYREG_GPIO_PRT0_INTR
#define D_RS__MASK 0x80u
#define D_RS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D_RS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D_RS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D_RS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D_RS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D_RS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D_RS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D_RS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D_RS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D_RS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D_RS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D_RS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D_RS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D_RS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D_RS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D_RS__PC CYREG_GPIO_PRT0_PC
#define D_RS__PC2 CYREG_GPIO_PRT0_PC2
#define D_RS__PORT 0u
#define D_RS__PS CYREG_GPIO_PRT0_PS
#define D_RS__SHIFT 7u

/* D_WR */
#define D_WR__0__DR CYREG_GPIO_PRT0_DR
#define D_WR__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D_WR__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D_WR__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D_WR__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define D_WR__0__HSIOM_MASK 0x0F000000u
#define D_WR__0__HSIOM_SHIFT 24u
#define D_WR__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D_WR__0__INTR CYREG_GPIO_PRT0_INTR
#define D_WR__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D_WR__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define D_WR__0__MASK 0x40u
#define D_WR__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define D_WR__0__OUT_SEL_SHIFT 12u
#define D_WR__0__OUT_SEL_VAL 0u
#define D_WR__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D_WR__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D_WR__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D_WR__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D_WR__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D_WR__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D_WR__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D_WR__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D_WR__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D_WR__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D_WR__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D_WR__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D_WR__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D_WR__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D_WR__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D_WR__0__PC CYREG_GPIO_PRT0_PC
#define D_WR__0__PC2 CYREG_GPIO_PRT0_PC2
#define D_WR__0__PORT 0u
#define D_WR__0__PS CYREG_GPIO_PRT0_PS
#define D_WR__0__SHIFT 6u
#define D_WR__DR CYREG_GPIO_PRT0_DR
#define D_WR__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define D_WR__DR_INV CYREG_GPIO_PRT0_DR_INV
#define D_WR__DR_SET CYREG_GPIO_PRT0_DR_SET
#define D_WR__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define D_WR__INTR CYREG_GPIO_PRT0_INTR
#define D_WR__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define D_WR__INTSTAT CYREG_GPIO_PRT0_INTR
#define D_WR__MASK 0x40u
#define D_WR__PA__CFG0 CYREG_UDB_PA0_CFG0
#define D_WR__PA__CFG1 CYREG_UDB_PA0_CFG1
#define D_WR__PA__CFG10 CYREG_UDB_PA0_CFG10
#define D_WR__PA__CFG11 CYREG_UDB_PA0_CFG11
#define D_WR__PA__CFG12 CYREG_UDB_PA0_CFG12
#define D_WR__PA__CFG13 CYREG_UDB_PA0_CFG13
#define D_WR__PA__CFG14 CYREG_UDB_PA0_CFG14
#define D_WR__PA__CFG2 CYREG_UDB_PA0_CFG2
#define D_WR__PA__CFG3 CYREG_UDB_PA0_CFG3
#define D_WR__PA__CFG4 CYREG_UDB_PA0_CFG4
#define D_WR__PA__CFG5 CYREG_UDB_PA0_CFG5
#define D_WR__PA__CFG6 CYREG_UDB_PA0_CFG6
#define D_WR__PA__CFG7 CYREG_UDB_PA0_CFG7
#define D_WR__PA__CFG8 CYREG_UDB_PA0_CFG8
#define D_WR__PA__CFG9 CYREG_UDB_PA0_CFG9
#define D_WR__PC CYREG_GPIO_PRT0_PC
#define D_WR__PC2 CYREG_GPIO_PRT0_PC2
#define D_WR__PORT 0u
#define D_WR__PS CYREG_GPIO_PRT0_PS
#define D_WR__SHIFT 6u

/* CAN_0 */
#define CAN_0_CanIP__BUFFER_STATUS CYREG_CAN1_BUFFER_STATUS
#define CAN_0_CanIP__CAN_RX0_ACR CYREG_CAN1_CAN_RX0_ACR
#define CAN_0_CanIP__CAN_RX0_ACR_DATA CYREG_CAN1_CAN_RX0_ACR_DATA
#define CAN_0_CanIP__CAN_RX0_AMR CYREG_CAN1_CAN_RX0_AMR
#define CAN_0_CanIP__CAN_RX0_AMR_DATA CYREG_CAN1_CAN_RX0_AMR_DATA
#define CAN_0_CanIP__CAN_RX0_CONTROL CYREG_CAN1_CAN_RX0_CONTROL
#define CAN_0_CanIP__CAN_RX0_DATA_HIGH CYREG_CAN1_CAN_RX0_DATA_HIGH
#define CAN_0_CanIP__CAN_RX0_DATA_LOW CYREG_CAN1_CAN_RX0_DATA_LOW
#define CAN_0_CanIP__CAN_RX0_ID CYREG_CAN1_CAN_RX0_ID
#define CAN_0_CanIP__CAN_RX1_ACR CYREG_CAN1_CAN_RX1_ACR
#define CAN_0_CanIP__CAN_RX1_ACR_DATA CYREG_CAN1_CAN_RX1_ACR_DATA
#define CAN_0_CanIP__CAN_RX1_AMR CYREG_CAN1_CAN_RX1_AMR
#define CAN_0_CanIP__CAN_RX1_AMR_DATA CYREG_CAN1_CAN_RX1_AMR_DATA
#define CAN_0_CanIP__CAN_RX1_CONTROL CYREG_CAN1_CAN_RX1_CONTROL
#define CAN_0_CanIP__CAN_RX1_DATA_HIGH CYREG_CAN1_CAN_RX1_DATA_HIGH
#define CAN_0_CanIP__CAN_RX1_DATA_LOW CYREG_CAN1_CAN_RX1_DATA_LOW
#define CAN_0_CanIP__CAN_RX1_ID CYREG_CAN1_CAN_RX1_ID
#define CAN_0_CanIP__CAN_RX10_ACR CYREG_CAN1_CAN_RX10_ACR
#define CAN_0_CanIP__CAN_RX10_ACR_DATA CYREG_CAN1_CAN_RX10_ACR_DATA
#define CAN_0_CanIP__CAN_RX10_AMR CYREG_CAN1_CAN_RX10_AMR
#define CAN_0_CanIP__CAN_RX10_AMR_DATA CYREG_CAN1_CAN_RX10_AMR_DATA
#define CAN_0_CanIP__CAN_RX10_CONTROL CYREG_CAN1_CAN_RX10_CONTROL
#define CAN_0_CanIP__CAN_RX10_DATA_HIGH CYREG_CAN1_CAN_RX10_DATA_HIGH
#define CAN_0_CanIP__CAN_RX10_DATA_LOW CYREG_CAN1_CAN_RX10_DATA_LOW
#define CAN_0_CanIP__CAN_RX10_ID CYREG_CAN1_CAN_RX10_ID
#define CAN_0_CanIP__CAN_RX11_ACR CYREG_CAN1_CAN_RX11_ACR
#define CAN_0_CanIP__CAN_RX11_ACR_DATA CYREG_CAN1_CAN_RX11_ACR_DATA
#define CAN_0_CanIP__CAN_RX11_AMR CYREG_CAN1_CAN_RX11_AMR
#define CAN_0_CanIP__CAN_RX11_AMR_DATA CYREG_CAN1_CAN_RX11_AMR_DATA
#define CAN_0_CanIP__CAN_RX11_CONTROL CYREG_CAN1_CAN_RX11_CONTROL
#define CAN_0_CanIP__CAN_RX11_DATA_HIGH CYREG_CAN1_CAN_RX11_DATA_HIGH
#define CAN_0_CanIP__CAN_RX11_DATA_LOW CYREG_CAN1_CAN_RX11_DATA_LOW
#define CAN_0_CanIP__CAN_RX11_ID CYREG_CAN1_CAN_RX11_ID
#define CAN_0_CanIP__CAN_RX12_ACR CYREG_CAN1_CAN_RX12_ACR
#define CAN_0_CanIP__CAN_RX12_ACR_DATA CYREG_CAN1_CAN_RX12_ACR_DATA
#define CAN_0_CanIP__CAN_RX12_AMR CYREG_CAN1_CAN_RX12_AMR
#define CAN_0_CanIP__CAN_RX12_AMR_DATA CYREG_CAN1_CAN_RX12_AMR_DATA
#define CAN_0_CanIP__CAN_RX12_CONTROL CYREG_CAN1_CAN_RX12_CONTROL
#define CAN_0_CanIP__CAN_RX12_DATA_HIGH CYREG_CAN1_CAN_RX12_DATA_HIGH
#define CAN_0_CanIP__CAN_RX12_DATA_LOW CYREG_CAN1_CAN_RX12_DATA_LOW
#define CAN_0_CanIP__CAN_RX12_ID CYREG_CAN1_CAN_RX12_ID
#define CAN_0_CanIP__CAN_RX13_ACR CYREG_CAN1_CAN_RX13_ACR
#define CAN_0_CanIP__CAN_RX13_ACR_DATA CYREG_CAN1_CAN_RX13_ACR_DATA
#define CAN_0_CanIP__CAN_RX13_AMR CYREG_CAN1_CAN_RX13_AMR
#define CAN_0_CanIP__CAN_RX13_AMR_DATA CYREG_CAN1_CAN_RX13_AMR_DATA
#define CAN_0_CanIP__CAN_RX13_CONTROL CYREG_CAN1_CAN_RX13_CONTROL
#define CAN_0_CanIP__CAN_RX13_DATA_HIGH CYREG_CAN1_CAN_RX13_DATA_HIGH
#define CAN_0_CanIP__CAN_RX13_DATA_LOW CYREG_CAN1_CAN_RX13_DATA_LOW
#define CAN_0_CanIP__CAN_RX13_ID CYREG_CAN1_CAN_RX13_ID
#define CAN_0_CanIP__CAN_RX14_ACR CYREG_CAN1_CAN_RX14_ACR
#define CAN_0_CanIP__CAN_RX14_ACR_DATA CYREG_CAN1_CAN_RX14_ACR_DATA
#define CAN_0_CanIP__CAN_RX14_AMR CYREG_CAN1_CAN_RX14_AMR
#define CAN_0_CanIP__CAN_RX14_AMR_DATA CYREG_CAN1_CAN_RX14_AMR_DATA
#define CAN_0_CanIP__CAN_RX14_CONTROL CYREG_CAN1_CAN_RX14_CONTROL
#define CAN_0_CanIP__CAN_RX14_DATA_HIGH CYREG_CAN1_CAN_RX14_DATA_HIGH
#define CAN_0_CanIP__CAN_RX14_DATA_LOW CYREG_CAN1_CAN_RX14_DATA_LOW
#define CAN_0_CanIP__CAN_RX14_ID CYREG_CAN1_CAN_RX14_ID
#define CAN_0_CanIP__CAN_RX15_ACR CYREG_CAN1_CAN_RX15_ACR
#define CAN_0_CanIP__CAN_RX15_ACR_DATA CYREG_CAN1_CAN_RX15_ACR_DATA
#define CAN_0_CanIP__CAN_RX15_AMR CYREG_CAN1_CAN_RX15_AMR
#define CAN_0_CanIP__CAN_RX15_AMR_DATA CYREG_CAN1_CAN_RX15_AMR_DATA
#define CAN_0_CanIP__CAN_RX15_CONTROL CYREG_CAN1_CAN_RX15_CONTROL
#define CAN_0_CanIP__CAN_RX15_DATA_HIGH CYREG_CAN1_CAN_RX15_DATA_HIGH
#define CAN_0_CanIP__CAN_RX15_DATA_LOW CYREG_CAN1_CAN_RX15_DATA_LOW
#define CAN_0_CanIP__CAN_RX15_ID CYREG_CAN1_CAN_RX15_ID
#define CAN_0_CanIP__CAN_RX2_ACR CYREG_CAN1_CAN_RX2_ACR
#define CAN_0_CanIP__CAN_RX2_ACR_DATA CYREG_CAN1_CAN_RX2_ACR_DATA
#define CAN_0_CanIP__CAN_RX2_AMR CYREG_CAN1_CAN_RX2_AMR
#define CAN_0_CanIP__CAN_RX2_AMR_DATA CYREG_CAN1_CAN_RX2_AMR_DATA
#define CAN_0_CanIP__CAN_RX2_CONTROL CYREG_CAN1_CAN_RX2_CONTROL
#define CAN_0_CanIP__CAN_RX2_DATA_HIGH CYREG_CAN1_CAN_RX2_DATA_HIGH
#define CAN_0_CanIP__CAN_RX2_DATA_LOW CYREG_CAN1_CAN_RX2_DATA_LOW
#define CAN_0_CanIP__CAN_RX2_ID CYREG_CAN1_CAN_RX2_ID
#define CAN_0_CanIP__CAN_RX3_ACR CYREG_CAN1_CAN_RX3_ACR
#define CAN_0_CanIP__CAN_RX3_ACR_DATA CYREG_CAN1_CAN_RX3_ACR_DATA
#define CAN_0_CanIP__CAN_RX3_AMR CYREG_CAN1_CAN_RX3_AMR
#define CAN_0_CanIP__CAN_RX3_AMR_DATA CYREG_CAN1_CAN_RX3_AMR_DATA
#define CAN_0_CanIP__CAN_RX3_CONTROL CYREG_CAN1_CAN_RX3_CONTROL
#define CAN_0_CanIP__CAN_RX3_DATA_HIGH CYREG_CAN1_CAN_RX3_DATA_HIGH
#define CAN_0_CanIP__CAN_RX3_DATA_LOW CYREG_CAN1_CAN_RX3_DATA_LOW
#define CAN_0_CanIP__CAN_RX3_ID CYREG_CAN1_CAN_RX3_ID
#define CAN_0_CanIP__CAN_RX4_ACR CYREG_CAN1_CAN_RX4_ACR
#define CAN_0_CanIP__CAN_RX4_ACR_DATA CYREG_CAN1_CAN_RX4_ACR_DATA
#define CAN_0_CanIP__CAN_RX4_AMR CYREG_CAN1_CAN_RX4_AMR
#define CAN_0_CanIP__CAN_RX4_AMR_DATA CYREG_CAN1_CAN_RX4_AMR_DATA
#define CAN_0_CanIP__CAN_RX4_CONTROL CYREG_CAN1_CAN_RX4_CONTROL
#define CAN_0_CanIP__CAN_RX4_DATA_HIGH CYREG_CAN1_CAN_RX4_DATA_HIGH
#define CAN_0_CanIP__CAN_RX4_DATA_LOW CYREG_CAN1_CAN_RX4_DATA_LOW
#define CAN_0_CanIP__CAN_RX4_ID CYREG_CAN1_CAN_RX4_ID
#define CAN_0_CanIP__CAN_RX5_ACR CYREG_CAN1_CAN_RX5_ACR
#define CAN_0_CanIP__CAN_RX5_ACR_DATA CYREG_CAN1_CAN_RX5_ACR_DATA
#define CAN_0_CanIP__CAN_RX5_AMR CYREG_CAN1_CAN_RX5_AMR
#define CAN_0_CanIP__CAN_RX5_AMR_DATA CYREG_CAN1_CAN_RX5_AMR_DATA
#define CAN_0_CanIP__CAN_RX5_CONTROL CYREG_CAN1_CAN_RX5_CONTROL
#define CAN_0_CanIP__CAN_RX5_DATA_HIGH CYREG_CAN1_CAN_RX5_DATA_HIGH
#define CAN_0_CanIP__CAN_RX5_DATA_LOW CYREG_CAN1_CAN_RX5_DATA_LOW
#define CAN_0_CanIP__CAN_RX5_ID CYREG_CAN1_CAN_RX5_ID
#define CAN_0_CanIP__CAN_RX6_ACR CYREG_CAN1_CAN_RX6_ACR
#define CAN_0_CanIP__CAN_RX6_ACR_DATA CYREG_CAN1_CAN_RX6_ACR_DATA
#define CAN_0_CanIP__CAN_RX6_AMR CYREG_CAN1_CAN_RX6_AMR
#define CAN_0_CanIP__CAN_RX6_AMR_DATA CYREG_CAN1_CAN_RX6_AMR_DATA
#define CAN_0_CanIP__CAN_RX6_CONTROL CYREG_CAN1_CAN_RX6_CONTROL
#define CAN_0_CanIP__CAN_RX6_DATA_HIGH CYREG_CAN1_CAN_RX6_DATA_HIGH
#define CAN_0_CanIP__CAN_RX6_DATA_LOW CYREG_CAN1_CAN_RX6_DATA_LOW
#define CAN_0_CanIP__CAN_RX6_ID CYREG_CAN1_CAN_RX6_ID
#define CAN_0_CanIP__CAN_RX7_ACR CYREG_CAN1_CAN_RX7_ACR
#define CAN_0_CanIP__CAN_RX7_ACR_DATA CYREG_CAN1_CAN_RX7_ACR_DATA
#define CAN_0_CanIP__CAN_RX7_AMR CYREG_CAN1_CAN_RX7_AMR
#define CAN_0_CanIP__CAN_RX7_AMR_DATA CYREG_CAN1_CAN_RX7_AMR_DATA
#define CAN_0_CanIP__CAN_RX7_CONTROL CYREG_CAN1_CAN_RX7_CONTROL
#define CAN_0_CanIP__CAN_RX7_DATA_HIGH CYREG_CAN1_CAN_RX7_DATA_HIGH
#define CAN_0_CanIP__CAN_RX7_DATA_LOW CYREG_CAN1_CAN_RX7_DATA_LOW
#define CAN_0_CanIP__CAN_RX7_ID CYREG_CAN1_CAN_RX7_ID
#define CAN_0_CanIP__CAN_RX8_ACR CYREG_CAN1_CAN_RX8_ACR
#define CAN_0_CanIP__CAN_RX8_ACR_DATA CYREG_CAN1_CAN_RX8_ACR_DATA
#define CAN_0_CanIP__CAN_RX8_AMR CYREG_CAN1_CAN_RX8_AMR
#define CAN_0_CanIP__CAN_RX8_AMR_DATA CYREG_CAN1_CAN_RX8_AMR_DATA
#define CAN_0_CanIP__CAN_RX8_CONTROL CYREG_CAN1_CAN_RX8_CONTROL
#define CAN_0_CanIP__CAN_RX8_DATA_HIGH CYREG_CAN1_CAN_RX8_DATA_HIGH
#define CAN_0_CanIP__CAN_RX8_DATA_LOW CYREG_CAN1_CAN_RX8_DATA_LOW
#define CAN_0_CanIP__CAN_RX8_ID CYREG_CAN1_CAN_RX8_ID
#define CAN_0_CanIP__CAN_RX9_ACR CYREG_CAN1_CAN_RX9_ACR
#define CAN_0_CanIP__CAN_RX9_ACR_DATA CYREG_CAN1_CAN_RX9_ACR_DATA
#define CAN_0_CanIP__CAN_RX9_AMR CYREG_CAN1_CAN_RX9_AMR
#define CAN_0_CanIP__CAN_RX9_AMR_DATA CYREG_CAN1_CAN_RX9_AMR_DATA
#define CAN_0_CanIP__CAN_RX9_CONTROL CYREG_CAN1_CAN_RX9_CONTROL
#define CAN_0_CanIP__CAN_RX9_DATA_HIGH CYREG_CAN1_CAN_RX9_DATA_HIGH
#define CAN_0_CanIP__CAN_RX9_DATA_LOW CYREG_CAN1_CAN_RX9_DATA_LOW
#define CAN_0_CanIP__CAN_RX9_ID CYREG_CAN1_CAN_RX9_ID
#define CAN_0_CanIP__CAN_TX0_CONTROL CYREG_CAN1_CAN_TX0_CONTROL
#define CAN_0_CanIP__CAN_TX0_DATA_HIGH CYREG_CAN1_CAN_TX0_DATA_HIGH
#define CAN_0_CanIP__CAN_TX0_DATA_LOW CYREG_CAN1_CAN_TX0_DATA_LOW
#define CAN_0_CanIP__CAN_TX0_ID CYREG_CAN1_CAN_TX0_ID
#define CAN_0_CanIP__CAN_TX1_CONTROL CYREG_CAN1_CAN_TX1_CONTROL
#define CAN_0_CanIP__CAN_TX1_DATA_HIGH CYREG_CAN1_CAN_TX1_DATA_HIGH
#define CAN_0_CanIP__CAN_TX1_DATA_LOW CYREG_CAN1_CAN_TX1_DATA_LOW
#define CAN_0_CanIP__CAN_TX1_ID CYREG_CAN1_CAN_TX1_ID
#define CAN_0_CanIP__CAN_TX2_CONTROL CYREG_CAN1_CAN_TX2_CONTROL
#define CAN_0_CanIP__CAN_TX2_DATA_HIGH CYREG_CAN1_CAN_TX2_DATA_HIGH
#define CAN_0_CanIP__CAN_TX2_DATA_LOW CYREG_CAN1_CAN_TX2_DATA_LOW
#define CAN_0_CanIP__CAN_TX2_ID CYREG_CAN1_CAN_TX2_ID
#define CAN_0_CanIP__CAN_TX3_CONTROL CYREG_CAN1_CAN_TX3_CONTROL
#define CAN_0_CanIP__CAN_TX3_DATA_HIGH CYREG_CAN1_CAN_TX3_DATA_HIGH
#define CAN_0_CanIP__CAN_TX3_DATA_LOW CYREG_CAN1_CAN_TX3_DATA_LOW
#define CAN_0_CanIP__CAN_TX3_ID CYREG_CAN1_CAN_TX3_ID
#define CAN_0_CanIP__CAN_TX4_CONTROL CYREG_CAN1_CAN_TX4_CONTROL
#define CAN_0_CanIP__CAN_TX4_DATA_HIGH CYREG_CAN1_CAN_TX4_DATA_HIGH
#define CAN_0_CanIP__CAN_TX4_DATA_LOW CYREG_CAN1_CAN_TX4_DATA_LOW
#define CAN_0_CanIP__CAN_TX4_ID CYREG_CAN1_CAN_TX4_ID
#define CAN_0_CanIP__CAN_TX5_CONTROL CYREG_CAN1_CAN_TX5_CONTROL
#define CAN_0_CanIP__CAN_TX5_DATA_HIGH CYREG_CAN1_CAN_TX5_DATA_HIGH
#define CAN_0_CanIP__CAN_TX5_DATA_LOW CYREG_CAN1_CAN_TX5_DATA_LOW
#define CAN_0_CanIP__CAN_TX5_ID CYREG_CAN1_CAN_TX5_ID
#define CAN_0_CanIP__CAN_TX6_CONTROL CYREG_CAN1_CAN_TX6_CONTROL
#define CAN_0_CanIP__CAN_TX6_DATA_HIGH CYREG_CAN1_CAN_TX6_DATA_HIGH
#define CAN_0_CanIP__CAN_TX6_DATA_LOW CYREG_CAN1_CAN_TX6_DATA_LOW
#define CAN_0_CanIP__CAN_TX6_ID CYREG_CAN1_CAN_TX6_ID
#define CAN_0_CanIP__CAN_TX7_CONTROL CYREG_CAN1_CAN_TX7_CONTROL
#define CAN_0_CanIP__CAN_TX7_DATA_HIGH CYREG_CAN1_CAN_TX7_DATA_HIGH
#define CAN_0_CanIP__CAN_TX7_DATA_LOW CYREG_CAN1_CAN_TX7_DATA_LOW
#define CAN_0_CanIP__CAN_TX7_ID CYREG_CAN1_CAN_TX7_ID
#define CAN_0_CanIP__CNTL CYREG_CAN1_CNTL
#define CAN_0_CanIP__COMMAND CYREG_CAN1_COMMAND
#define CAN_0_CanIP__CONFIG CYREG_CAN1_CONFIG
#define CAN_0_CanIP__ECR CYREG_CAN1_ECR
#define CAN_0_CanIP__ERROR_STATUS CYREG_CAN1_ERROR_STATUS
#define CAN_0_CanIP__INT_EBL CYREG_CAN1_INT_EBL
#define CAN_0_CanIP__INT_STATUS CYREG_CAN1_INT_STATUS
#define CAN_0_CanIP__INTR_CAN CYREG_CAN1_INTR_CAN
#define CAN_0_CanIP__INTR_CAN_MASK CYREG_CAN1_INTR_CAN_MASK
#define CAN_0_CanIP__INTR_CAN_MASKED CYREG_CAN1_INTR_CAN_MASKED
#define CAN_0_CanIP__INTR_CAN_SET CYREG_CAN1_INTR_CAN_SET
#define CAN_0_CanIP__TTCAN_CAPTURE CYREG_CAN1_TTCAN_CAPTURE
#define CAN_0_CanIP__TTCAN_COMPARE CYREG_CAN1_TTCAN_COMPARE
#define CAN_0_CanIP__TTCAN_COUNTER CYREG_CAN1_TTCAN_COUNTER
#define CAN_0_CanIP__TTCAN_TIMING CYREG_CAN1_TTCAN_TIMING
#define CAN_0_HFCLK__DIV_ID 0x00000040u
#define CAN_0_HFCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CAN_0_HFCLK__PA_DIV_ID 0x000000FFu
#define CAN_0_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CAN_0_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CAN_0_isr__INTC_MASK 0x10000000u
#define CAN_0_isr__INTC_NUMBER 28u
#define CAN_0_isr__INTC_PRIOR_MASK 0xC0u
#define CAN_0_isr__INTC_PRIOR_NUM 3u
#define CAN_0_isr__INTC_PRIOR_REG CYREG_CM0_IPR7
#define CAN_0_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define CAN_0_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CAN_1 */
#define CAN_1_CanIP__BUFFER_STATUS CYREG_CAN0_BUFFER_STATUS
#define CAN_1_CanIP__CAN_RX0_ACR CYREG_CAN0_CAN_RX0_ACR
#define CAN_1_CanIP__CAN_RX0_ACR_DATA CYREG_CAN0_CAN_RX0_ACR_DATA
#define CAN_1_CanIP__CAN_RX0_AMR CYREG_CAN0_CAN_RX0_AMR
#define CAN_1_CanIP__CAN_RX0_AMR_DATA CYREG_CAN0_CAN_RX0_AMR_DATA
#define CAN_1_CanIP__CAN_RX0_CONTROL CYREG_CAN0_CAN_RX0_CONTROL
#define CAN_1_CanIP__CAN_RX0_DATA_HIGH CYREG_CAN0_CAN_RX0_DATA_HIGH
#define CAN_1_CanIP__CAN_RX0_DATA_LOW CYREG_CAN0_CAN_RX0_DATA_LOW
#define CAN_1_CanIP__CAN_RX0_ID CYREG_CAN0_CAN_RX0_ID
#define CAN_1_CanIP__CAN_RX1_ACR CYREG_CAN0_CAN_RX1_ACR
#define CAN_1_CanIP__CAN_RX1_ACR_DATA CYREG_CAN0_CAN_RX1_ACR_DATA
#define CAN_1_CanIP__CAN_RX1_AMR CYREG_CAN0_CAN_RX1_AMR
#define CAN_1_CanIP__CAN_RX1_AMR_DATA CYREG_CAN0_CAN_RX1_AMR_DATA
#define CAN_1_CanIP__CAN_RX1_CONTROL CYREG_CAN0_CAN_RX1_CONTROL
#define CAN_1_CanIP__CAN_RX1_DATA_HIGH CYREG_CAN0_CAN_RX1_DATA_HIGH
#define CAN_1_CanIP__CAN_RX1_DATA_LOW CYREG_CAN0_CAN_RX1_DATA_LOW
#define CAN_1_CanIP__CAN_RX1_ID CYREG_CAN0_CAN_RX1_ID
#define CAN_1_CanIP__CAN_RX10_ACR CYREG_CAN0_CAN_RX10_ACR
#define CAN_1_CanIP__CAN_RX10_ACR_DATA CYREG_CAN0_CAN_RX10_ACR_DATA
#define CAN_1_CanIP__CAN_RX10_AMR CYREG_CAN0_CAN_RX10_AMR
#define CAN_1_CanIP__CAN_RX10_AMR_DATA CYREG_CAN0_CAN_RX10_AMR_DATA
#define CAN_1_CanIP__CAN_RX10_CONTROL CYREG_CAN0_CAN_RX10_CONTROL
#define CAN_1_CanIP__CAN_RX10_DATA_HIGH CYREG_CAN0_CAN_RX10_DATA_HIGH
#define CAN_1_CanIP__CAN_RX10_DATA_LOW CYREG_CAN0_CAN_RX10_DATA_LOW
#define CAN_1_CanIP__CAN_RX10_ID CYREG_CAN0_CAN_RX10_ID
#define CAN_1_CanIP__CAN_RX11_ACR CYREG_CAN0_CAN_RX11_ACR
#define CAN_1_CanIP__CAN_RX11_ACR_DATA CYREG_CAN0_CAN_RX11_ACR_DATA
#define CAN_1_CanIP__CAN_RX11_AMR CYREG_CAN0_CAN_RX11_AMR
#define CAN_1_CanIP__CAN_RX11_AMR_DATA CYREG_CAN0_CAN_RX11_AMR_DATA
#define CAN_1_CanIP__CAN_RX11_CONTROL CYREG_CAN0_CAN_RX11_CONTROL
#define CAN_1_CanIP__CAN_RX11_DATA_HIGH CYREG_CAN0_CAN_RX11_DATA_HIGH
#define CAN_1_CanIP__CAN_RX11_DATA_LOW CYREG_CAN0_CAN_RX11_DATA_LOW
#define CAN_1_CanIP__CAN_RX11_ID CYREG_CAN0_CAN_RX11_ID
#define CAN_1_CanIP__CAN_RX12_ACR CYREG_CAN0_CAN_RX12_ACR
#define CAN_1_CanIP__CAN_RX12_ACR_DATA CYREG_CAN0_CAN_RX12_ACR_DATA
#define CAN_1_CanIP__CAN_RX12_AMR CYREG_CAN0_CAN_RX12_AMR
#define CAN_1_CanIP__CAN_RX12_AMR_DATA CYREG_CAN0_CAN_RX12_AMR_DATA
#define CAN_1_CanIP__CAN_RX12_CONTROL CYREG_CAN0_CAN_RX12_CONTROL
#define CAN_1_CanIP__CAN_RX12_DATA_HIGH CYREG_CAN0_CAN_RX12_DATA_HIGH
#define CAN_1_CanIP__CAN_RX12_DATA_LOW CYREG_CAN0_CAN_RX12_DATA_LOW
#define CAN_1_CanIP__CAN_RX12_ID CYREG_CAN0_CAN_RX12_ID
#define CAN_1_CanIP__CAN_RX13_ACR CYREG_CAN0_CAN_RX13_ACR
#define CAN_1_CanIP__CAN_RX13_ACR_DATA CYREG_CAN0_CAN_RX13_ACR_DATA
#define CAN_1_CanIP__CAN_RX13_AMR CYREG_CAN0_CAN_RX13_AMR
#define CAN_1_CanIP__CAN_RX13_AMR_DATA CYREG_CAN0_CAN_RX13_AMR_DATA
#define CAN_1_CanIP__CAN_RX13_CONTROL CYREG_CAN0_CAN_RX13_CONTROL
#define CAN_1_CanIP__CAN_RX13_DATA_HIGH CYREG_CAN0_CAN_RX13_DATA_HIGH
#define CAN_1_CanIP__CAN_RX13_DATA_LOW CYREG_CAN0_CAN_RX13_DATA_LOW
#define CAN_1_CanIP__CAN_RX13_ID CYREG_CAN0_CAN_RX13_ID
#define CAN_1_CanIP__CAN_RX14_ACR CYREG_CAN0_CAN_RX14_ACR
#define CAN_1_CanIP__CAN_RX14_ACR_DATA CYREG_CAN0_CAN_RX14_ACR_DATA
#define CAN_1_CanIP__CAN_RX14_AMR CYREG_CAN0_CAN_RX14_AMR
#define CAN_1_CanIP__CAN_RX14_AMR_DATA CYREG_CAN0_CAN_RX14_AMR_DATA
#define CAN_1_CanIP__CAN_RX14_CONTROL CYREG_CAN0_CAN_RX14_CONTROL
#define CAN_1_CanIP__CAN_RX14_DATA_HIGH CYREG_CAN0_CAN_RX14_DATA_HIGH
#define CAN_1_CanIP__CAN_RX14_DATA_LOW CYREG_CAN0_CAN_RX14_DATA_LOW
#define CAN_1_CanIP__CAN_RX14_ID CYREG_CAN0_CAN_RX14_ID
#define CAN_1_CanIP__CAN_RX15_ACR CYREG_CAN0_CAN_RX15_ACR
#define CAN_1_CanIP__CAN_RX15_ACR_DATA CYREG_CAN0_CAN_RX15_ACR_DATA
#define CAN_1_CanIP__CAN_RX15_AMR CYREG_CAN0_CAN_RX15_AMR
#define CAN_1_CanIP__CAN_RX15_AMR_DATA CYREG_CAN0_CAN_RX15_AMR_DATA
#define CAN_1_CanIP__CAN_RX15_CONTROL CYREG_CAN0_CAN_RX15_CONTROL
#define CAN_1_CanIP__CAN_RX15_DATA_HIGH CYREG_CAN0_CAN_RX15_DATA_HIGH
#define CAN_1_CanIP__CAN_RX15_DATA_LOW CYREG_CAN0_CAN_RX15_DATA_LOW
#define CAN_1_CanIP__CAN_RX15_ID CYREG_CAN0_CAN_RX15_ID
#define CAN_1_CanIP__CAN_RX2_ACR CYREG_CAN0_CAN_RX2_ACR
#define CAN_1_CanIP__CAN_RX2_ACR_DATA CYREG_CAN0_CAN_RX2_ACR_DATA
#define CAN_1_CanIP__CAN_RX2_AMR CYREG_CAN0_CAN_RX2_AMR
#define CAN_1_CanIP__CAN_RX2_AMR_DATA CYREG_CAN0_CAN_RX2_AMR_DATA
#define CAN_1_CanIP__CAN_RX2_CONTROL CYREG_CAN0_CAN_RX2_CONTROL
#define CAN_1_CanIP__CAN_RX2_DATA_HIGH CYREG_CAN0_CAN_RX2_DATA_HIGH
#define CAN_1_CanIP__CAN_RX2_DATA_LOW CYREG_CAN0_CAN_RX2_DATA_LOW
#define CAN_1_CanIP__CAN_RX2_ID CYREG_CAN0_CAN_RX2_ID
#define CAN_1_CanIP__CAN_RX3_ACR CYREG_CAN0_CAN_RX3_ACR
#define CAN_1_CanIP__CAN_RX3_ACR_DATA CYREG_CAN0_CAN_RX3_ACR_DATA
#define CAN_1_CanIP__CAN_RX3_AMR CYREG_CAN0_CAN_RX3_AMR
#define CAN_1_CanIP__CAN_RX3_AMR_DATA CYREG_CAN0_CAN_RX3_AMR_DATA
#define CAN_1_CanIP__CAN_RX3_CONTROL CYREG_CAN0_CAN_RX3_CONTROL
#define CAN_1_CanIP__CAN_RX3_DATA_HIGH CYREG_CAN0_CAN_RX3_DATA_HIGH
#define CAN_1_CanIP__CAN_RX3_DATA_LOW CYREG_CAN0_CAN_RX3_DATA_LOW
#define CAN_1_CanIP__CAN_RX3_ID CYREG_CAN0_CAN_RX3_ID
#define CAN_1_CanIP__CAN_RX4_ACR CYREG_CAN0_CAN_RX4_ACR
#define CAN_1_CanIP__CAN_RX4_ACR_DATA CYREG_CAN0_CAN_RX4_ACR_DATA
#define CAN_1_CanIP__CAN_RX4_AMR CYREG_CAN0_CAN_RX4_AMR
#define CAN_1_CanIP__CAN_RX4_AMR_DATA CYREG_CAN0_CAN_RX4_AMR_DATA
#define CAN_1_CanIP__CAN_RX4_CONTROL CYREG_CAN0_CAN_RX4_CONTROL
#define CAN_1_CanIP__CAN_RX4_DATA_HIGH CYREG_CAN0_CAN_RX4_DATA_HIGH
#define CAN_1_CanIP__CAN_RX4_DATA_LOW CYREG_CAN0_CAN_RX4_DATA_LOW
#define CAN_1_CanIP__CAN_RX4_ID CYREG_CAN0_CAN_RX4_ID
#define CAN_1_CanIP__CAN_RX5_ACR CYREG_CAN0_CAN_RX5_ACR
#define CAN_1_CanIP__CAN_RX5_ACR_DATA CYREG_CAN0_CAN_RX5_ACR_DATA
#define CAN_1_CanIP__CAN_RX5_AMR CYREG_CAN0_CAN_RX5_AMR
#define CAN_1_CanIP__CAN_RX5_AMR_DATA CYREG_CAN0_CAN_RX5_AMR_DATA
#define CAN_1_CanIP__CAN_RX5_CONTROL CYREG_CAN0_CAN_RX5_CONTROL
#define CAN_1_CanIP__CAN_RX5_DATA_HIGH CYREG_CAN0_CAN_RX5_DATA_HIGH
#define CAN_1_CanIP__CAN_RX5_DATA_LOW CYREG_CAN0_CAN_RX5_DATA_LOW
#define CAN_1_CanIP__CAN_RX5_ID CYREG_CAN0_CAN_RX5_ID
#define CAN_1_CanIP__CAN_RX6_ACR CYREG_CAN0_CAN_RX6_ACR
#define CAN_1_CanIP__CAN_RX6_ACR_DATA CYREG_CAN0_CAN_RX6_ACR_DATA
#define CAN_1_CanIP__CAN_RX6_AMR CYREG_CAN0_CAN_RX6_AMR
#define CAN_1_CanIP__CAN_RX6_AMR_DATA CYREG_CAN0_CAN_RX6_AMR_DATA
#define CAN_1_CanIP__CAN_RX6_CONTROL CYREG_CAN0_CAN_RX6_CONTROL
#define CAN_1_CanIP__CAN_RX6_DATA_HIGH CYREG_CAN0_CAN_RX6_DATA_HIGH
#define CAN_1_CanIP__CAN_RX6_DATA_LOW CYREG_CAN0_CAN_RX6_DATA_LOW
#define CAN_1_CanIP__CAN_RX6_ID CYREG_CAN0_CAN_RX6_ID
#define CAN_1_CanIP__CAN_RX7_ACR CYREG_CAN0_CAN_RX7_ACR
#define CAN_1_CanIP__CAN_RX7_ACR_DATA CYREG_CAN0_CAN_RX7_ACR_DATA
#define CAN_1_CanIP__CAN_RX7_AMR CYREG_CAN0_CAN_RX7_AMR
#define CAN_1_CanIP__CAN_RX7_AMR_DATA CYREG_CAN0_CAN_RX7_AMR_DATA
#define CAN_1_CanIP__CAN_RX7_CONTROL CYREG_CAN0_CAN_RX7_CONTROL
#define CAN_1_CanIP__CAN_RX7_DATA_HIGH CYREG_CAN0_CAN_RX7_DATA_HIGH
#define CAN_1_CanIP__CAN_RX7_DATA_LOW CYREG_CAN0_CAN_RX7_DATA_LOW
#define CAN_1_CanIP__CAN_RX7_ID CYREG_CAN0_CAN_RX7_ID
#define CAN_1_CanIP__CAN_RX8_ACR CYREG_CAN0_CAN_RX8_ACR
#define CAN_1_CanIP__CAN_RX8_ACR_DATA CYREG_CAN0_CAN_RX8_ACR_DATA
#define CAN_1_CanIP__CAN_RX8_AMR CYREG_CAN0_CAN_RX8_AMR
#define CAN_1_CanIP__CAN_RX8_AMR_DATA CYREG_CAN0_CAN_RX8_AMR_DATA
#define CAN_1_CanIP__CAN_RX8_CONTROL CYREG_CAN0_CAN_RX8_CONTROL
#define CAN_1_CanIP__CAN_RX8_DATA_HIGH CYREG_CAN0_CAN_RX8_DATA_HIGH
#define CAN_1_CanIP__CAN_RX8_DATA_LOW CYREG_CAN0_CAN_RX8_DATA_LOW
#define CAN_1_CanIP__CAN_RX8_ID CYREG_CAN0_CAN_RX8_ID
#define CAN_1_CanIP__CAN_RX9_ACR CYREG_CAN0_CAN_RX9_ACR
#define CAN_1_CanIP__CAN_RX9_ACR_DATA CYREG_CAN0_CAN_RX9_ACR_DATA
#define CAN_1_CanIP__CAN_RX9_AMR CYREG_CAN0_CAN_RX9_AMR
#define CAN_1_CanIP__CAN_RX9_AMR_DATA CYREG_CAN0_CAN_RX9_AMR_DATA
#define CAN_1_CanIP__CAN_RX9_CONTROL CYREG_CAN0_CAN_RX9_CONTROL
#define CAN_1_CanIP__CAN_RX9_DATA_HIGH CYREG_CAN0_CAN_RX9_DATA_HIGH
#define CAN_1_CanIP__CAN_RX9_DATA_LOW CYREG_CAN0_CAN_RX9_DATA_LOW
#define CAN_1_CanIP__CAN_RX9_ID CYREG_CAN0_CAN_RX9_ID
#define CAN_1_CanIP__CAN_TX0_CONTROL CYREG_CAN0_CAN_TX0_CONTROL
#define CAN_1_CanIP__CAN_TX0_DATA_HIGH CYREG_CAN0_CAN_TX0_DATA_HIGH
#define CAN_1_CanIP__CAN_TX0_DATA_LOW CYREG_CAN0_CAN_TX0_DATA_LOW
#define CAN_1_CanIP__CAN_TX0_ID CYREG_CAN0_CAN_TX0_ID
#define CAN_1_CanIP__CAN_TX1_CONTROL CYREG_CAN0_CAN_TX1_CONTROL
#define CAN_1_CanIP__CAN_TX1_DATA_HIGH CYREG_CAN0_CAN_TX1_DATA_HIGH
#define CAN_1_CanIP__CAN_TX1_DATA_LOW CYREG_CAN0_CAN_TX1_DATA_LOW
#define CAN_1_CanIP__CAN_TX1_ID CYREG_CAN0_CAN_TX1_ID
#define CAN_1_CanIP__CAN_TX2_CONTROL CYREG_CAN0_CAN_TX2_CONTROL
#define CAN_1_CanIP__CAN_TX2_DATA_HIGH CYREG_CAN0_CAN_TX2_DATA_HIGH
#define CAN_1_CanIP__CAN_TX2_DATA_LOW CYREG_CAN0_CAN_TX2_DATA_LOW
#define CAN_1_CanIP__CAN_TX2_ID CYREG_CAN0_CAN_TX2_ID
#define CAN_1_CanIP__CAN_TX3_CONTROL CYREG_CAN0_CAN_TX3_CONTROL
#define CAN_1_CanIP__CAN_TX3_DATA_HIGH CYREG_CAN0_CAN_TX3_DATA_HIGH
#define CAN_1_CanIP__CAN_TX3_DATA_LOW CYREG_CAN0_CAN_TX3_DATA_LOW
#define CAN_1_CanIP__CAN_TX3_ID CYREG_CAN0_CAN_TX3_ID
#define CAN_1_CanIP__CAN_TX4_CONTROL CYREG_CAN0_CAN_TX4_CONTROL
#define CAN_1_CanIP__CAN_TX4_DATA_HIGH CYREG_CAN0_CAN_TX4_DATA_HIGH
#define CAN_1_CanIP__CAN_TX4_DATA_LOW CYREG_CAN0_CAN_TX4_DATA_LOW
#define CAN_1_CanIP__CAN_TX4_ID CYREG_CAN0_CAN_TX4_ID
#define CAN_1_CanIP__CAN_TX5_CONTROL CYREG_CAN0_CAN_TX5_CONTROL
#define CAN_1_CanIP__CAN_TX5_DATA_HIGH CYREG_CAN0_CAN_TX5_DATA_HIGH
#define CAN_1_CanIP__CAN_TX5_DATA_LOW CYREG_CAN0_CAN_TX5_DATA_LOW
#define CAN_1_CanIP__CAN_TX5_ID CYREG_CAN0_CAN_TX5_ID
#define CAN_1_CanIP__CAN_TX6_CONTROL CYREG_CAN0_CAN_TX6_CONTROL
#define CAN_1_CanIP__CAN_TX6_DATA_HIGH CYREG_CAN0_CAN_TX6_DATA_HIGH
#define CAN_1_CanIP__CAN_TX6_DATA_LOW CYREG_CAN0_CAN_TX6_DATA_LOW
#define CAN_1_CanIP__CAN_TX6_ID CYREG_CAN0_CAN_TX6_ID
#define CAN_1_CanIP__CAN_TX7_CONTROL CYREG_CAN0_CAN_TX7_CONTROL
#define CAN_1_CanIP__CAN_TX7_DATA_HIGH CYREG_CAN0_CAN_TX7_DATA_HIGH
#define CAN_1_CanIP__CAN_TX7_DATA_LOW CYREG_CAN0_CAN_TX7_DATA_LOW
#define CAN_1_CanIP__CAN_TX7_ID CYREG_CAN0_CAN_TX7_ID
#define CAN_1_CanIP__CNTL CYREG_CAN0_CNTL
#define CAN_1_CanIP__COMMAND CYREG_CAN0_COMMAND
#define CAN_1_CanIP__CONFIG CYREG_CAN0_CONFIG
#define CAN_1_CanIP__ECR CYREG_CAN0_ECR
#define CAN_1_CanIP__ERROR_STATUS CYREG_CAN0_ERROR_STATUS
#define CAN_1_CanIP__INT_EBL CYREG_CAN0_INT_EBL
#define CAN_1_CanIP__INT_STATUS CYREG_CAN0_INT_STATUS
#define CAN_1_CanIP__INTR_CAN CYREG_CAN0_INTR_CAN
#define CAN_1_CanIP__INTR_CAN_MASK CYREG_CAN0_INTR_CAN_MASK
#define CAN_1_CanIP__INTR_CAN_MASKED CYREG_CAN0_INTR_CAN_MASKED
#define CAN_1_CanIP__INTR_CAN_SET CYREG_CAN0_INTR_CAN_SET
#define CAN_1_CanIP__TTCAN_CAPTURE CYREG_CAN0_TTCAN_CAPTURE
#define CAN_1_CanIP__TTCAN_COMPARE CYREG_CAN0_TTCAN_COMPARE
#define CAN_1_CanIP__TTCAN_COUNTER CYREG_CAN0_TTCAN_COUNTER
#define CAN_1_CanIP__TTCAN_TIMING CYREG_CAN0_TTCAN_TIMING
#define CAN_1_HFCLK__DIV_ID 0x00000041u
#define CAN_1_HFCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define CAN_1_HFCLK__PA_DIV_ID 0x000000FFu
#define CAN_1_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CAN_1_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CAN_1_isr__INTC_MASK 0x8000000u
#define CAN_1_isr__INTC_NUMBER 27u
#define CAN_1_isr__INTC_PRIOR_MASK 0xC0000000u
#define CAN_1_isr__INTC_PRIOR_NUM 3u
#define CAN_1_isr__INTC_PRIOR_REG CYREG_CM0_IPR6
#define CAN_1_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define CAN_1_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* D_LSB */
#define D_LSB__0__DR CYREG_GPIO_PRT1_DR
#define D_LSB__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D_LSB__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D_LSB__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D_LSB__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define D_LSB__0__HSIOM_MASK 0x0000000Fu
#define D_LSB__0__HSIOM_SHIFT 0u
#define D_LSB__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__0__INTR CYREG_GPIO_PRT1_INTR
#define D_LSB__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define D_LSB__0__MASK 0x01u
#define D_LSB__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define D_LSB__0__OUT_SEL_SHIFT 0u
#define D_LSB__0__OUT_SEL_VAL 0u
#define D_LSB__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D_LSB__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D_LSB__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D_LSB__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D_LSB__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D_LSB__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D_LSB__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D_LSB__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D_LSB__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D_LSB__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D_LSB__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D_LSB__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D_LSB__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D_LSB__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D_LSB__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D_LSB__0__PC CYREG_GPIO_PRT1_PC
#define D_LSB__0__PC2 CYREG_GPIO_PRT1_PC2
#define D_LSB__0__PORT 1u
#define D_LSB__0__PS CYREG_GPIO_PRT1_PS
#define D_LSB__0__SHIFT 0u
#define D_LSB__1__DR CYREG_GPIO_PRT1_DR
#define D_LSB__1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D_LSB__1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D_LSB__1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D_LSB__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define D_LSB__1__HSIOM_MASK 0x000000F0u
#define D_LSB__1__HSIOM_SHIFT 4u
#define D_LSB__1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__1__INTR CYREG_GPIO_PRT1_INTR
#define D_LSB__1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__1__INTSTAT CYREG_GPIO_PRT1_INTR
#define D_LSB__1__MASK 0x02u
#define D_LSB__1__OUT_SEL CYREG_UDB_PA1_CFG10
#define D_LSB__1__OUT_SEL_SHIFT 2u
#define D_LSB__1__OUT_SEL_VAL 1u
#define D_LSB__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D_LSB__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D_LSB__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D_LSB__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D_LSB__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D_LSB__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D_LSB__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D_LSB__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D_LSB__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D_LSB__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D_LSB__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D_LSB__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D_LSB__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D_LSB__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D_LSB__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D_LSB__1__PC CYREG_GPIO_PRT1_PC
#define D_LSB__1__PC2 CYREG_GPIO_PRT1_PC2
#define D_LSB__1__PORT 1u
#define D_LSB__1__PS CYREG_GPIO_PRT1_PS
#define D_LSB__1__SHIFT 1u
#define D_LSB__2__DR CYREG_GPIO_PRT1_DR
#define D_LSB__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D_LSB__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D_LSB__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D_LSB__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define D_LSB__2__HSIOM_MASK 0x00000F00u
#define D_LSB__2__HSIOM_SHIFT 8u
#define D_LSB__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__2__INTR CYREG_GPIO_PRT1_INTR
#define D_LSB__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define D_LSB__2__MASK 0x04u
#define D_LSB__2__OUT_SEL CYREG_UDB_PA1_CFG10
#define D_LSB__2__OUT_SEL_SHIFT 4u
#define D_LSB__2__OUT_SEL_VAL 3u
#define D_LSB__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D_LSB__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D_LSB__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D_LSB__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D_LSB__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D_LSB__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D_LSB__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D_LSB__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D_LSB__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D_LSB__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D_LSB__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D_LSB__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D_LSB__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D_LSB__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D_LSB__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D_LSB__2__PC CYREG_GPIO_PRT1_PC
#define D_LSB__2__PC2 CYREG_GPIO_PRT1_PC2
#define D_LSB__2__PORT 1u
#define D_LSB__2__PS CYREG_GPIO_PRT1_PS
#define D_LSB__2__SHIFT 2u
#define D_LSB__3__DR CYREG_GPIO_PRT1_DR
#define D_LSB__3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D_LSB__3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D_LSB__3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D_LSB__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define D_LSB__3__HSIOM_MASK 0x0000F000u
#define D_LSB__3__HSIOM_SHIFT 12u
#define D_LSB__3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__3__INTR CYREG_GPIO_PRT1_INTR
#define D_LSB__3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__3__INTSTAT CYREG_GPIO_PRT1_INTR
#define D_LSB__3__MASK 0x08u
#define D_LSB__3__OUT_SEL CYREG_UDB_PA1_CFG10
#define D_LSB__3__OUT_SEL_SHIFT 6u
#define D_LSB__3__OUT_SEL_VAL 2u
#define D_LSB__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D_LSB__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D_LSB__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D_LSB__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D_LSB__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D_LSB__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D_LSB__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D_LSB__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D_LSB__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D_LSB__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D_LSB__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D_LSB__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D_LSB__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D_LSB__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D_LSB__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D_LSB__3__PC CYREG_GPIO_PRT1_PC
#define D_LSB__3__PC2 CYREG_GPIO_PRT1_PC2
#define D_LSB__3__PORT 1u
#define D_LSB__3__PS CYREG_GPIO_PRT1_PS
#define D_LSB__3__SHIFT 3u
#define D_LSB__4__DR CYREG_GPIO_PRT1_DR
#define D_LSB__4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D_LSB__4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D_LSB__4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D_LSB__4__HSIOM CYREG_HSIOM_PORT_SEL1
#define D_LSB__4__HSIOM_MASK 0x000F0000u
#define D_LSB__4__HSIOM_SHIFT 16u
#define D_LSB__4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__4__INTR CYREG_GPIO_PRT1_INTR
#define D_LSB__4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__4__INTSTAT CYREG_GPIO_PRT1_INTR
#define D_LSB__4__MASK 0x10u
#define D_LSB__4__OUT_SEL CYREG_UDB_PA1_CFG11
#define D_LSB__4__OUT_SEL_SHIFT 8u
#define D_LSB__4__OUT_SEL_VAL 0u
#define D_LSB__4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D_LSB__4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D_LSB__4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D_LSB__4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D_LSB__4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D_LSB__4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D_LSB__4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D_LSB__4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D_LSB__4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D_LSB__4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D_LSB__4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D_LSB__4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D_LSB__4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D_LSB__4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D_LSB__4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D_LSB__4__PC CYREG_GPIO_PRT1_PC
#define D_LSB__4__PC2 CYREG_GPIO_PRT1_PC2
#define D_LSB__4__PORT 1u
#define D_LSB__4__PS CYREG_GPIO_PRT1_PS
#define D_LSB__4__SHIFT 4u
#define D_LSB__5__DR CYREG_GPIO_PRT1_DR
#define D_LSB__5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D_LSB__5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D_LSB__5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D_LSB__5__HSIOM CYREG_HSIOM_PORT_SEL1
#define D_LSB__5__HSIOM_MASK 0x00F00000u
#define D_LSB__5__HSIOM_SHIFT 20u
#define D_LSB__5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__5__INTR CYREG_GPIO_PRT1_INTR
#define D_LSB__5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__5__INTSTAT CYREG_GPIO_PRT1_INTR
#define D_LSB__5__MASK 0x20u
#define D_LSB__5__OUT_SEL CYREG_UDB_PA1_CFG11
#define D_LSB__5__OUT_SEL_SHIFT 10u
#define D_LSB__5__OUT_SEL_VAL 1u
#define D_LSB__5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D_LSB__5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D_LSB__5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D_LSB__5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D_LSB__5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D_LSB__5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D_LSB__5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D_LSB__5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D_LSB__5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D_LSB__5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D_LSB__5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D_LSB__5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D_LSB__5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D_LSB__5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D_LSB__5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D_LSB__5__PC CYREG_GPIO_PRT1_PC
#define D_LSB__5__PC2 CYREG_GPIO_PRT1_PC2
#define D_LSB__5__PORT 1u
#define D_LSB__5__PS CYREG_GPIO_PRT1_PS
#define D_LSB__5__SHIFT 5u
#define D_LSB__6__DR CYREG_GPIO_PRT1_DR
#define D_LSB__6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D_LSB__6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D_LSB__6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D_LSB__6__HSIOM CYREG_HSIOM_PORT_SEL1
#define D_LSB__6__HSIOM_MASK 0x0F000000u
#define D_LSB__6__HSIOM_SHIFT 24u
#define D_LSB__6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__6__INTR CYREG_GPIO_PRT1_INTR
#define D_LSB__6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__6__INTSTAT CYREG_GPIO_PRT1_INTR
#define D_LSB__6__MASK 0x40u
#define D_LSB__6__OUT_SEL CYREG_UDB_PA1_CFG11
#define D_LSB__6__OUT_SEL_SHIFT 12u
#define D_LSB__6__OUT_SEL_VAL 3u
#define D_LSB__6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D_LSB__6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D_LSB__6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D_LSB__6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D_LSB__6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D_LSB__6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D_LSB__6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D_LSB__6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D_LSB__6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D_LSB__6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D_LSB__6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D_LSB__6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D_LSB__6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D_LSB__6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D_LSB__6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D_LSB__6__PC CYREG_GPIO_PRT1_PC
#define D_LSB__6__PC2 CYREG_GPIO_PRT1_PC2
#define D_LSB__6__PORT 1u
#define D_LSB__6__PS CYREG_GPIO_PRT1_PS
#define D_LSB__6__SHIFT 6u
#define D_LSB__7__DR CYREG_GPIO_PRT1_DR
#define D_LSB__7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D_LSB__7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D_LSB__7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D_LSB__7__HSIOM CYREG_HSIOM_PORT_SEL1
#define D_LSB__7__HSIOM_MASK 0xF0000000u
#define D_LSB__7__HSIOM_SHIFT 28u
#define D_LSB__7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__7__INTR CYREG_GPIO_PRT1_INTR
#define D_LSB__7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__7__INTSTAT CYREG_GPIO_PRT1_INTR
#define D_LSB__7__MASK 0x80u
#define D_LSB__7__OUT_SEL CYREG_UDB_PA1_CFG11
#define D_LSB__7__OUT_SEL_SHIFT 14u
#define D_LSB__7__OUT_SEL_VAL 2u
#define D_LSB__7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D_LSB__7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D_LSB__7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D_LSB__7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D_LSB__7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D_LSB__7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D_LSB__7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D_LSB__7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D_LSB__7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D_LSB__7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D_LSB__7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D_LSB__7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D_LSB__7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D_LSB__7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D_LSB__7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D_LSB__7__PC CYREG_GPIO_PRT1_PC
#define D_LSB__7__PC2 CYREG_GPIO_PRT1_PC2
#define D_LSB__7__PORT 1u
#define D_LSB__7__PS CYREG_GPIO_PRT1_PS
#define D_LSB__7__SHIFT 7u
#define D_LSB__DR CYREG_GPIO_PRT1_DR
#define D_LSB__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define D_LSB__DR_INV CYREG_GPIO_PRT1_DR_INV
#define D_LSB__DR_SET CYREG_GPIO_PRT1_DR_SET
#define D_LSB__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__INTR CYREG_GPIO_PRT1_INTR
#define D_LSB__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define D_LSB__INTSTAT CYREG_GPIO_PRT1_INTR
#define D_LSB__PA__CFG0 CYREG_UDB_PA1_CFG0
#define D_LSB__PA__CFG1 CYREG_UDB_PA1_CFG1
#define D_LSB__PA__CFG10 CYREG_UDB_PA1_CFG10
#define D_LSB__PA__CFG11 CYREG_UDB_PA1_CFG11
#define D_LSB__PA__CFG12 CYREG_UDB_PA1_CFG12
#define D_LSB__PA__CFG13 CYREG_UDB_PA1_CFG13
#define D_LSB__PA__CFG14 CYREG_UDB_PA1_CFG14
#define D_LSB__PA__CFG2 CYREG_UDB_PA1_CFG2
#define D_LSB__PA__CFG3 CYREG_UDB_PA1_CFG3
#define D_LSB__PA__CFG4 CYREG_UDB_PA1_CFG4
#define D_LSB__PA__CFG5 CYREG_UDB_PA1_CFG5
#define D_LSB__PA__CFG6 CYREG_UDB_PA1_CFG6
#define D_LSB__PA__CFG7 CYREG_UDB_PA1_CFG7
#define D_LSB__PA__CFG8 CYREG_UDB_PA1_CFG8
#define D_LSB__PA__CFG9 CYREG_UDB_PA1_CFG9
#define D_LSB__PC CYREG_GPIO_PRT1_PC
#define D_LSB__PC2 CYREG_GPIO_PRT1_PC2
#define D_LSB__PORT 1u
#define D_LSB__PS CYREG_GPIO_PRT1_PS

/* D_RST */
#define D_RST__0__DR CYREG_GPIO_PRT7_DR
#define D_RST__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define D_RST__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define D_RST__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define D_RST__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define D_RST__0__HSIOM_MASK 0x000000F0u
#define D_RST__0__HSIOM_SHIFT 4u
#define D_RST__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define D_RST__0__INTR CYREG_GPIO_PRT7_INTR
#define D_RST__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define D_RST__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define D_RST__0__MASK 0x02u
#define D_RST__0__PC CYREG_GPIO_PRT7_PC
#define D_RST__0__PC2 CYREG_GPIO_PRT7_PC2
#define D_RST__0__PORT 7u
#define D_RST__0__PS CYREG_GPIO_PRT7_PS
#define D_RST__0__SHIFT 1u
#define D_RST__DR CYREG_GPIO_PRT7_DR
#define D_RST__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define D_RST__DR_INV CYREG_GPIO_PRT7_DR_INV
#define D_RST__DR_SET CYREG_GPIO_PRT7_DR_SET
#define D_RST__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define D_RST__INTR CYREG_GPIO_PRT7_INTR
#define D_RST__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define D_RST__INTSTAT CYREG_GPIO_PRT7_INTR
#define D_RST__MASK 0x02u
#define D_RST__PC CYREG_GPIO_PRT7_PC
#define D_RST__PC2 CYREG_GPIO_PRT7_PC2
#define D_RST__PORT 7u
#define D_RST__PS CYREG_GPIO_PRT7_PS
#define D_RST__SHIFT 1u

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL3
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL3
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST3
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A03
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A13
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D03
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D13
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F03
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F13
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3

/* BUZZER */
#define BUZZER__0__DR CYREG_GPIO_PRT3_DR
#define BUZZER__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BUZZER__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BUZZER__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BUZZER__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BUZZER__0__HSIOM_MASK 0xF0000000u
#define BUZZER__0__HSIOM_SHIFT 28u
#define BUZZER__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BUZZER__0__INTR CYREG_GPIO_PRT3_INTR
#define BUZZER__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BUZZER__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BUZZER__0__MASK 0x80u
#define BUZZER__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define BUZZER__0__OUT_SEL_SHIFT 14u
#define BUZZER__0__OUT_SEL_VAL 3u
#define BUZZER__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BUZZER__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BUZZER__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BUZZER__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BUZZER__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BUZZER__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BUZZER__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BUZZER__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BUZZER__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BUZZER__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BUZZER__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BUZZER__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BUZZER__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BUZZER__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BUZZER__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BUZZER__0__PC CYREG_GPIO_PRT3_PC
#define BUZZER__0__PC2 CYREG_GPIO_PRT3_PC2
#define BUZZER__0__PORT 3u
#define BUZZER__0__PS CYREG_GPIO_PRT3_PS
#define BUZZER__0__SHIFT 7u
#define BUZZER__DR CYREG_GPIO_PRT3_DR
#define BUZZER__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BUZZER__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BUZZER__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BUZZER__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BUZZER__INTR CYREG_GPIO_PRT3_INTR
#define BUZZER__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BUZZER__INTSTAT CYREG_GPIO_PRT3_INTR
#define BUZZER__MASK 0x80u
#define BUZZER__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BUZZER__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BUZZER__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BUZZER__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BUZZER__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BUZZER__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BUZZER__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BUZZER__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BUZZER__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BUZZER__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BUZZER__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BUZZER__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BUZZER__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BUZZER__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BUZZER__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BUZZER__PC CYREG_GPIO_PRT3_PC
#define BUZZER__PC2 CYREG_GPIO_PRT3_PC2
#define BUZZER__PORT 3u
#define BUZZER__PS CYREG_GPIO_PRT3_PS
#define BUZZER__SHIFT 7u

/* RGB1_1 */
#define RGB1_1__0__DR CYREG_GPIO_PRT4_DR
#define RGB1_1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RGB1_1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RGB1_1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RGB1_1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define RGB1_1__0__HSIOM_MASK 0x0000F000u
#define RGB1_1__0__HSIOM_SHIFT 12u
#define RGB1_1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB1_1__0__INTR CYREG_GPIO_PRT4_INTR
#define RGB1_1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB1_1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define RGB1_1__0__MASK 0x08u
#define RGB1_1__0__PC CYREG_GPIO_PRT4_PC
#define RGB1_1__0__PC2 CYREG_GPIO_PRT4_PC2
#define RGB1_1__0__PORT 4u
#define RGB1_1__0__PS CYREG_GPIO_PRT4_PS
#define RGB1_1__0__SHIFT 3u
#define RGB1_1__DR CYREG_GPIO_PRT4_DR
#define RGB1_1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RGB1_1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RGB1_1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RGB1_1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB1_1__INTR CYREG_GPIO_PRT4_INTR
#define RGB1_1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB1_1__INTSTAT CYREG_GPIO_PRT4_INTR
#define RGB1_1__MASK 0x08u
#define RGB1_1__PC CYREG_GPIO_PRT4_PC
#define RGB1_1__PC2 CYREG_GPIO_PRT4_PC2
#define RGB1_1__PORT 4u
#define RGB1_1__PS CYREG_GPIO_PRT4_PS
#define RGB1_1__SHIFT 3u

/* RGB2_1 */
#define RGB2_1__0__DR CYREG_GPIO_PRT4_DR
#define RGB2_1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RGB2_1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RGB2_1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RGB2_1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define RGB2_1__0__HSIOM_MASK 0x000F0000u
#define RGB2_1__0__HSIOM_SHIFT 16u
#define RGB2_1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB2_1__0__INTR CYREG_GPIO_PRT4_INTR
#define RGB2_1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB2_1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define RGB2_1__0__MASK 0x10u
#define RGB2_1__0__PC CYREG_GPIO_PRT4_PC
#define RGB2_1__0__PC2 CYREG_GPIO_PRT4_PC2
#define RGB2_1__0__PORT 4u
#define RGB2_1__0__PS CYREG_GPIO_PRT4_PS
#define RGB2_1__0__SHIFT 4u
#define RGB2_1__DR CYREG_GPIO_PRT4_DR
#define RGB2_1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RGB2_1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RGB2_1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RGB2_1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB2_1__INTR CYREG_GPIO_PRT4_INTR
#define RGB2_1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB2_1__INTSTAT CYREG_GPIO_PRT4_INTR
#define RGB2_1__MASK 0x10u
#define RGB2_1__PC CYREG_GPIO_PRT4_PC
#define RGB2_1__PC2 CYREG_GPIO_PRT4_PC2
#define RGB2_1__PORT 4u
#define RGB2_1__PS CYREG_GPIO_PRT4_PS
#define RGB2_1__SHIFT 4u

/* RGB3_1 */
#define RGB3_1__0__DR CYREG_GPIO_PRT4_DR
#define RGB3_1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RGB3_1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RGB3_1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RGB3_1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define RGB3_1__0__HSIOM_MASK 0x00F00000u
#define RGB3_1__0__HSIOM_SHIFT 20u
#define RGB3_1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB3_1__0__INTR CYREG_GPIO_PRT4_INTR
#define RGB3_1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB3_1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define RGB3_1__0__MASK 0x20u
#define RGB3_1__0__PC CYREG_GPIO_PRT4_PC
#define RGB3_1__0__PC2 CYREG_GPIO_PRT4_PC2
#define RGB3_1__0__PORT 4u
#define RGB3_1__0__PS CYREG_GPIO_PRT4_PS
#define RGB3_1__0__SHIFT 5u
#define RGB3_1__DR CYREG_GPIO_PRT4_DR
#define RGB3_1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RGB3_1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RGB3_1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RGB3_1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB3_1__INTR CYREG_GPIO_PRT4_INTR
#define RGB3_1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RGB3_1__INTSTAT CYREG_GPIO_PRT4_INTR
#define RGB3_1__MASK 0x20u
#define RGB3_1__PC CYREG_GPIO_PRT4_PC
#define RGB3_1__PC2 CYREG_GPIO_PRT4_PC2
#define RGB3_1__PORT 4u
#define RGB3_1__PS CYREG_GPIO_PRT4_PS
#define RGB3_1__SHIFT 5u

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock_2__DIV_ID 0x00000042u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_2__PA_DIV_ID 0x000000FFu

/* RX_CAN0 */
#define RX_CAN0__0__DR CYREG_GPIO_PRT0_DR
#define RX_CAN0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RX_CAN0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RX_CAN0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RX_CAN0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define RX_CAN0__0__HSIOM_MASK 0x0000000Fu
#define RX_CAN0__0__HSIOM_SHIFT 0u
#define RX_CAN0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RX_CAN0__0__INTR CYREG_GPIO_PRT0_INTR
#define RX_CAN0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RX_CAN0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define RX_CAN0__0__MASK 0x01u
#define RX_CAN0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RX_CAN0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RX_CAN0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RX_CAN0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RX_CAN0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RX_CAN0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RX_CAN0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RX_CAN0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RX_CAN0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RX_CAN0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RX_CAN0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RX_CAN0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RX_CAN0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RX_CAN0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RX_CAN0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RX_CAN0__0__PC CYREG_GPIO_PRT0_PC
#define RX_CAN0__0__PC2 CYREG_GPIO_PRT0_PC2
#define RX_CAN0__0__PORT 0u
#define RX_CAN0__0__PS CYREG_GPIO_PRT0_PS
#define RX_CAN0__0__SHIFT 0u
#define RX_CAN0__DR CYREG_GPIO_PRT0_DR
#define RX_CAN0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define RX_CAN0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define RX_CAN0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define RX_CAN0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define RX_CAN0__INTR CYREG_GPIO_PRT0_INTR
#define RX_CAN0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define RX_CAN0__INTSTAT CYREG_GPIO_PRT0_INTR
#define RX_CAN0__MASK 0x01u
#define RX_CAN0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RX_CAN0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RX_CAN0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RX_CAN0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RX_CAN0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RX_CAN0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RX_CAN0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RX_CAN0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RX_CAN0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RX_CAN0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RX_CAN0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RX_CAN0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RX_CAN0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RX_CAN0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RX_CAN0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RX_CAN0__PC CYREG_GPIO_PRT0_PC
#define RX_CAN0__PC2 CYREG_GPIO_PRT0_PC2
#define RX_CAN0__PORT 0u
#define RX_CAN0__PS CYREG_GPIO_PRT0_PS
#define RX_CAN0__SHIFT 0u

/* RX_CAN1 */
#define RX_CAN1__0__DR CYREG_GPIO_PRT4_DR
#define RX_CAN1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RX_CAN1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RX_CAN1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RX_CAN1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define RX_CAN1__0__HSIOM_MASK 0x0000000Fu
#define RX_CAN1__0__HSIOM_SHIFT 0u
#define RX_CAN1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RX_CAN1__0__INTR CYREG_GPIO_PRT4_INTR
#define RX_CAN1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RX_CAN1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define RX_CAN1__0__MASK 0x01u
#define RX_CAN1__0__PC CYREG_GPIO_PRT4_PC
#define RX_CAN1__0__PC2 CYREG_GPIO_PRT4_PC2
#define RX_CAN1__0__PORT 4u
#define RX_CAN1__0__PS CYREG_GPIO_PRT4_PS
#define RX_CAN1__0__SHIFT 0u
#define RX_CAN1__DR CYREG_GPIO_PRT4_DR
#define RX_CAN1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define RX_CAN1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define RX_CAN1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define RX_CAN1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define RX_CAN1__INTR CYREG_GPIO_PRT4_INTR
#define RX_CAN1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define RX_CAN1__INTSTAT CYREG_GPIO_PRT4_INTR
#define RX_CAN1__MASK 0x01u
#define RX_CAN1__PC CYREG_GPIO_PRT4_PC
#define RX_CAN1__PC2 CYREG_GPIO_PRT4_PC2
#define RX_CAN1__PORT 4u
#define RX_CAN1__PS CYREG_GPIO_PRT4_PS
#define RX_CAN1__SHIFT 0u

/* TX_CAN0 */
#define TX_CAN0__0__DR CYREG_GPIO_PRT0_DR
#define TX_CAN0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TX_CAN0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TX_CAN0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TX_CAN0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define TX_CAN0__0__HSIOM_MASK 0x000000F0u
#define TX_CAN0__0__HSIOM_SHIFT 4u
#define TX_CAN0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TX_CAN0__0__INTR CYREG_GPIO_PRT0_INTR
#define TX_CAN0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TX_CAN0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define TX_CAN0__0__MASK 0x02u
#define TX_CAN0__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define TX_CAN0__0__OUT_SEL_SHIFT 2u
#define TX_CAN0__0__OUT_SEL_VAL -1u
#define TX_CAN0__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TX_CAN0__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TX_CAN0__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TX_CAN0__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TX_CAN0__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TX_CAN0__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TX_CAN0__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TX_CAN0__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TX_CAN0__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TX_CAN0__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TX_CAN0__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TX_CAN0__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TX_CAN0__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TX_CAN0__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TX_CAN0__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TX_CAN0__0__PC CYREG_GPIO_PRT0_PC
#define TX_CAN0__0__PC2 CYREG_GPIO_PRT0_PC2
#define TX_CAN0__0__PORT 0u
#define TX_CAN0__0__PS CYREG_GPIO_PRT0_PS
#define TX_CAN0__0__SHIFT 1u
#define TX_CAN0__DR CYREG_GPIO_PRT0_DR
#define TX_CAN0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define TX_CAN0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define TX_CAN0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define TX_CAN0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define TX_CAN0__INTR CYREG_GPIO_PRT0_INTR
#define TX_CAN0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define TX_CAN0__INTSTAT CYREG_GPIO_PRT0_INTR
#define TX_CAN0__MASK 0x02u
#define TX_CAN0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define TX_CAN0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define TX_CAN0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define TX_CAN0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define TX_CAN0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define TX_CAN0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define TX_CAN0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define TX_CAN0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define TX_CAN0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define TX_CAN0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define TX_CAN0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define TX_CAN0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define TX_CAN0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define TX_CAN0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define TX_CAN0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define TX_CAN0__PC CYREG_GPIO_PRT0_PC
#define TX_CAN0__PC2 CYREG_GPIO_PRT0_PC2
#define TX_CAN0__PORT 0u
#define TX_CAN0__PS CYREG_GPIO_PRT0_PS
#define TX_CAN0__SHIFT 1u

/* TX_CAN1 */
#define TX_CAN1__0__DR CYREG_GPIO_PRT4_DR
#define TX_CAN1__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define TX_CAN1__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define TX_CAN1__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define TX_CAN1__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define TX_CAN1__0__HSIOM_MASK 0x000000F0u
#define TX_CAN1__0__HSIOM_SHIFT 4u
#define TX_CAN1__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define TX_CAN1__0__INTR CYREG_GPIO_PRT4_INTR
#define TX_CAN1__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define TX_CAN1__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define TX_CAN1__0__MASK 0x02u
#define TX_CAN1__0__PC CYREG_GPIO_PRT4_PC
#define TX_CAN1__0__PC2 CYREG_GPIO_PRT4_PC2
#define TX_CAN1__0__PORT 4u
#define TX_CAN1__0__PS CYREG_GPIO_PRT4_PS
#define TX_CAN1__0__SHIFT 1u
#define TX_CAN1__DR CYREG_GPIO_PRT4_DR
#define TX_CAN1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define TX_CAN1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define TX_CAN1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define TX_CAN1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define TX_CAN1__INTR CYREG_GPIO_PRT4_INTR
#define TX_CAN1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define TX_CAN1__INTSTAT CYREG_GPIO_PRT4_INTR
#define TX_CAN1__MASK 0x02u
#define TX_CAN1__PC CYREG_GPIO_PRT4_PC
#define TX_CAN1__PC2 CYREG_GPIO_PRT4_PC2
#define TX_CAN1__PORT 4u
#define TX_CAN1__PS CYREG_GPIO_PRT4_PS
#define TX_CAN1__SHIFT 1u

/* Analog_1 */
#define Analog_1__0__DR CYREG_GPIO_PRT2_DR
#define Analog_1__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Analog_1__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Analog_1__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Analog_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Analog_1__0__HSIOM_MASK 0x0F000000u
#define Analog_1__0__HSIOM_SHIFT 24u
#define Analog_1__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Analog_1__0__INTR CYREG_GPIO_PRT2_INTR
#define Analog_1__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Analog_1__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Analog_1__0__MASK 0x40u
#define Analog_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Analog_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Analog_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Analog_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Analog_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Analog_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Analog_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Analog_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Analog_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Analog_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Analog_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Analog_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Analog_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Analog_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Analog_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Analog_1__0__PC CYREG_GPIO_PRT2_PC
#define Analog_1__0__PC2 CYREG_GPIO_PRT2_PC2
#define Analog_1__0__PORT 2u
#define Analog_1__0__PS CYREG_GPIO_PRT2_PS
#define Analog_1__0__SHIFT 6u
#define Analog_1__DR CYREG_GPIO_PRT2_DR
#define Analog_1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Analog_1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Analog_1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Analog_1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Analog_1__INTR CYREG_GPIO_PRT2_INTR
#define Analog_1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Analog_1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Analog_1__MASK 0x40u
#define Analog_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Analog_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Analog_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Analog_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Analog_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Analog_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Analog_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Analog_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Analog_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Analog_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Analog_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Analog_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Analog_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Analog_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Analog_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Analog_1__PC CYREG_GPIO_PRT2_PC
#define Analog_1__PC2 CYREG_GPIO_PRT2_PC2
#define Analog_1__PORT 2u
#define Analog_1__PS CYREG_GPIO_PRT2_PS
#define Analog_1__SHIFT 6u

/* Analog_2 */
#define Analog_2__0__DR CYREG_GPIO_PRT2_DR
#define Analog_2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Analog_2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Analog_2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Analog_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Analog_2__0__HSIOM_MASK 0xF0000000u
#define Analog_2__0__HSIOM_SHIFT 28u
#define Analog_2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Analog_2__0__INTR CYREG_GPIO_PRT2_INTR
#define Analog_2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Analog_2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Analog_2__0__MASK 0x80u
#define Analog_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Analog_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Analog_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Analog_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Analog_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Analog_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Analog_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Analog_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Analog_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Analog_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Analog_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Analog_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Analog_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Analog_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Analog_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Analog_2__0__PC CYREG_GPIO_PRT2_PC
#define Analog_2__0__PC2 CYREG_GPIO_PRT2_PC2
#define Analog_2__0__PORT 2u
#define Analog_2__0__PS CYREG_GPIO_PRT2_PS
#define Analog_2__0__SHIFT 7u
#define Analog_2__DR CYREG_GPIO_PRT2_DR
#define Analog_2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Analog_2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Analog_2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Analog_2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Analog_2__INTR CYREG_GPIO_PRT2_INTR
#define Analog_2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Analog_2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Analog_2__MASK 0x80u
#define Analog_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Analog_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Analog_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Analog_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Analog_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Analog_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Analog_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Analog_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Analog_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Analog_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Analog_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Analog_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Analog_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Analog_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Analog_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Analog_2__PC CYREG_GPIO_PRT2_PC
#define Analog_2__PC2 CYREG_GPIO_PRT2_PC2
#define Analog_2__PORT 2u
#define Analog_2__PS CYREG_GPIO_PRT2_PS
#define Analog_2__SHIFT 7u

/* Digital1 */
#define Digital1__0__DR CYREG_GPIO_PRT3_DR
#define Digital1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Digital1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Digital1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Digital1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Digital1__0__HSIOM_MASK 0x000F0000u
#define Digital1__0__HSIOM_SHIFT 16u
#define Digital1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital1__0__INTR CYREG_GPIO_PRT3_INTR
#define Digital1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Digital1__0__MASK 0x10u
#define Digital1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Digital1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Digital1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Digital1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Digital1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Digital1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Digital1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Digital1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Digital1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Digital1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Digital1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Digital1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Digital1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Digital1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Digital1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Digital1__0__PC CYREG_GPIO_PRT3_PC
#define Digital1__0__PC2 CYREG_GPIO_PRT3_PC2
#define Digital1__0__PORT 3u
#define Digital1__0__PS CYREG_GPIO_PRT3_PS
#define Digital1__0__SHIFT 4u
#define Digital1__DR CYREG_GPIO_PRT3_DR
#define Digital1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Digital1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Digital1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Digital1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital1__INTR CYREG_GPIO_PRT3_INTR
#define Digital1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital1__INTSTAT CYREG_GPIO_PRT3_INTR
#define Digital1__MASK 0x10u
#define Digital1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Digital1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Digital1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Digital1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Digital1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Digital1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Digital1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Digital1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Digital1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Digital1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Digital1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Digital1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Digital1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Digital1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Digital1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Digital1__PC CYREG_GPIO_PRT3_PC
#define Digital1__PC2 CYREG_GPIO_PRT3_PC2
#define Digital1__PORT 3u
#define Digital1__PS CYREG_GPIO_PRT3_PS
#define Digital1__SHIFT 4u

/* Digital2 */
#define Digital2__0__DR CYREG_GPIO_PRT3_DR
#define Digital2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Digital2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Digital2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Digital2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Digital2__0__HSIOM_MASK 0x00F00000u
#define Digital2__0__HSIOM_SHIFT 20u
#define Digital2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital2__0__INTR CYREG_GPIO_PRT3_INTR
#define Digital2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Digital2__0__MASK 0x20u
#define Digital2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Digital2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Digital2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Digital2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Digital2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Digital2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Digital2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Digital2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Digital2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Digital2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Digital2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Digital2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Digital2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Digital2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Digital2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Digital2__0__PC CYREG_GPIO_PRT3_PC
#define Digital2__0__PC2 CYREG_GPIO_PRT3_PC2
#define Digital2__0__PORT 3u
#define Digital2__0__PS CYREG_GPIO_PRT3_PS
#define Digital2__0__SHIFT 5u
#define Digital2__DR CYREG_GPIO_PRT3_DR
#define Digital2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Digital2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Digital2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Digital2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital2__INTR CYREG_GPIO_PRT3_INTR
#define Digital2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital2__INTSTAT CYREG_GPIO_PRT3_INTR
#define Digital2__MASK 0x20u
#define Digital2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Digital2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Digital2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Digital2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Digital2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Digital2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Digital2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Digital2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Digital2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Digital2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Digital2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Digital2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Digital2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Digital2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Digital2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Digital2__PC CYREG_GPIO_PRT3_PC
#define Digital2__PC2 CYREG_GPIO_PRT3_PC2
#define Digital2__PORT 3u
#define Digital2__PS CYREG_GPIO_PRT3_PS
#define Digital2__SHIFT 5u

/* Digital3 */
#define Digital3__0__DR CYREG_GPIO_PRT3_DR
#define Digital3__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Digital3__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Digital3__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Digital3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Digital3__0__HSIOM_MASK 0x0F000000u
#define Digital3__0__HSIOM_SHIFT 24u
#define Digital3__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital3__0__INTR CYREG_GPIO_PRT3_INTR
#define Digital3__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital3__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Digital3__0__MASK 0x40u
#define Digital3__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Digital3__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Digital3__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Digital3__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Digital3__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Digital3__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Digital3__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Digital3__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Digital3__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Digital3__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Digital3__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Digital3__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Digital3__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Digital3__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Digital3__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Digital3__0__PC CYREG_GPIO_PRT3_PC
#define Digital3__0__PC2 CYREG_GPIO_PRT3_PC2
#define Digital3__0__PORT 3u
#define Digital3__0__PS CYREG_GPIO_PRT3_PS
#define Digital3__0__SHIFT 6u
#define Digital3__DR CYREG_GPIO_PRT3_DR
#define Digital3__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Digital3__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Digital3__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Digital3__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital3__INTR CYREG_GPIO_PRT3_INTR
#define Digital3__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Digital3__INTSTAT CYREG_GPIO_PRT3_INTR
#define Digital3__MASK 0x40u
#define Digital3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Digital3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Digital3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Digital3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Digital3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Digital3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Digital3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Digital3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Digital3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Digital3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Digital3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Digital3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Digital3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Digital3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Digital3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Digital3__PC CYREG_GPIO_PRT3_PC
#define Digital3__PC2 CYREG_GPIO_PRT3_PC2
#define Digital3__PORT 3u
#define Digital3__PS CYREG_GPIO_PRT3_PS
#define Digital3__SHIFT 6u

/* Digital4 */
#define Digital4__0__DR CYREG_GPIO_PRT4_DR
#define Digital4__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Digital4__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Digital4__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Digital4__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Digital4__0__HSIOM_MASK 0x00000F00u
#define Digital4__0__HSIOM_SHIFT 8u
#define Digital4__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Digital4__0__INTR CYREG_GPIO_PRT4_INTR
#define Digital4__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Digital4__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Digital4__0__MASK 0x04u
#define Digital4__0__PC CYREG_GPIO_PRT4_PC
#define Digital4__0__PC2 CYREG_GPIO_PRT4_PC2
#define Digital4__0__PORT 4u
#define Digital4__0__PS CYREG_GPIO_PRT4_PS
#define Digital4__0__SHIFT 2u
#define Digital4__DR CYREG_GPIO_PRT4_DR
#define Digital4__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Digital4__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Digital4__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Digital4__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Digital4__INTR CYREG_GPIO_PRT4_INTR
#define Digital4__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Digital4__INTSTAT CYREG_GPIO_PRT4_INTR
#define Digital4__MASK 0x04u
#define Digital4__PC CYREG_GPIO_PRT4_PC
#define Digital4__PC2 CYREG_GPIO_PRT4_PC2
#define Digital4__PORT 4u
#define Digital4__PS CYREG_GPIO_PRT4_PS
#define Digital4__SHIFT 2u

/* HV_Request */
#define HV_Request__0__DR CYREG_GPIO_PRT6_DR
#define HV_Request__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HV_Request__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HV_Request__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HV_Request__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define HV_Request__0__HSIOM_MASK 0x00F00000u
#define HV_Request__0__HSIOM_SHIFT 20u
#define HV_Request__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HV_Request__0__INTR CYREG_GPIO_PRT6_INTR
#define HV_Request__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HV_Request__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define HV_Request__0__MASK 0x20u
#define HV_Request__0__PC CYREG_GPIO_PRT6_PC
#define HV_Request__0__PC2 CYREG_GPIO_PRT6_PC2
#define HV_Request__0__PORT 6u
#define HV_Request__0__PS CYREG_GPIO_PRT6_PS
#define HV_Request__0__SHIFT 5u
#define HV_Request__DR CYREG_GPIO_PRT6_DR
#define HV_Request__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define HV_Request__DR_INV CYREG_GPIO_PRT6_DR_INV
#define HV_Request__DR_SET CYREG_GPIO_PRT6_DR_SET
#define HV_Request__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define HV_Request__INTR CYREG_GPIO_PRT6_INTR
#define HV_Request__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define HV_Request__INTSTAT CYREG_GPIO_PRT6_INTR
#define HV_Request__MASK 0x20u
#define HV_Request__PC CYREG_GPIO_PRT6_PC
#define HV_Request__PC2 CYREG_GPIO_PRT6_PC2
#define HV_Request__PORT 6u
#define HV_Request__PS CYREG_GPIO_PRT6_PS
#define HV_Request__SHIFT 5u

/* ADC_SAR_Seq_1 */
#define ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID 0x00000043u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN 6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN 7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT 0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_AVG_STAT CYREG_SAR_AVG_STAT
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 CYREG_SAR_MUX_SWITCH_CLEAR0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 CYREG_SAR_MUX_SWITCH_CLEAR1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS CYREG_SAR_MUX_SWITCH_STATUS
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 CYREG_SAR_MUX_SWITCH1
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_SAR_Seq_1_cy_psoc4_sarmux_8__VNEG0 0
#define ADC_SAR_Seq_1_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL10
#define ADC_SAR_Seq_1_intClock__DIV_ID 0x00000043u
#define ADC_SAR_Seq_1_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define ADC_SAR_Seq_1_intClock__PA_DIV_ID 0x000000FFu
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x10000u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 16u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK 0xC0u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Drive_Request */
#define Drive_Request__0__DR CYREG_GPIO_PRT6_DR
#define Drive_Request__0__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Drive_Request__0__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Drive_Request__0__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Drive_Request__0__HSIOM CYREG_HSIOM_PORT_SEL6
#define Drive_Request__0__HSIOM_MASK 0x000F0000u
#define Drive_Request__0__HSIOM_SHIFT 16u
#define Drive_Request__0__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Drive_Request__0__INTR CYREG_GPIO_PRT6_INTR
#define Drive_Request__0__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Drive_Request__0__INTSTAT CYREG_GPIO_PRT6_INTR
#define Drive_Request__0__MASK 0x10u
#define Drive_Request__0__PC CYREG_GPIO_PRT6_PC
#define Drive_Request__0__PC2 CYREG_GPIO_PRT6_PC2
#define Drive_Request__0__PORT 6u
#define Drive_Request__0__PS CYREG_GPIO_PRT6_PS
#define Drive_Request__0__SHIFT 4u
#define Drive_Request__DR CYREG_GPIO_PRT6_DR
#define Drive_Request__DR_CLR CYREG_GPIO_PRT6_DR_CLR
#define Drive_Request__DR_INV CYREG_GPIO_PRT6_DR_INV
#define Drive_Request__DR_SET CYREG_GPIO_PRT6_DR_SET
#define Drive_Request__INTCFG CYREG_GPIO_PRT6_INTR_CFG
#define Drive_Request__INTR CYREG_GPIO_PRT6_INTR
#define Drive_Request__INTR_CFG CYREG_GPIO_PRT6_INTR_CFG
#define Drive_Request__INTSTAT CYREG_GPIO_PRT6_INTR
#define Drive_Request__MASK 0x10u
#define Drive_Request__PC CYREG_GPIO_PRT6_PC
#define Drive_Request__PC2 CYREG_GPIO_PRT6_PC2
#define Drive_Request__PORT 6u
#define Drive_Request__PS CYREG_GPIO_PRT6_PS
#define Drive_Request__SHIFT 4u

/* GraphicLCDIntf */
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A0_REG CYREG_UDB_W16_A01
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A1_REG CYREG_UDB_W16_A11
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D0_REG CYREG_UDB_W16_D01
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D1_REG CYREG_UDB_W16_D11
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F0_REG CYREG_UDB_W16_F01
#define GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F1_REG CYREG_UDB_W16_F11
#define GraphicLCDIntf_GraphLcd8_Lsb__A0_A1_REG CYREG_UDB_CAT16_A1
#define GraphicLCDIntf_GraphLcd8_Lsb__A0_REG CYREG_UDB_W8_A01
#define GraphicLCDIntf_GraphLcd8_Lsb__A1_REG CYREG_UDB_W8_A11
#define GraphicLCDIntf_GraphLcd8_Lsb__D0_D1_REG CYREG_UDB_CAT16_D1
#define GraphicLCDIntf_GraphLcd8_Lsb__D0_REG CYREG_UDB_W8_D01
#define GraphicLCDIntf_GraphLcd8_Lsb__D1_REG CYREG_UDB_W8_D11
#define GraphicLCDIntf_GraphLcd8_Lsb__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define GraphicLCDIntf_GraphLcd8_Lsb__F0_F1_REG CYREG_UDB_CAT16_F1
#define GraphicLCDIntf_GraphLcd8_Lsb__F0_REG CYREG_UDB_W8_F01
#define GraphicLCDIntf_GraphLcd8_Lsb__F1_REG CYREG_UDB_W8_F11
#define GraphicLCDIntf_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define GraphicLCDIntf_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_REG CYREG_UDB_W8_CTL1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_REG CYREG_UDB_W8_CTL1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define GraphicLCDIntf_GraphLcd8_Lsb_PO__PERIOD_REG CYREG_UDB_W8_MSK1
#define GraphicLCDIntf_LsbReg__0__MASK 0x01u
#define GraphicLCDIntf_LsbReg__0__POS 0
#define GraphicLCDIntf_LsbReg__1__MASK 0x02u
#define GraphicLCDIntf_LsbReg__1__POS 1
#define GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define GraphicLCDIntf_LsbReg__16BIT_STATUS_REG CYREG_UDB_W16_ST2
#define GraphicLCDIntf_LsbReg__2__MASK 0x04u
#define GraphicLCDIntf_LsbReg__2__POS 2
#define GraphicLCDIntf_LsbReg__3__MASK 0x08u
#define GraphicLCDIntf_LsbReg__3__POS 3
#define GraphicLCDIntf_LsbReg__4__MASK 0x10u
#define GraphicLCDIntf_LsbReg__4__POS 4
#define GraphicLCDIntf_LsbReg__5__MASK 0x20u
#define GraphicLCDIntf_LsbReg__5__POS 5
#define GraphicLCDIntf_LsbReg__6__MASK 0x40u
#define GraphicLCDIntf_LsbReg__6__POS 6
#define GraphicLCDIntf_LsbReg__7__MASK 0x80u
#define GraphicLCDIntf_LsbReg__7__POS 7
#define GraphicLCDIntf_LsbReg__MASK 0xFFu
#define GraphicLCDIntf_LsbReg__MASK_REG CYREG_UDB_W8_MSK2
#define GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define GraphicLCDIntf_LsbReg__STATUS_REG CYREG_UDB_W8_ST2
#define GraphicLCDIntf_StsReg__0__MASK 0x01u
#define GraphicLCDIntf_StsReg__0__POS 0
#define GraphicLCDIntf_StsReg__1__MASK 0x02u
#define GraphicLCDIntf_StsReg__1__POS 1
#define GraphicLCDIntf_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define GraphicLCDIntf_StsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST1
#define GraphicLCDIntf_StsReg__MASK 0x03u
#define GraphicLCDIntf_StsReg__MASK_REG CYREG_UDB_W8_MSK1
#define GraphicLCDIntf_StsReg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define GraphicLCDIntf_StsReg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define GraphicLCDIntf_StsReg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST1
#define GraphicLCDIntf_StsReg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST1
#define GraphicLCDIntf_StsReg__STATUS_REG CYREG_UDB_W8_ST1

/* Miscellaneous */
#define CY_PROJECT_NAME "Dashboard"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
