[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: gcd
[INFO ODB-0130]     Created 54 pins.
[INFO ODB-0131]     Created 676 components and 2850 component-terminals.
[INFO ODB-0133]     Created 579 nets and 1498 connections.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 36
design statistics
lib DBU:             2000
die region (in DBU): [x: (0, 200260), y: (0, 201600)]
num of nets :        579
num of special nets: 0
gcell grid:          35 x 35 x 10
stage 1: pattern routing
0 / 579 nets have overflow.
routing statistics
wire length (metric):  36712
total via count:       3737
total wire overflow:   0
min resource: 1
bottleneck:   (8, 0, 4)
[INFO GRT-0018] Total wirelength: 10342 um
[INFO GRT-0014] Routed nets: 563
Net clk
 Pin capacitance: 29.975-33.238
 Wire capacitance: 19.436-19.436
 Total capacitance: 49.411-52.673
 Number of drivers: 1
 Number of loads: 35
 Number of pins: 36

Driver pins
 clk input port (48, 101)

Load pins
 _858_/CK input (DFF_X1) 0.856-0.950 (29, 54)
 _859_/CK input (DFF_X1) 0.856-0.950 (29, 60)
 _860_/CK input (DFF_X1) 0.856-0.950 (39, 57)
 _861_/CK input (DFF_X1) 0.856-0.950 (76, 66)
 _862_/CK input (DFF_X1) 0.856-0.950 (44, 66)
 _863_/CK input (DFF_X1) 0.856-0.950 (52, 75)
 _864_/CK input (DFF_X1) 0.856-0.950 (66, 74)
 _865_/CK input (DFF_X1) 0.856-0.950 (76, 38)
 _866_/CK input (DFF_X1) 0.856-0.950 (78, 60)
 _867_/CK input (DFF_X1) 0.856-0.950 (68, 36)
 _868_/CK input (DFF_X1) 0.856-0.950 (67, 62)
 _869_/CK input (DFF_X1) 0.856-0.950 (27, 47)
 _870_/CK input (DFF_X1) 0.856-0.950 (29, 37)
 _871_/CK input (DFF_X1) 0.856-0.950 (31, 33)
 _872_/CK input (DFF_X1) 0.856-0.950 (61, 33)
 _873_/CK input (DFF_X1) 0.856-0.950 (59, 23)
 _874_/CK input (DFF_X1) 0.856-0.950 (45, 16)
 _875_/CK input (DFF_X1) 0.856-0.950 (38, 19)
 _876_/CK input (DFF_X1) 0.856-0.950 (55, 46)
 _877_/CK input (DFF_X1) 0.856-0.950 (69, 66)
 _878_/CK input (DFF_X1) 0.856-0.950 (44, 62)
 _879_/CK input (DFF_X1) 0.856-0.950 (54, 72)
 _880_/CK input (DFF_X1) 0.856-0.950 (61, 69)
 _881_/CK input (DFF_X1) 0.856-0.950 (77, 43)
 _882_/CK input (DFF_X1) 0.856-0.950 (79, 54)
 _883_/CK input (DFF_X1) 0.856-0.950 (64, 43)
 _884_/CK input (DFF_X1) 0.856-0.950 (69, 58)
 _885_/CK input (DFF_X1) 0.856-0.950 (33, 50)
 _886_/CK input (DFF_X1) 0.856-0.950 (27, 43)
 _887_/CK input (DFF_X1) 0.856-0.950 (37, 30)
 _888_/CK input (DFF_X1) 0.856-0.950 (56, 36)
 _889_/CK input (DFF_X1) 0.856-0.950 (58, 27)
 _890_/CK input (DFF_X1) 0.856-0.950 (52, 16)
 _891_/CK input (DFF_X1) 0.856-0.950 (36, 26)
 _892_/CK input (DFF_X1) 0.856-0.950 (53, 38)

