
Solution3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803800  00803800  000002c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000024c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00803800  00803800  000002c0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000002c0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000002f0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000128  00000000  00000000  00000330  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000036f4  00000000  00000000  00000458  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000219e  00000000  00000000  00003b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b29  00000000  00000000  00005cea  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000017c  00000000  00000000  00006814  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000231d  00000000  00000000  00006990  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000002f  00000000  00000000  00008cad  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000a8  00000000  00000000  00008cdc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 3c 00 	jmp	0x78	; 0x78 <__ctors_end>
   4:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
   8:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
   c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  10:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  14:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  18:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  1c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  20:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  24:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  28:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  2c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  30:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  34:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  38:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  3c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  40:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  44:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  48:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  4c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  50:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  54:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  58:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  5c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  60:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  64:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  68:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  6c:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  70:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>
  74:	0c 94 4e 00 	jmp	0x9c	; 0x9c <__bad_interrupt>

00000078 <__ctors_end>:
  78:	11 24       	eor	r1, r1
  7a:	1f be       	out	0x3f, r1	; 63
  7c:	cf ef       	ldi	r28, 0xFF	; 255
  7e:	cd bf       	out	0x3d, r28	; 61
  80:	df e3       	ldi	r29, 0x3F	; 63
  82:	de bf       	out	0x3e, r29	; 62

00000084 <__do_clear_bss>:
  84:	28 e3       	ldi	r18, 0x38	; 56
  86:	a0 e0       	ldi	r26, 0x00	; 0
  88:	b8 e3       	ldi	r27, 0x38	; 56
  8a:	01 c0       	rjmp	.+2      	; 0x8e <.do_clear_bss_start>

0000008c <.do_clear_bss_loop>:
  8c:	1d 92       	st	X+, r1

0000008e <.do_clear_bss_start>:
  8e:	a6 31       	cpi	r26, 0x16	; 22
  90:	b2 07       	cpc	r27, r18
  92:	e1 f7       	brne	.-8      	; 0x8c <.do_clear_bss_loop>
  94:	0e 94 c0 00 	call	0x180	; 0x180 <main>
  98:	0c 94 24 01 	jmp	0x248	; 0x248 <_exit>

0000009c <__bad_interrupt>:
  9c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a0 <adc_init>:
Initialize ADC
***************************************************************************************************************************************************************/
void adc_init()
{
	/*Setup AC0 DAC reference*/
	VREF.CTRLA = VREF_AC0REFSEL_2V048_gc;
  a0:	81 e0       	ldi	r24, 0x01	; 1
  a2:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__RODATA_PM_OFFSET__+0x7f80a0>
	AC0.DACREF = 0xFF; /*DACREF is VREF*/
  a6:	9f ef       	ldi	r25, 0xFF	; 255
  a8:	90 93 84 06 	sts	0x0684, r25	; 0x800684 <__RODATA_PM_OFFSET__+0x7f8684>
	
	ADC0.CTRLA = ADC_ENABLE_bm;
  ac:	e0 e0       	ldi	r30, 0x00	; 0
  ae:	f6 e0       	ldi	r31, 0x06	; 6
  b0:	80 83       	st	Z, r24
	ADC0.CTRLB = ADC_PRESC_DIV4_gc; /*MAX FCLK_ADC 2.5 Mhz*/
  b2:	81 83       	std	Z+1, r24	; 0x01
	ADC0.CTRLC = ADC_REFSEL_VDD_gc | ((uint8_t)TIMEBASE_VALUE << ADC_TIMEBASE0_bp);/*ADC reference VDD*/
  b4:	80 e5       	ldi	r24, 0x50	; 80
  b6:	82 83       	std	Z+2, r24	; 0x02
	
	ADC0.CTRLE = 3;	/*SAMPDUR*/
  b8:	83 e0       	ldi	r24, 0x03	; 3
  ba:	80 87       	std	Z+8, r24	; 0x08
	ADC0.CTRLF = ADC_SAMPLES;
  bc:	8a e0       	ldi	r24, 0x0A	; 10
  be:	81 87       	std	Z+9, r24	; 0x09
	ADC0.MUXPOS = ADC_MUXPOS_DAC_gc; /*DAC from AC0*/
  c0:	83 e3       	ldi	r24, 0x33	; 51
  c2:	84 87       	std	Z+12, r24	; 0x0c
	ADC0.COMMAND =  ADC_MODE_BURST_gc | ADC_START_EVENT_TRIGGER_gc; 
  c4:	84 e4       	ldi	r24, 0x44	; 68
  c6:	82 87       	std	Z+10, r24	; 0x0a
  c8:	08 95       	ret

000000ca <adc_get_sample>:
}


uint16_t adc_get_sample(void)
{	/* Returns the outcome of an operation*/
	return ADC0.SAMPLE;		
  ca:	80 91 14 06 	lds	r24, 0x0614	; 0x800614 <__RODATA_PM_OFFSET__+0x7f8614>
  ce:	90 91 15 06 	lds	r25, 0x0615	; 0x800615 <__RODATA_PM_OFFSET__+0x7f8615>
}
  d2:	08 95       	ret

000000d4 <adc_get_result>:
uint32_t adc_get_result(void)
{	/* Depending on the ADC configuration, this returns a single sample or the sum of multiple accumulated samples*/
	return ADC0.RESULT;
  d4:	60 91 10 06 	lds	r22, 0x0610	; 0x800610 <__RODATA_PM_OFFSET__+0x7f8610>
  d8:	70 91 11 06 	lds	r23, 0x0611	; 0x800611 <__RODATA_PM_OFFSET__+0x7f8611>
  dc:	80 91 12 06 	lds	r24, 0x0612	; 0x800612 <__RODATA_PM_OFFSET__+0x7f8612>
  e0:	90 91 13 06 	lds	r25, 0x0613	; 0x800613 <__RODATA_PM_OFFSET__+0x7f8613>
}
  e4:	08 95       	ret

000000e6 <adc_result_is_ready>:

bool adc_result_is_ready(void)
{
	return (ADC0.INTFLAGS & ADC_RESRDY_bm);
  e6:	80 91 05 06 	lds	r24, 0x0605	; 0x800605 <__RODATA_PM_OFFSET__+0x7f8605>
}
  ea:	81 70       	andi	r24, 0x01	; 1
  ec:	08 95       	ret

000000ee <clock_init>:
macro, _PROTECTED_WRITE(), provided in header file which is included by default in projects configured for devices using CCP.
***************************************************************************************************************************************************************/

void clock_init()
{
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLB, CLKCTRL_PEN_bm | CLKCTRL_PDIV_2X_gc);	//10MHz main clk
  ee:	21 e0       	ldi	r18, 0x01	; 1
  f0:	30 e0       	ldi	r19, 0x00	; 0
  f2:	88 ed       	ldi	r24, 0xD8	; 216
  f4:	84 bf       	out	0x34, r24	; 52
  f6:	20 93 61 00 	sts	0x0061, r18	; 0x800061 <__RODATA_PM_OFFSET__+0x7f8061>
  fa:	08 95       	ret

000000fc <transmit_to_DV>:

#include "data_streamer.h"
#include "usart.h"

void transmit_to_DV()
{
  fc:	cf 93       	push	r28
  fe:	df 93       	push	r29
	usart0_put_c(START);
 100:	83 e0       	ldi	r24, 0x03	; 3
 102:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	
	/* Original Sample */
	usart0_put_c((uint8_t)adc_t.adc_sample);
 106:	c0 e0       	ldi	r28, 0x00	; 0
 108:	d8 e3       	ldi	r29, 0x38	; 56
 10a:	8c 81       	ldd	r24, Y+4	; 0x04
 10c:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	usart0_put_c((uint8_t)(adc_t.adc_sample>>8));
 110:	8d 81       	ldd	r24, Y+5	; 0x05
 112:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	/* Filtered Result */
	usart0_put_c((uint8_t)adc_t.adc_average_result);
 116:	8e 81       	ldd	r24, Y+6	; 0x06
 118:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	usart0_put_c((uint8_t)(adc_t.adc_average_result>>8));
 11c:	8f 81       	ldd	r24, Y+7	; 0x07
 11e:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	usart0_put_c((uint8_t)(adc_t.adc_average_result>>16));
 122:	88 85       	ldd	r24, Y+8	; 0x08
 124:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	usart0_put_c((uint8_t)(adc_t.adc_average_result>>24));
 128:	89 85       	ldd	r24, Y+9	; 0x09
 12a:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	/* High Resolution Result*/
	usart0_put_c((uint8_t)adc_t.adc_high_res_result);
 12e:	8a 85       	ldd	r24, Y+10	; 0x0a
 130:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	usart0_put_c((uint8_t)(adc_t.adc_high_res_result>>8));
 134:	8b 85       	ldd	r24, Y+11	; 0x0b
 136:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	usart0_put_c((uint8_t)(adc_t.adc_high_res_result>>16));
 13a:	8c 85       	ldd	r24, Y+12	; 0x0c
 13c:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	usart0_put_c((uint8_t)(adc_t.adc_high_res_result>>24));
 140:	8d 85       	ldd	r24, Y+13	; 0x0d
 142:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
	
	usart0_put_c(END);
 146:	8c ef       	ldi	r24, 0xFC	; 252
 148:	0e 94 1c 01 	call	0x238	; 0x238 <usart0_put_c>
 14c:	df 91       	pop	r29
 14e:	cf 91       	pop	r28
 150:	08 95       	ret

00000152 <event_system_init>:

#include "event_system.h"

void event_system_init(void)
{
	EVSYS.CHANNEL0 = EVSYS_CHANNEL0_RTC_OVF_gc; /* Real Time Counter overflow */
 152:	e0 e8       	ldi	r30, 0x80	; 128
 154:	f1 e0       	ldi	r31, 0x01	; 1
 156:	86 e0       	ldi	r24, 0x06	; 6
 158:	80 8b       	std	Z+16, r24	; 0x10
	EVSYS.USERADC0START = EVSYS_USER_CHANNEL0_gc; /* Asynchronous Event Channel 0 */
 15a:	81 e0       	ldi	r24, 0x01	; 1
 15c:	80 a7       	std	Z+40, r24	; 0x28
	EVSYS.USEREVSYSEVOUTA = EVSYS_USER_CHANNEL0_gc; //See evsys out
 15e:	81 a7       	std	Z+41, r24	; 0x29
 160:	08 95       	ret

00000162 <io_init>:
Pin PA6 : ADC analog channel 2 : digital input buffer disabled.//AN2 on adapter

***************************************************************************************************************************************************************/
void io_init(void)
{
	PORTB.DIRSET = USART0_TX_bm | LED0_bm;
 162:	e0 e2       	ldi	r30, 0x20	; 32
 164:	f4 e0       	ldi	r31, 0x04	; 4
 166:	84 e8       	ldi	r24, 0x84	; 132
 168:	81 83       	std	Z+1, r24	; 0x01
	
	PORTA.PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc; //PA5 analog
 16a:	a0 e0       	ldi	r26, 0x00	; 0
 16c:	b4 e0       	ldi	r27, 0x04	; 4
 16e:	55 96       	adiw	r26, 0x15	; 21
 170:	8c 91       	ld	r24, X
 172:	55 97       	sbiw	r26, 0x15	; 21
 174:	84 60       	ori	r24, 0x04	; 4
 176:	55 96       	adiw	r26, 0x15	; 21
 178:	8c 93       	st	X, r24
	
	PORTB.OUTCLR = LED0_bm; 
 17a:	80 e8       	ldi	r24, 0x80	; 128
 17c:	86 83       	std	Z+6, r24	; 0x06
 17e:	08 95       	ret

00000180 <main>:



int main(void)
{
	clock_init();
 180:	0e 94 77 00 	call	0xee	; 0xee <clock_init>
	io_init();
 184:	0e 94 b1 00 	call	0x162	; 0x162 <io_init>
	adc_init();
 188:	0e 94 50 00 	call	0xa0	; 0xa0 <adc_init>
	rtc_init();
 18c:	0e 94 06 01 	call	0x20c	; 0x20c <rtc_init>
	event_system_init();
 190:	0e 94 a9 00 	call	0x152	; 0x152 <event_system_init>
	usart0_init();
 194:	0e 94 13 01 	call	0x226	; 0x226 <usart0_init>
	
	while (1)
	{
 		if(adc_result_is_ready())
		{   
			adc_t.adc_sample = adc_get_sample();
 198:	c0 e0       	ldi	r28, 0x00	; 0
 19a:	d8 e3       	ldi	r29, 0x38	; 56
			
			adc_t.adc_high_res_result = adc_t.adc_result>>(ADC_SAMPLES/2);
			
			transmit_to_DV();
			
			PORTB.OUTTGL = LED0_bm; /*Toggle the LED every time a result is ready*/ 
 19c:	00 e2       	ldi	r16, 0x20	; 32
 19e:	14 e0       	ldi	r17, 0x04	; 4
 1a0:	68 94       	set
 1a2:	bb 24       	eor	r11, r11
 1a4:	b7 f8       	bld	r11, 7
	event_system_init();
	usart0_init();
	
	while (1)
	{
 		if(adc_result_is_ready())
 1a6:	0e 94 73 00 	call	0xe6	; 0xe6 <adc_result_is_ready>
 1aa:	88 23       	and	r24, r24
 1ac:	e1 f3       	breq	.-8      	; 0x1a6 <main+0x26>
		{   
			adc_t.adc_sample = adc_get_sample();
 1ae:	0e 94 65 00 	call	0xca	; 0xca <adc_get_sample>
 1b2:	8c 83       	std	Y+4, r24	; 0x04
 1b4:	9d 83       	std	Y+5, r25	; 0x05
			adc_t.adc_result = adc_get_result();
 1b6:	0e 94 6a 00 	call	0xd4	; 0xd4 <adc_get_result>
 1ba:	68 83       	st	Y, r22
 1bc:	79 83       	std	Y+1, r23	; 0x01
 1be:	8a 83       	std	Y+2, r24	; 0x02
 1c0:	9b 83       	std	Y+3, r25	; 0x03

			adc_t.adc_average_result = adc_t.adc_result>>ADC_SAMPLES;
			adc_t.adc_average_result = adc_t.adc_average_result<<(ADC_SAMPLES/2);
 1c2:	6b 01       	movw	r12, r22
 1c4:	7c 01       	movw	r14, r24
 1c6:	68 94       	set
 1c8:	14 f8       	bld	r1, 4
 1ca:	f6 94       	lsr	r15
 1cc:	e7 94       	ror	r14
 1ce:	d7 94       	ror	r13
 1d0:	c7 94       	ror	r12
 1d2:	16 94       	lsr	r1
 1d4:	d1 f7       	brne	.-12     	; 0x1ca <main+0x4a>
 1d6:	20 ee       	ldi	r18, 0xE0	; 224
 1d8:	c2 22       	and	r12, r18
 1da:	27 e0       	ldi	r18, 0x07	; 7
 1dc:	f2 22       	and	r15, r18
 1de:	ce 82       	std	Y+6, r12	; 0x06
 1e0:	df 82       	std	Y+7, r13	; 0x07
 1e2:	e8 86       	std	Y+8, r14	; 0x08
 1e4:	f9 86       	std	Y+9, r15	; 0x09
			
			adc_t.adc_high_res_result = adc_t.adc_result>>(ADC_SAMPLES/2);
 1e6:	dc 01       	movw	r26, r24
 1e8:	cb 01       	movw	r24, r22
 1ea:	68 94       	set
 1ec:	14 f8       	bld	r1, 4
 1ee:	b6 95       	lsr	r27
 1f0:	a7 95       	ror	r26
 1f2:	97 95       	ror	r25
 1f4:	87 95       	ror	r24
 1f6:	16 94       	lsr	r1
 1f8:	d1 f7       	brne	.-12     	; 0x1ee <main+0x6e>
 1fa:	8a 87       	std	Y+10, r24	; 0x0a
 1fc:	9b 87       	std	Y+11, r25	; 0x0b
 1fe:	ac 87       	std	Y+12, r26	; 0x0c
 200:	bd 87       	std	Y+13, r27	; 0x0d
			
			transmit_to_DV();
 202:	0e 94 7e 00 	call	0xfc	; 0xfc <transmit_to_DV>
			
			PORTB.OUTTGL = LED0_bm; /*Toggle the LED every time a result is ready*/ 
 206:	f8 01       	movw	r30, r16
 208:	b7 82       	std	Z+7, r11	; 0x07
 20a:	cd cf       	rjmp	.-102    	; 0x1a6 <main+0x26>

0000020c <rtc_init>:
/********************************************************************RTC_init**************************************************************************************
ADC sampling rate using RTC OVF
***************************************************************************************************************************************************************/
void rtc_init(void)
{
	RTC.CTRLA = RTC_PRESCALER_DIV1_gc | RTC_RTCEN_bm;
 20c:	e0 e4       	ldi	r30, 0x40	; 64
 20e:	f1 e0       	ldi	r31, 0x01	; 1
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	80 83       	st	Z, r24
	RTC.CLKSEL = RTC_CLKSEL_INT32K_gc;
 214:	17 82       	std	Z+7, r1	; 0x07
	RTC.PER = (RTC_CLOCK/(float)ADC_RESULT_FREQ)+0.5; /*Calculate the RTC period*/
 216:	80 e1       	ldi	r24, 0x10	; 16
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	82 87       	std	Z+10, r24	; 0x0a
 21c:	93 87       	std	Z+11, r25	; 0x0b
	while (RTC.STATUS > 0); /* Wait for all registers to be synchronized */
 21e:	81 81       	ldd	r24, Z+1	; 0x01
 220:	81 11       	cpse	r24, r1
 222:	fd cf       	rjmp	.-6      	; 0x21e <rtc_init+0x12>
 224:	08 95       	ret

00000226 <usart0_init>:
EDBG virtual come port is connected to USART0 on nano PB2,PB3
Baud Rate : 115200
********************************************************************************************************************************************************/
void usart0_init()
{
	USART0.CTRLB = USART_TXEN_bm;
 226:	e0 e0       	ldi	r30, 0x00	; 0
 228:	f8 e0       	ldi	r31, 0x08	; 8
 22a:	80 e4       	ldi	r24, 0x40	; 64
 22c:	86 83       	std	Z+6, r24	; 0x06
	USART0.BAUD = (F_CPU * 64.0) / (BAUD_RATE * 16.0);
 22e:	8b e5       	ldi	r24, 0x5B	; 91
 230:	91 e0       	ldi	r25, 0x01	; 1
 232:	80 87       	std	Z+8, r24	; 0x08
 234:	91 87       	std	Z+9, r25	; 0x09
 236:	08 95       	ret

00000238 <usart0_put_c>:
Transmit data through USART
***************************************************************************************************************************************************************/

void usart0_put_c(uint8_t c)
{
	while (!(USART0.STATUS & USART_DREIF_bm));
 238:	e0 e0       	ldi	r30, 0x00	; 0
 23a:	f8 e0       	ldi	r31, 0x08	; 8
 23c:	94 81       	ldd	r25, Z+4	; 0x04
 23e:	95 ff       	sbrs	r25, 5
 240:	fd cf       	rjmp	.-6      	; 0x23c <usart0_put_c+0x4>
	USART0.TXDATAL = c;
 242:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <__RODATA_PM_OFFSET__+0x7f8802>
 246:	08 95       	ret

00000248 <_exit>:
 248:	f8 94       	cli

0000024a <__stop_program>:
 24a:	ff cf       	rjmp	.-2      	; 0x24a <__stop_program>
