
---------- Begin Simulation Statistics ----------
final_tick                               16948756153125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70145                       # Simulator instruction rate (inst/s)
host_mem_usage                               17039852                       # Number of bytes of host memory used
host_op_rate                                   120819                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14221.53                       # Real time elapsed on the host
host_tick_rate                                9394575                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   997562428                       # Number of instructions simulated
sim_ops                                    1718234792                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.133605                       # Number of seconds simulated
sim_ticks                                133605247347                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops          126                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      8439557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     16821456                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2701                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          479                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops          122                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      8428222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3341                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     16794883                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3463                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          125                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      8467803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     16877699                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2700                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu2.num_int_insts                          24                       # number of integer instructions
system.cpu2.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops          120                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      8445127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3350                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     16828579                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3470                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu3.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     18118359                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       36253845                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6809335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13688332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        379766872                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       155105865                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249380544                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            429547707                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.608854                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.608854                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   9733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5968460                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       100487387                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.722273                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           171457633                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          35772522                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      165022027                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    156207043                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       208794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40620693                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    789288230                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    135685111                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     17694066                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    691005028                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        808620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     16097451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5775308                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     17560813                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        22573                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3265618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2702842                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        721075604                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            682515397                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655418                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        472605997                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.701113                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             687178887                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       989064419                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      554947656                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.621560                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.621560                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       313523      0.04%      0.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    526932315     74.35%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       728392      0.10%     74.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      1845989      0.26%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    141660646     19.99%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     37218229      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     708699094                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13667421                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019285                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       11936601     87.34%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     87.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1603443     11.73%     99.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       127377      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     722052992                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1834892649                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    682515397                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1149050189                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         789288230                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        708699094                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    359740511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      2619845                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    382797793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    401207195                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.766417                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.685244                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    248970829     62.06%     62.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23558854      5.87%     67.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     15831852      3.95%     71.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10693814      2.67%     74.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     15785216      3.93%     78.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     20444826      5.10%     83.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     24566134      6.12%     89.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     22212064      5.54%     95.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19143606      4.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    401207195                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.766374                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     15049486                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4910655                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    156207043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40620693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      372089585                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               401216928                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        378697460                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       154695858                       # number of cc regfile writes
system.switch_cpus1.committedInsts          248690594                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            428339928                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.613318                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.613318                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   8967                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5949306                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       100200306                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.717421                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           170975595                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          35672551                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      165606628                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    155781472                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       209057                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     40515276                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    787080372                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    135303044                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     17636971                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    689058379                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        811755                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     16129254                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5756774                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     17599480                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        22891                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3255246                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2694060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        719038808                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            680594844                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655399                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        471257488                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.696326                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             685244232                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       986282598                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      553387390                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.619841                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.619841                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       312758      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    525444806     74.35%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       726146      0.10%     74.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      1840262      0.26%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    141257637     19.99%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     37113749      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     706695358                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13649239                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019314                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       11891052     87.12%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1631508     11.95%     99.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       126679      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     720031839                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1830858088                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    680594844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1145842547                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         787080372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        706695358                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    358740389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      2610180                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    381762782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    401207961                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.761419                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.682689                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    249333308     62.15%     62.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23552179      5.87%     68.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15818209      3.94%     71.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10622069      2.65%     74.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15765497      3.93%     78.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     20393427      5.08%     83.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     24516535      6.11%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     22141675      5.52%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19065062      4.75%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    401207961                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.761380                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     15197053                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      5064400                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    155781472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     40515276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      371037638                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               401216928                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        380607713                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       155469810                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            430604550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.604868                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.604868                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   9448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5978999                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       100708731                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.726045                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           171846926                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          35861205                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      164294610                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    156538972                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       209658                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     40711267                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    790944374                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    135985721                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     17726567                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    692518538                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        810611                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     16093173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5786057                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     17560623                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        22607                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3271085                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2707914                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        722584907                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            684012923                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655463                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        473627719                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.704846                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             688684327                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       991270248                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      556150256                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.623104                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.623104                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       314118      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    528071717     74.35%     74.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       729556      0.10%     74.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      1849279      0.26%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    141971135     19.99%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     37309306      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     710245111                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13705499                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019297                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11960611     87.27%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1617799     11.80%     99.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       127089      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     723636492                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1838027156                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    684012923                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1151305608                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         790944374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        710245111                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    360339751                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      2623961                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    383354302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    401207480                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770269                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.686890                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    248635093     61.97%     61.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23610743      5.88%     67.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15874465      3.96%     71.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10714754      2.67%     74.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15816956      3.94%     78.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     20491612      5.11%     83.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     24617980      6.14%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     22259604      5.55%     95.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19186273      4.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    401207480                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.770227                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     15073391                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4964712                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    156538972                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     40711267                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      372912749                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               401216928                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        380008472                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       155204495                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249491224                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            429742511                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.608140                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.608140                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus3.idleCycles                   8542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5973218                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       100559767                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.723372                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           171534020                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          35786636                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      164910524                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    156303234                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       209120                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     40644791                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    789833457                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    135747384                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     17700305                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    691446055                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        811045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     16095377                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5779417                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     17565100                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        22925                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3268391                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2704827                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        721532416                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            682950452                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.655395                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        472888954                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.702198                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             687618722                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       989645196                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      555303942                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.621836                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.621836                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       313828      0.04%      0.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    527304161     74.36%     74.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       728884      0.10%     74.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      1847385      0.26%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     74.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    141718158     19.98%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     37233951      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     709146367                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13695308                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019312                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       11931381     87.12%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1638283     11.96%     99.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       125644      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     722527847                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1835813899                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    682950452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1149946195                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         789833457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        709146367                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    360090923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      2617478                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    383173353                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    401208386                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.767526                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.685532                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    248848792     62.02%     62.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23603432      5.88%     67.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     15860976      3.95%     71.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10645037      2.65%     74.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     15816610      3.94%     78.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     20475541      5.10%     83.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     24598608      6.13%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     22225041      5.54%     95.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19134349      4.77%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    401208386                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.767489                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     15273727                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5138969                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    156303234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     40644791                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      372312620                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               401216928                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    125164497                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       125164502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    125164499                       # number of overall hits
system.cpu0.dcache.overall_hits::total      125164504                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11842089                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11842094                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11842092                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11842097                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 458968034538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 458968034538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 458968034538                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 458968034538                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    137006586                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    137006596                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    137006591                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    137006601                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.086434                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086434                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.086434                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086434                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 38757.353921                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38757.337557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 38757.344103                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38757.327738                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         7475                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          148                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              143                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.272727                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           74                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8381273                       # number of writebacks
system.cpu0.dcache.writebacks::total          8381273                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3402055                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3402055                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3402055                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3402055                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8440034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8440034                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8440036                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8440036                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 261510816744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 261510816744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 261511009218                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 261511009218                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.061603                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061603                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.061603                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061603                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 30984.569108                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30984.569108                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 30984.584570                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30984.584570                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8381273                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    102306492                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      102306495                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     10778545                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10778549                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 442156894839                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 442156894839                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    113085037                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    113085044                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.095314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.095314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 41021.946361                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41021.931137                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3401910                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3401910                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      7376635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7376635                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 245054685348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 245054685348                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.065231                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.065231                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 33220.389154                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33220.389154                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     22858005                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      22858007                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1063544                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1063545                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16811139699                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16811139699                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23921549                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23921552                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.044460                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044460                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15806.717634                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15806.702771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          145                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1063399                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1063399                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  16456131396                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16456131396                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.044454                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044454                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15475.029971                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15475.029971                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       192474                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       192474                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        96237                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        96237                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.971858                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          133645818                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8381785                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.944792                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.006167                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.965691                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000012                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          416                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1104434593                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1104434593                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    107984561                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       107984580                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    107984561                       # number of overall hits
system.cpu0.icache.overall_hits::total      107984580                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          165                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           168                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          165                       # number of overall misses
system.cpu0.icache.overall_misses::total          168                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     13867785                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13867785                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     13867785                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13867785                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    107984726                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    107984748                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    107984726                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    107984748                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 84047.181818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 82546.339286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 84047.181818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 82546.339286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           78                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           78                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           87                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           87                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      8476848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      8476848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      8476848                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      8476848                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97435.034483                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 97435.034483                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97435.034483                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 97435.034483                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    107984561                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      107984580                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          165                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     13867785                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13867785                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    107984726                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    107984748                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 84047.181818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 82546.339286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           78                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           87                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      8476848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      8476848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 97435.034483                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 97435.034483                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           84.589604                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          107984670                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               90                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         1199829.666667                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    81.589604                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.159355                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.165214                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        863878074                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       863878074                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        7376725                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5754500                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7147222                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        58308                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        58308                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       1005150                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      1005150                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      7376725                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          180                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25261459                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           25261639                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         5760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1072835712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1072841472                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      4520449                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              289308736                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      12960632                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000252                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.016476                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            12957491     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3015      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                 126      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        12960632                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     11183470002                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          87245                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8392815448                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      3861313                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        3861313                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      3861313                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       3861313                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           87                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      4520467                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      4520562                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           87                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      4520467                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      4520562                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      8416242                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 240344646768                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 240353063010                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      8416242                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 240344646768                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 240353063010                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           87                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8381780                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      8381875                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           87                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8381780                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      8381875                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.539321                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.539326                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.539321                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.539326                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 96738.413793                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 53168.101165                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 53168.845601                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 96738.413793                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 53168.101165                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 53168.845601                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      4520449                       # number of writebacks
system.cpu0.l2cache.writebacks::total         4520449                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            3                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            3                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           87                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      4520464                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      4520551                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           87                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      4520464                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      4520551                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      8387271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 238839300621                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 238847687892                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      8387271                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 238839300621                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 238847687892                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.539320                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.539325                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.539320                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.539325                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 96405.413793                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 52835.129452                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 52835.967981                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 96405.413793                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52835.129452                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 52835.967981                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              4520449                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      4254881                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      4254881                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      4254881                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      4254881                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      4126079                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      4126079                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      4126079                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      4126079                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        58307                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        58307                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        58308                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        58308                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000017                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000017                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data        18315                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       251187                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       251187                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       753962                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       753963                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14451985548                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14451985548                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      1005149                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      1005150                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.750100                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.750100                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 19168.055616                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 19168.030192                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_hits::.switch_cpus0.data            3                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       753959                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       753959                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14200885566                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14200885566                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.750097                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.750096                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 18835.089927                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 18835.089927                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      3610126                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      3610126                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           87                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3766505                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3766599                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8416242                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 225892661220                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 225901077462                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      7376631                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      7376725                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.510600                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.510606                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 96738.413793                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 59974.077087                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 59974.814803                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           87                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3766505                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3766592                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8387271                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 224638415055                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 224646802326                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.510600                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510605                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 96405.413793                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 59641.077087                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59641.926263                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2325.162933                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          16821140                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         4522779                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.719204                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.829965                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.001417                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.001362                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    32.890043                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2289.440146                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000203                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000489                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008030                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.558945                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.567667                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2330                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1262                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          654                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.568848                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       273661419                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      273661419                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 133605237347                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32681.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32681.numOps                      0                       # Number of Ops committed
system.cpu0.thread32681.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            5                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    124732695                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       124732700                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            5                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    124732697                       # number of overall hits
system.cpu1.dcache.overall_hits::total      124732702                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11832428                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11832433                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     11832431                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11832436                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 458236917054                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 458236917054                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 458236917054                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 458236917054                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    136565123                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    136565133                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    136565128                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    136565138                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.086643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.086643                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.086643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.086643                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 38727.209416                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38727.193051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 38727.199597                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38727.183232                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        10791                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              150                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.940000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8365974                       # number of writebacks
system.cpu1.dcache.writebacks::total          8365974                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3403748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3403748                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3403748                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3403748                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8428680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8428680                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8428682                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8428682                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 260883413775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 260883413775                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 260883603918                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 260883603918                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061719                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061719                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061719                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061719                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30951.870729                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30951.870729                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 30951.885943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30951.885943                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8365974                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    101939085                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      101939088                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     10765515                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10765519                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 441337547340                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 441337547340                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    112704600                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    112704607                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.571429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.095520                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.095520                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 40995.488589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40995.473357                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3403464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3403464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      7362051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7362051                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 244341072009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 244341072009                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065322                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065322                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 33189.266416                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33189.266416                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     22793610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22793612                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      1066913                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1066914                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16899369714                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16899369714                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23860523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23860526                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044715                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044715                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 15839.501172                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15839.486326                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      1066629                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1066629                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  16542341766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16542341766                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044703                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044703                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15508.993067                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15508.993067                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       190143                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       190143                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 95071.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 95071.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.971796                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          133203349                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8366486                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.921063                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.006165                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.965631                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000012                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999933                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1100887590                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1100887590                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    107677968                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       107677987                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    107677968                       # number of overall hits
system.cpu1.icache.overall_hits::total      107677987                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          165                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           168                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          165                       # number of overall misses
system.cpu1.icache.overall_misses::total          168                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12643011                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12643011                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12643011                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12643011                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    107678133                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    107678155                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    107678133                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    107678155                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 76624.309091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75256.017857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 76624.309091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75256.017857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           80                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           85                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           85                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7620372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7620372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7620372                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7620372                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89651.435294                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 89651.435294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89651.435294                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 89651.435294                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    107677968                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      107677987                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          165                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12643011                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12643011                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    107678133                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    107678155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 76624.309091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75256.017857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           80                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           85                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7620372                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7620372                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 89651.435294                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 89651.435294                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           83.914937                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          107678075                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1223614.488636                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    80.914937                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.158037                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.163896                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        861425328                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       861425328                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        7362138                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5752109                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7134743                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        62334                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        62334                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       1004436                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      1004436                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      7362139                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          176                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25223615                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           25223791                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1070877440                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1070883072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      4520878                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              289336192                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      12949787                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000314                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.018237                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            12945845     99.97%     99.97% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3820      0.03%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                 122      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        12949787                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     11164432059                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          84915                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     8378872073                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      3846605                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        3846605                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      3846605                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       3846605                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           85                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      4519877                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      4519970                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           85                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      4519877                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      4519970                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7561098                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 239760424575                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 239767985673                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7561098                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 239760424575                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 239767985673                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           85                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      8366482                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      8366575                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           85                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      8366482                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      8366575                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.540236                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.540241                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.540236                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.540241                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 88954.094118                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 53045.785223                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 53046.366607                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 88954.094118                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 53045.785223                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 53046.366607                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      4520878                       # number of writebacks
system.cpu1.l2cache.writebacks::total         4520878                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           85                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      4519875                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      4519960                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           85                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      4519875                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      4519960                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7532793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 238255290882                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 238262823675                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7532793                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 238255290882                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 238262823675                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.540236                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.540240                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.540236                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.540240                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 88621.094118                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 52712.805306                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 52713.480578                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 88621.094118                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 52712.805306                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 52713.480578                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              4520878                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4250977                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4250977                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4250977                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4250977                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      4114699                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      4114699                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      4114699                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      4114699                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        62332                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        62332                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        37296                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        37296                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        62334                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        62334                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000032                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000032                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18648                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18648                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        36630                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        36630                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        18315                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18315                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       243082                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       243082                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       761353                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       761354                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14547996774                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14547996774                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      1004435                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      1004436                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.757991                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.757992                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19108.083601                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19108.058504                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       761351                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       761351                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14294451573                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14294451573                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.757989                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.757989                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18775.113677                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18775.113677                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      3603523                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      3603523                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           85                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3758524                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3758616                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7561098                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 225212427801                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 225219988899                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           85                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      7362047                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      7362139                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.510527                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.510533                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 88954.094118                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 59920.444249                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 59920.989242                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           85                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3758524                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3758609                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7532793                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 223960839309                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 223968372102                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.510527                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510532                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 88621.094118                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 59587.444249                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59588.100838                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2359.363947                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          16794583                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         4523256                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.712941                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     1.624880                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.001983                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    62.774668                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2290.962416                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000397                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000245                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.015326                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.559317                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.576017                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2378                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          400                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1647                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.580566                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       273237080                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      273237080                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 133605237347                       # Cumulative time (in ticks) in various power states
system.cpu1.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu1.thread0.numOps                          0                       # Number of Ops committed
system.cpu1.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    125415840                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       125415845                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    125415841                       # number of overall hits
system.cpu2.dcache.overall_hits::total      125415846                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11889231                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11889236                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     11889234                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11889239                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 457737787350                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 457737787350                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 457737787350                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 457737787350                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    137305071                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    137305081                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    137305075                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    137305085                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.086590                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.086590                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.086590                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.086590                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 38500.201346                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38500.185155                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 38500.191631                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38500.175440                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         8245                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              151                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.602649                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           52                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      8409268                       # number of writebacks
system.cpu2.dcache.writebacks::total          8409268                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3420957                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3420957                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3420957                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3420957                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      8468274                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      8468274                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      8468276                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      8468276                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 260514122769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 260514122769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 260514333891                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 260514333891                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.061675                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.061675                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.061675                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.061675                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 30763.544350                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30763.544350                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 30763.562016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30763.562016                       # average overall mshr miss latency
system.cpu2.dcache.replacements               8409268                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    102499463                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      102499466                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     10821001                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10821005                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 440884937403                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 440884937403                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    113320464                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    113320471                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.095490                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.095490                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 40743.452237                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40743.437176                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3420806                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3420806                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7400195                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7400195                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 244017836901                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 244017836901                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065303                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065303                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 32974.514442                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32974.514442                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     22916377                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      22916379                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1068230                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1068231                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16852849947                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16852849947                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23984607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23984610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044538                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044538                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 15776.424503                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15776.409734                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          151                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1068079                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1068079                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16496285868                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16496285868                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044532                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044532                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15444.818097                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15444.818097                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.750000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.750000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       211122                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       211122                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data       105561                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total       105561                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.972028                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          133925502                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          8409780                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.924971                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.006165                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.965863                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999933                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1106850460                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1106850460                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    108207965                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       108207984                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    108207965                       # number of overall hits
system.cpu2.icache.overall_hits::total      108207984                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          175                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           178                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          175                       # number of overall misses
system.cpu2.icache.overall_misses::total          178                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     13935384                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13935384                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     13935384                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13935384                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    108208140                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    108208162                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    108208140                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    108208162                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.136364                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.136364                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 79630.765714                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 78288.674157                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 79630.765714                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 78288.674157                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           84                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           84                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           91                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           91                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8269389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8269389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8269389                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8269389                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90872.406593                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 90872.406593                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90872.406593                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 90872.406593                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    108207965                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      108207984                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          175                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          178                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     13935384                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13935384                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    108208140                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    108208162                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 79630.765714                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 78288.674157                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           84                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           91                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8269389                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8269389                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 90872.406593                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 90872.406593                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           84.599291                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          108208078                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               94                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1151149.765957                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    81.599291                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.159374                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.165233                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        865665390                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       865665390                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        7400289                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5773861                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7172945                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        58557                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        58557                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       1009585                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      1009585                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      7400289                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          187                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25345942                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           25346129                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1076419072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1076425024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      4537539                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              290402496                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      13005969                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000251                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.016428                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            13002833     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3011      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 125      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        13005969                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     11220843591                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          90909                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     8420865702                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      3872224                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        3872224                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      3872224                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       3872224                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           90                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      4537551                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      4537649                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           90                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      4537551                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      4537649                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      8207784                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 239283030447                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 239291238231                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      8207784                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 239283030447                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 239291238231                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           90                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      8409775                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      8409873                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           90                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      8409775                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      8409873                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.539557                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.539562                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.539557                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.539562                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 91197.600000                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 52733.959452                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 52734.629371                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 91197.600000                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 52733.959452                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 52734.629371                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      4537538                       # number of writebacks
system.cpu2.l2cache.writebacks::total         4537538                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            4                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            4                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           90                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      4537547                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      4537637                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           90                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      4537547                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      4537637                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      8177814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 237771985338                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 237780163152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      8177814                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 237771985338                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 237780163152                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.539556                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.539561                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.539556                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.539561                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90864.600000                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 52400.996692                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 52401.759584                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90864.600000                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 52400.996692                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 52401.759584                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              4537538                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      4268400                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      4268400                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      4268400                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      4268400                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      4140560                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      4140560                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      4140560                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      4140560                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        58555                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        58555                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        37296                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        37296                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        58557                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        58557                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000034                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000034                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18648                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18648                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        36630                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000034                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18315                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       252211                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       252211                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       757373                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       757374                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14483693475                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14483693475                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      1009584                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      1009585                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.750183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.750183                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19123.593626                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19123.568376                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            4                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       757369                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       757369                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14231447640                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14231447640                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.750179                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.750179                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 18790.639226                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 18790.639226                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      3620013                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      3620013                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           90                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      3780178                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      3780275                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8207784                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 224799336972                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 224807544756                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           90                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      7400191                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      7400288                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.510822                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.510828                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 91197.600000                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 59467.923725                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 59468.569021                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           90                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      3780178                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      3780268                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8177814                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 223540537698                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 223548715512                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.510822                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510827                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90864.600000                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 59134.923725                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59135.679140                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2325.848907                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          16877386                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         4539869                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.717593                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.830874                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.001415                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.001360                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    32.890928                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2290.124331                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000203                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000489                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.008030                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.559112                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.567834                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2331                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1918                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.569092                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       274578461                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      274578461                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 133605237347                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    125155175                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       125155180                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    125155176                       # number of overall hits
system.cpu3.dcache.overall_hits::total      125155181                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11847779                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11847784                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     11847781                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11847786                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 457235950023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 457235950023                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 457235950023                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 457235950023                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    137002954                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    137002964                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    137002957                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    137002967                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.086478                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086478                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.086478                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086478                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 38592.545491                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38592.529204                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 38592.538976                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38592.522689                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         9163                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1151                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              143                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.076923                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   575.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      8382769                       # number of writebacks
system.cpu3.dcache.writebacks::total          8382769                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3402191                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3402191                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3402191                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3402191                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      8445588                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      8445588                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      8445590                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      8445590                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 260625144303                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 260625144303                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 260625341772                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 260625341772                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.061645                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061645                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.061645                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061645                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 30859.324928                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 30859.324928                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 30859.341002                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 30859.341002                       # average overall mshr miss latency
system.cpu3.dcache.replacements               8382769                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    102290562                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      102290565                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     10780549                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10780553                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 440277561054                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 440277561054                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    113071111                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    113071118                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.571429                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.095343                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.095343                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 40839.994425                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40839.979271                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3401924                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3401924                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      7378625                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7378625                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 244024503561                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 244024503561                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.065257                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.065256                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 33071.812643                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33071.812643                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     22864613                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      22864615                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      1067230                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1067231                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16958388969                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16958388969                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23931843                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23931846                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.044595                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.044595                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 15890.097701                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15890.082812                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          267                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      1066963                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1066963                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16600640742                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16600640742                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.044583                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044583                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 15558.778273                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15558.778273                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       197469                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       197469                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 98734.500000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 98734.500000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.971947                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          133642819                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8383281                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.941589                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.006185                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.965762                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000012                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999933                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1104407017                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1104407017                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    108076525                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       108076544                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    108076525                       # number of overall hits
system.cpu3.icache.overall_hits::total      108076544                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          177                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           180                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          177                       # number of overall misses
system.cpu3.icache.overall_misses::total          180                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     14775876                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     14775876                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     14775876                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     14775876                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    108076702                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    108076724                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    108076702                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    108076724                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 83479.525424                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 82088.200000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 83479.525424                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 82088.200000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           87                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           87                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           90                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           90                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      8321670                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8321670                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      8321670                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8321670                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst        92463                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        92463                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst        92463                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        92463                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    108076525                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      108076544                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          177                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          180                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     14775876                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     14775876                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    108076702                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    108076724                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 83479.525424                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 82088.200000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           87                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           90                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      8321670                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8321670                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst        92463                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        92463                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           83.928849                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          108076637                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               93                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1162114.376344                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    80.928849                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.158064                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.163924                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        864613885                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       864613885                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        7378719                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5767107                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7140701                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        62436                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        62436                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       1004655                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      1004655                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      7378719                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          186                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25274203                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           25274389                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         5952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1073027200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1073033152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      4525039                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              289602496                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      12970849                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000312                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.018190                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            12966916     99.97%     99.97% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3813      0.03%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                 120      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        12970849                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     11186838297                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          90242                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     8395684908                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      3859247                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        3859247                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      3859247                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       3859247                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           90                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      4524029                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      4524127                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           90                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      4524029                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      4524127                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      8260398                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 239440791861                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 239449052259                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      8260398                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 239440791861                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 239449052259                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           90                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      8383276                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      8383374                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           90                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      8383276                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      8383374                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.539649                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.539655                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.539649                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.539655                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 91782.200000                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 52926.449380                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 52927.128761                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 91782.200000                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 52926.449380                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 52927.128761                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      4525039                       # number of writebacks
system.cpu3.l2cache.writebacks::total         4525039                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.data            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.data            5                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           90                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      4524024                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      4524114                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           90                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      4524024                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      4524114                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      8230428                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 237934246248                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 237942476676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      8230428                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 237934246248                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 237942476676                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.539649                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.539653                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.539649                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.539653                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91449.200000                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 52593.497790                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 52594.270762                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91449.200000                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 52593.497790                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 52594.270762                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              4525039                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      4263066                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      4263066                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      4263066                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      4263066                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      4119415                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      4119415                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      4119415                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      4119415                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        62432                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        62432                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            4                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        74259                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        74259                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        62436                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        62436                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000064                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000064                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18564.750000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18564.750000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            4                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        72927                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        72927                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000064                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18231.750000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18231.750000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       243302                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       243302                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       761352                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       761353                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14604910470                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14604910470                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      1004654                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      1004655                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.757825                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.757825                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 19182.862158                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 19182.836963                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_hits::.switch_cpus3.data            5                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       761347                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       761347                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14351336298                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14351336298                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.757820                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.757819                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 18849.928217                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 18849.928217                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      3615945                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      3615945                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           90                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3762677                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3762774                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8260398                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 224835881391                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 224844141789                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           90                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      7378622                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      7378719                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.509943                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.509949                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91782.200000                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 59754.233858                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 59754.888757                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           90                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3762677                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3762767                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8230428                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 223582909950                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 223591140378                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.509943                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.509949                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 91449.200000                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 59421.233858                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59421.999921                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2360.299763                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          16828286                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         4527418                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.716972                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.627430                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.001981                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    62.776385                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2291.893967                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000397                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.015326                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.559544                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.576245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2379                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          501                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1106                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          331                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.580811                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       273780554                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      273780554                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 133605237347                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15068264                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       6133596                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12082553                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           6685435                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                17                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               17                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            3034022                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           3034022                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15068264                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13559170                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13557669                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13610435                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13570138                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                54297412                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    578470848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    578412480                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    580658176                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    578944384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               2316485888                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           6808778                       # Total snoops (count)
system.l3bus.snoopTraffic                     7893952                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           24944846                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 24944846    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             24944846                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          18115446747                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               13.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          3027612200                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          3026802918                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          3038475529                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          3029414125                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data      2800363                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2800012                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            7                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2812897                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            8                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2809438                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            11222732                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data      2800363                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2800012                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            7                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2812897                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            8                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2809438                       # number of overall hits
system.l3cache.overall_hits::total           11222732                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1720099                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           82                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1719861                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1724648                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           82                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1714584                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           6879554                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1720099                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           82                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1719861                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1724648                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           82                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1714584                       # number of overall misses
system.l3cache.overall_misses::total          6879554                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      7979679                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 181201612218                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7148178                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 180629126851                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      7713612                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 179894777012                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      7753905                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 180160599794                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 721916711249                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      7979679                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 181201612218                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7148178                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 180629126851                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      7713612                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 179894777012                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      7753905                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 180160599794                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 721916711249                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           87                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      4520462                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           85                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      4519873                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           90                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      4537545                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           90                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      4524022                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        18102286                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           87                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      4520462                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           85                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      4519873                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           90                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      4537545                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           90                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      4524022                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       18102286                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.954023                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.380514                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.964706                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.380511                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.922222                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.380084                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.911111                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.378996                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.380038                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.954023                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.380514                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.964706                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.380511                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.922222                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.380084                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.911111                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.378996                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.380038                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 96140.710843                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 105343.711157                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 87172.902439                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 105025.421735                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 92935.084337                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 104308.112155                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 94559.817073                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 105075.400094                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 104936.557115                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 96140.710843                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 105343.711157                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 87172.902439                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 105025.421735                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 92935.084337                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 104308.112155                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 94559.817073                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 105075.400094                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 104936.557115                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         123343                       # number of writebacks
system.l3cache.writebacks::total               123343                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1720099                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1719861                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1724648                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           82                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1714584                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      6879522                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1720099                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1719861                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1724648                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           82                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1714584                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      6879522                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      7426899                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 169745752878                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6602058                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 169174852591                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7160832                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 168408621332                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      7207785                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 168741470354                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 676099094729                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      7426899                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 169745752878                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6602058                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 169174852591                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7160832                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 168408621332                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      7207785                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 168741470354                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 676099094729                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.954023                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.380514                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.964706                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.380511                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.922222                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.380084                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.911111                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.378996                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.380036                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.954023                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.380514                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.964706                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.380511                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.922222                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.380084                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.911111                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.378996                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.380036                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 89480.710843                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 98683.711157                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 80512.902439                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 98365.421735                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86275.084337                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 97648.112155                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87899.817073                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 98415.400094                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 98277.045226                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 89480.710843                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 98683.711157                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 80512.902439                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 98365.421735                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86275.084337                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97648.112155                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87899.817073                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 98415.400094                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 98277.045226                       # average overall mshr miss latency
system.l3cache.replacements                   6808778                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      6010253                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      6010253                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      6010253                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      6010253                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12082553                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12082553                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12082553                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12082553                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            6                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              17                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           17                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       750159                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       757228                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       753573                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       757071                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          3018031                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         3798                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         4121                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         3794                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         4274                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          15991                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    629870794                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    596057002                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    601663708                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    654818830                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2482410334                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       753957                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       761349                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       757367                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       761345                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      3034022                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.005037                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.005413                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.005009                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.005614                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.005271                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 165842.757767                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 144638.923077                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 158582.948867                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 153209.833879                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 155237.967232                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         3798                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         4121                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         3794                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         4274                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        15987                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    604576114                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    568611142                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    576395668                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    626353990                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2375936914                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.005037                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.005413                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.005009                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.005614                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.005269                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 159182.757767                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 137978.923077                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 151922.948867                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 146549.833879                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 148616.808282                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2050204                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2042784                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            7                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2059324                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            8                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2052367                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      8204701                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1716301                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1715740                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1720854                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           82                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      1710310                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      6863563                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      7979679                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 180571741424                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7148178                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 180033069849                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7713612                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 179293113304                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7753905                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 179505780964                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 719434300915                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3766505                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           85                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3758524                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           90                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      3780178                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           90                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3762677                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15068264                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.954023                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.455675                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.964706                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.456493                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.922222                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.455231                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.911111                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.454546                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.455498                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 96140.710843                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 105209.832905                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87172.902439                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 104930.274895                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 92935.084337                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 104188.451376                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94559.817073                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 104955.113964                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 104819.362905                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1716301                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1715740                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1720854                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           82                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1710310                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      6863535                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7426899                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 169141176764                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6602058                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 168606241449                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7160832                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 167832225664                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7207785                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 168115116364                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 673723157815                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.954023                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.455675                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.964706                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.456493                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.922222                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.455231                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.911111                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.454546                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.455496                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 89480.710843                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 98549.832905                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 80512.902439                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 98270.274895                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 86275.084337                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 97528.451376                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 87899.817073                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 98295.113964                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 98159.790518                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61651.858115                       # Cycle average of tags in use
system.l3cache.tags.total_refs               29315555                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             18092177                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.620344                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815195119187                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61651.858115                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.940733                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.940733                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60655                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1079                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         9298                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        47265                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         3013                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.925522                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            597213921                       # Number of tag accesses
system.l3cache.tags.data_accesses           597213921                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    123179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1719100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1718835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1723899.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1713418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003700922390                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7677                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7677                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10960753                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116768                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6879522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123343                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6879522                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123343                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3940                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   164                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6879522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123343                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  752337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  900747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  984721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  945456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  826981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  692688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  549199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  411076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  295811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  202292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 130440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  80021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  46379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  26139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   9686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  10071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  10103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   3055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                    12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     895.473101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3327.609218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         7030     91.57%     91.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          353      4.60%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287          172      2.24%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383           52      0.68%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479           40      0.52%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575           17      0.22%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            8      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-36863            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7677                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.038036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.363974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7564     98.53%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.12%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               70      0.91%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      0.27%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.05%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7677                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  252160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               440289408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7893952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3295.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  133603584345                       # Total gap between requests
system.mem_ctrls.avgGap                      19078.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    110022400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    110005440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    110329536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         5248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    109658752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7879936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 39758.917448830849                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 823488614.292591810226                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 39279.894347037713                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 823361673.170616626740                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 39758.917448830849                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 825787446.158097028732                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 39279.894347037713                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 820766805.028203129768                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 58979240.385178916156                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1720099                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           82                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1719861                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1724648                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           82                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1714584                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       123343                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4315585                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 105290469581                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3527970                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 104728884087                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4049561                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 103778599530                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4132326                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 104494030450                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7453003205103                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     51995.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     61211.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     43024.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     60893.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     48789.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     60173.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     50394.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     60944.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  60425019.70                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          3309800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              29193                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  41321                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            9                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            9                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            9                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    110086336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    110071104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    110377472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    109733376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     440291456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        21888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7893952                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7893952                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1720099                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1719861                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1724648                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1714584                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        6879554                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       123343                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        123343                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        39759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    823967158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        39280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    823853151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        39759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    826146234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        39280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    821325346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3295465296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        39759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        39280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        39759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        39280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       163826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     59084146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        59084146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     59084146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        39759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    823967158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        39280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    823853151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        39759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    826146234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        39280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    821325346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3354549442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              6875582                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              123124                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       202175                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       201582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       225797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       228722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       218528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       217699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       214727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       215279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       215932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       215982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       216050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       216747                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       225077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       225028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       224907                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       224686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       203247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       203570                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       211267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       211764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       221250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       221027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       204334                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       205129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       230909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       230944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       206436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       204002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       202972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       203364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       213499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       212950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3910                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3819                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4061                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         3484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         3953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         3703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         4473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         4289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         3195                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         3517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         3785                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            298040328746                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           22909439224                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       418308009090                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                43347.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           60839.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3676744                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12140                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.48                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            9.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3309821                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.329711                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.298015                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.258757                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2756240     83.27%     83.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       214918      6.49%     89.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        55735      1.68%     91.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        47520      1.44%     92.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        36150      1.09%     93.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        30524      0.92%     94.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        26337      0.80%     95.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        20682      0.62%     96.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       121715      3.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3309821                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             440037248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7879936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3293.562616                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               58.979240                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   17.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    10322513982.143965                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    13723645852.996746                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   28920876076.377041                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  462761061.503989                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 47632053578.372978                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 97391154433.404099                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12385827430.507967                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  210838832415.324554                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1578.072992                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  18066577215                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12033700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 103504960132                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6863563                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123343                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6685435                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15991                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        6863563                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     20567886                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     20567886                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               20567886                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    448185408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    448185408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               448185408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6879554                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6879554    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6879554                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          4722511354                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12540479453                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      144467957                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     96107647                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5755646                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     50622951                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       50560076                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.875797                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       19935010                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups     18686202                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits     18506265                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       179937                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted        37483                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    359775902                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      5755557                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    350210406                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.226542                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.452579                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    246462578     70.38%     70.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29127475      8.32%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     12648364      3.61%     82.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     13395942      3.83%     86.13% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8532990      2.44%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3785732      1.08%     89.65% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2126447      0.61%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3930648      1.12%     91.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     30200230      8.62%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    350210406                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249380544                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     429547707                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109158619                       # Number of memory references committed
system.switch_cpus0.commit.loads             85237070                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          64155973                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          429012955                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      8249379                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       280942      0.07%      0.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    317769113     73.98%     74.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       562114      0.13%     74.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      1776919      0.41%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     85237070     19.84%     94.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     23921549      5.57%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    429547707                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     30200230                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18138767                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    244739250                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles        116259807                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     16294053                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5775308                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     46812047                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           90                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     874945136                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          588                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          135684826                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           35772522                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1556101                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               282782                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4767353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             545965552                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches          144467957                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     89001351                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            390664429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11550794                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.pendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.cacheLines        107984726                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    401207195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.355670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.131397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       226720984     56.51%     56.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        14019710      3.49%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12259114      3.06%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        22040407      5.49%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        21692167      5.41%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        12298938      3.07%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11755836      2.93%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        21706222      5.41%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        58713817     14.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    401207195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360074                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.360774                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses          107984726                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           22597310                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       70969972                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses       400616                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        22573                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16699144                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2312                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           103                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 133605247347                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5775308                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        25458192                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      202685326                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        123307556                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     43980803                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     844267682                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      3931552                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      18984473                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      29590347                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        473873                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    882091739                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2256373820                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1261049707                       # Number of integer rename lookups
system.switch_cpus0.rename.committedMaps    453126695                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       428965032                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         47523476                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1109333785                       # The number of ROB reads
system.switch_cpus0.rob.writes             1629931948                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249380544                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          429547707                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups      144057270                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     95839349                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5736852                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     50483112                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       50420415                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.875806                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       19876445                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups     18630909                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits     18451591                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       179318                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted        37388                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    358775840                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      5736762                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    350354767                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.222589                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.449567                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    246939669     70.48%     70.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     28968631      8.27%     78.75% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     12619290      3.60%     82.35% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     13365785      3.81%     86.17% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8551642      2.44%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3776309      1.08%     89.69% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2118316      0.60%     90.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3883647      1.11%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     30131478      8.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    350354767                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    248690594                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     428339928                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          108872020                       # Number of memory references committed
system.switch_cpus1.commit.loads             85011497                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          63967785                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          427806779                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      8223691                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       280119      0.07%      0.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    316855958     73.97%     74.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       560384      0.13%     74.17% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      1771447      0.41%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     85011497     19.85%     94.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     23860523      5.57%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    428339928                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     30131478                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18089734                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    245198654                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles        115896759                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     16266030                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5756774                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     46674201                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           93                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     872444601                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          604                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          135302759                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           35672551                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1555479                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               282696                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4750812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             544458775                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches          144057270                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     88748451                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            390700285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11513728                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines        107678133                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    401207961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.349101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.129440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       227202070     56.63%     56.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        13983052      3.49%     60.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12226032      3.05%     63.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        21979611      5.48%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        21633411      5.39%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        12267270      3.06%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11728168      2.92%     80.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        21641552      5.39%     85.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        58546795     14.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    401207961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359051                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.357018                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses          107678133                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           22595634                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       70769963                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses       399218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        22891                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16654749                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         2314                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 133605247347                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5756774                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        25391588                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      203446961                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        122936083                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     43676545                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     841866707                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      3944513                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      18964011                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      29321956                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        434438                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    879612844                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2249968333                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1257492999                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    451872283                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       427740494                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         47482993                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1107339057                       # The number of ROB reads
system.switch_cpus1.rob.writes             1625371372                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        248690594                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          428339928                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups      144765428                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     96307316                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5766360                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     50732862                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       50669742                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.875584                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       19975885                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups     18723766                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits     18544292                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       179474                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        37543                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    360375704                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      5766270                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    350124463                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.229861                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.455370                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    246173912     70.31%     70.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     29159367      8.33%     78.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     12654256      3.61%     82.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     13430736      3.84%     86.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8551513      2.44%     88.53% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3795573      1.08%     89.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2132351      0.61%     90.22% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3947600      1.13%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     30279155      8.65%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    350124463                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     430604550                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109438585                       # Number of memory references committed
system.switch_cpus2.commit.loads             85453976                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          64313224                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          430068896                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      8268857                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       281406      0.07%      0.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    318541488     73.98%     74.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       563098      0.13%     74.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      1779973      0.41%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     85453976     19.85%     94.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     23984609      5.57%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    430604550                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     30279155                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18173293                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    244413720                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles        116510130                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     16324270                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5786057                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     46914919                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           92                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     876761227                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          596                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          135985298                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           35861205                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1562126                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               284013                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      4775374                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             547088409                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches          144765428                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     89189919                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            390645958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11572294                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.cacheLines        108208140                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          130                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    401207480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.360496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.132766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       226363492     56.42%     56.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        14047626      3.50%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12280984      3.06%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        22087649      5.51%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        21740381      5.42%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        12325248      3.07%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11778527      2.94%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        21751206      5.42%     85.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        58832367     14.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    401207480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360816                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.363573                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses          108208140                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           22662381                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       71084992                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       402031                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        22607                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16726643                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         2316                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           107                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 133605247347                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5786057                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        25506004                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      202139788                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        123569838                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     44205783                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     846029137                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3937312                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      19116537                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      29815641                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        444924                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    883935101                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2261054873                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1263665586                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    454244888                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       429690095                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         47594846                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1110825562                       # The number of ROB reads
system.switch_cpus2.rob.writes             1633331639                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          430604550                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups      144586873                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     96184144                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5759475                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     50672566                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       50609557                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.875655                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       19952259                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18702661                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     18522231                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       180430                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted        37663                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    360126664                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      5759387                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    350160480                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.227273                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.453134                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    246424587     70.37%     70.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     29043630      8.29%     78.67% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12655695      3.61%     82.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     13407954      3.83%     86.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8587489      2.45%     88.56% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3788843      1.08%     89.65% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2129093      0.61%     90.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3890612      1.11%     91.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     30232577      8.63%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    350160480                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249491224                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     429742511                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109204705                       # Number of memory references committed
system.switch_cpus3.commit.loads             85272862                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          64186381                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          429207427                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      8253583                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       281114      0.07%      0.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    317916178     73.98%     74.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       562467      0.13%     74.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      1778047      0.41%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     85272862     19.84%     94.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     23931843      5.57%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    429742511                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     30232577                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18155571                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    244637086                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles        116326236                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     16310066                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5779417                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     46848318                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           91                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     875534421                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          596                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          135747083                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           35786636                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1556181                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               282730                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4770563                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             546379196                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches          144586873                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     89084047                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            390658317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11559012                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines        108076702                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          134                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    401208386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.357485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.131824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       226577271     56.47%     56.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        14034111      3.50%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12268249      3.06%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        22062317      5.50%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        21713133      5.41%     73.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        12311550      3.07%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11770177      2.93%     79.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        21718826      5.41%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        58752752     14.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    401208386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360371                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.361805                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses          108076702                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948756153125                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           22673425                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       71030367                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses       401756                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        22925                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16712947                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         2341                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache            94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 133605247347                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5779417                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        25479339                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      202794290                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        123381277                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     43774053                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     844837005                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3988255                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      18870347                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      29341008                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        493030                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    882684871                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2257852233                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1261874389                       # Number of integer rename lookups
system.switch_cpus3.rename.committedMaps    453330021                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       429354812                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         47550119                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1109797078                       # The number of ROB reads
system.switch_cpus3.rob.writes             1631073882                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249491224                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          429742511                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
