#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 18 19:02:20 2021
# Process ID: 10868
# Current directory: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12964 C:\Users\Viktor\Desktop\study\verilog_shit\magSem3_FPGA\project\ZedBoard\ZedBoard.xpr
# Log file: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/vivado.log
# Journal file: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.xpr
INFO: [Project 1-313] Project file moved from 'C:/work/miet/mag_sem_3/magSem3_FPGA/project/ZedBoard' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/ov7670_axi_stream_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/ip_repo_ov7670'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_ov7670_controller_0_0

open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1006.008 ; gain = 277.957
update_module_reference system_ov7670_axi_stream_ca_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'aclk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/ov7670_axi_stream_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/ip_repo_ov7670'.
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_25M175
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logical0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - vdma_camera_s2mm
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk25M175
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:module_ref:mux:1.0 - mux_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_vga_mm2s
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - processing_system7_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding cell -- xilinx.com:module_ref:ov7670_axi_stream_capture:1.0 - ov7670_axi_stream_ca_0
Adding cell -- user.org:user:ov7670_controller:1.0 - ov7670_controller_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - pwdn
Adding cell -- xilinx.com:ip:xlconstant:1.1 - reset
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd>
Upgrading 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_ov7670_axi_stream_ca_0_0 from ov7670_axi_stream_capture_v1_0 1.0 to ov7670_axi_stream_capture_v1_0 1.0
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1134.039 ; gain = 98.465
update_module_reference: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1134.039 ; gain = 98.465
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP 'C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_ov7670_axi_stream_ca_0_0/system_ov7670_axi_stream_ca_0_0.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6f641014c2c8fb6c; cache size = 112.843 MB.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd

[Sat Dec 18 19:05:17 2021] Launched system_ov7670_axi_stream_ca_0_0_synth_1, synth_1...
Run output will be captured here:
system_ov7670_axi_stream_ca_0_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_ov7670_axi_stream_ca_0_0_synth_1/runme.log
synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Sat Dec 18 19:05:17 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1169.137 ; gain = 6.594
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /ov7670_controller_0]
report_ip_status -name ip_status 
set_property location {2.5 746 336} [get_bd_cells ps7_0_axi_periph]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/ov7670_axi_stream_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/ip_repo_ov7670'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/ov7670_axi_stream_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/VGA_1.0-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/src/ip_repo_ov7670'.
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv user.org:user:ov7670_controller:1.0 ov7670_controller_1
endgroup
set_property location {6 1960 723} [get_bd_cells ov7670_controller_1]
connect_bd_net [get_bd_pins ov7670_controller_1/clk] [get_bd_pins clk_wiz_25M175/clk_out1]
connect_bd_net [get_bd_pins ov7670_controller_1/resend] [get_bd_pins logical0/dout]
delete_bd_objs [get_bd_nets ov7670_controller_0_config_finished]
delete_bd_objs [get_bd_nets ov7670_controller_0_sioc]
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets ov7670_controller_0_xclk]
connect_bd_net [get_bd_ports config_finished] [get_bd_pins ov7670_controller_1/config_finished]
connect_bd_net [get_bd_ports ov7670_sioc] [get_bd_pins ov7670_controller_1/sioc]
connect_bd_net [get_bd_ports ov7670_siod] [get_bd_pins ov7670_controller_1/siod]
connect_bd_net [get_bd_ports ov7670_xclk] [get_bd_pins ov7670_controller_1/xclk]
delete_bd_objs [get_bd_cells ov7670_controller_0]
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1424.422 ; gain = 55.027
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_camera_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_vga_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /ov7670_axi_stream_ca_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ov7670_axi_stream_ca_0_0_aclk 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_1/xclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ov7670_controller_1_0_xclk 
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1430.191 ; gain = 83.559
report_ip_status -name ip_status 
set_property name ov7670_controller_0 [get_bd_cells ov7670_controller_1]
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1447.473 ; gain = 10.172
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_camera_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_vga_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /ov7670_axi_stream_ca_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ov7670_axi_stream_ca_0_0_aclk 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/xclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ov7670_controller_1_0_xclk 
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1449.770 ; gain = 14.582
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_ov7670_axi_stream_ca_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk25M175 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_25M175 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block logical0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_camera_s2mm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_vga_mm2s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_100M .
WARNING: [IP_Flow 19-5160] IP 'bd_919a_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/system_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_axi_stream_ca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwdn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_controller_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6f641014c2c8fb6c; cache size = 112.843 MB.
[Sat Dec 18 19:37:54 2021] Launched system_ov7670_axi_stream_ca_0_0_synth_1, system_ov7670_controller_1_0_synth_1, synth_1...
Run output will be captured here:
system_ov7670_axi_stream_ca_0_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_ov7670_axi_stream_ca_0_0_synth_1/runme.log
system_ov7670_controller_1_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_ov7670_controller_1_0_synth_1/runme.log
synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Sat Dec 18 19:37:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1645.922 ; gain = 183.805
report_ip_status -name ip_status 
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property location {3 981 303} [get_bd_cells vdma_camera_s2mm]
set_property location {3 970 312} [get_bd_cells vdma_camera_s2mm]
undo
INFO: [Common 17-17] undo 'set_property location {3 970 312} [get_bd_cells vdma_camera_s2mm]'
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
file mkdir C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk -hwspec C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins rst_clk25M175/peripheral_aresetn]
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1886.691 ; gain = 0.000
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /vdma_camera_s2mm 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_vga_mm2s 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /ov7670_axi_stream_ca_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ov7670_axi_stream_ca_0_0_aclk 
WARNING: [BD 41-927] Following properties on pin /ov7670_controller_0/xclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_ov7670_controller_1_0_xclk 
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1886.691 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_0 .
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk25M175 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_25M175 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block logical0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vdma_camera_s2mm .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_vga_mm2s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_100M .
WARNING: [IP_Flow 19-5160] IP 'bd_919a_one_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'Verilog' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
Exporting to file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0.hwh
Generated Block Design Tcl file c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/hw_handoff/system_smartconnect_0_0_bd.tcl
Generated Hardware Definition File c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_smartconnect_0_0/bd_0/synth/system_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_axi_stream_ca_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwdn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ov7670_controller_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6f641014c2c8fb6c; cache size = 113.071 MB.
[Sat Dec 18 23:44:21 2021] Launched system_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/system_processing_system7_0_0_synth_1/runme.log
synth_1: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/synth_1/runme.log
[Sat Dec 18 23:44:21 2021] Launched impl_1...
Run output will be captured here: C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 2048.172 ; gain = 161.480
file copy -force C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.runs/impl_1/system_wrapper.sysdef C:/Users/Viktor/Desktop/study/verilog_shit/magSem3_FPGA/project/ZedBoard/ZedBoard.sdk/system_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 04:25:37 2021...
