<stg><name>SubBytes</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="16">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="3" to="4">
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="2">
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="3">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i3 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.loopexit:1  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:2  %tmp_1_cast = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:3  %exitcond1 = icmp eq i3 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:5  %i_1 = add i3 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond1, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i3 [ %j_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="3">
<![CDATA[
.preheader:1  %j_cast1_cast = zext i3 %j to i6

]]></Node>
<StgValue><ssdm name="j_cast1_cast"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %tmp_2 = add i6 %tmp_1_cast, %j_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="6">
<![CDATA[
.preheader:3  %tmp_2_cast = zext i6 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:4  %state_addr = getelementptr [16 x i32]* %state, i32 0, i32 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5  %exitcond = icmp eq i3 %j, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:7  %j_1 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:8  br i1 %exitcond, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
:0  %state_load = load i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
:0  %state_load = load i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %sbox_addr = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
:2  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
:2  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="8">
<![CDATA[
:3  %sbox_load_cast = zext i8 %sbox_load to i32

]]></Node>
<StgValue><ssdm name="sbox_load_cast"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store i32 %sbox_load_cast, i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="sbox" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="i" fromId="43" toId="7">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="45" from="StgValue_6" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="46" from="i_1" to="i" fromId="12" toId="7">
<BackEdge/>
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="47" from="StgValue_26" to="i" fromId="26" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="49" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp" fromId="48" toId="8">
</dataflow>
<dataflow id="50" from="i" to="tmp" fromId="7" toId="8">
</dataflow>
<dataflow id="52" from="StgValue_51" to="tmp" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="tmp" to="tmp_1_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="54" from="i" to="exitcond1" fromId="7" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_55" to="exitcond1" fromId="55" toId="10">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="57" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_59" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_59" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_59" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="63" from="i" to="i_1" fromId="7" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_64" to="i_1" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="exitcond1" to="StgValue_13" fromId="10" toId="13">
</dataflow>
<dataflow id="67" from="j_1" to="j" fromId="23" toId="16">
<BackEdge/>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="68" from="StgValue_33" to="j" fromId="33" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="69" from="StgValue_43" to="j" fromId="43" toId="16">
<condition id="32">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="StgValue_14" to="j" fromId="14" toId="16">
</dataflow>
<dataflow id="71" from="j" to="j_cast1_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="72" from="tmp_1_cast" to="tmp_2" fromId="9" toId="18">
</dataflow>
<dataflow id="73" from="j_cast1_cast" to="tmp_2" fromId="17" toId="18">
</dataflow>
<dataflow id="74" from="tmp_2" to="tmp_2_cast" fromId="18" toId="19">
</dataflow>
<dataflow id="75" from="state" to="state_addr" fromId="41" toId="20">
</dataflow>
<dataflow id="77" from="StgValue_76" to="state_addr" fromId="76" toId="20">
</dataflow>
<dataflow id="78" from="tmp_2_cast" to="state_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="79" from="j" to="exitcond" fromId="16" toId="21">
</dataflow>
<dataflow id="80" from="StgValue_55" to="exitcond" fromId="55" toId="21">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecLoopTripCount" to="empty_28" fromId="57" toId="22">
</dataflow>
<dataflow id="82" from="StgValue_59" to="empty_28" fromId="59" toId="22">
</dataflow>
<dataflow id="83" from="StgValue_59" to="empty_28" fromId="59" toId="22">
</dataflow>
<dataflow id="84" from="StgValue_59" to="empty_28" fromId="59" toId="22">
</dataflow>
<dataflow id="85" from="j" to="j_1" fromId="16" toId="23">
</dataflow>
<dataflow id="86" from="StgValue_64" to="j_1" fromId="64" toId="23">
</dataflow>
<dataflow id="87" from="exitcond" to="StgValue_24" fromId="21" toId="24">
</dataflow>
<dataflow id="88" from="state_addr" to="state_load" fromId="20" toId="25">
</dataflow>
<dataflow id="89" from="state_addr" to="state_load" fromId="20" toId="27">
</dataflow>
<dataflow id="90" from="sbox" to="sbox_addr" fromId="42" toId="28">
</dataflow>
<dataflow id="91" from="StgValue_76" to="sbox_addr" fromId="76" toId="28">
</dataflow>
<dataflow id="92" from="state_load" to="sbox_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="93" from="sbox_addr" to="sbox_load" fromId="28" toId="29">
</dataflow>
<dataflow id="94" from="sbox_addr" to="sbox_load" fromId="28" toId="30">
</dataflow>
<dataflow id="95" from="sbox_load" to="sbox_load_cast" fromId="30" toId="31">
</dataflow>
<dataflow id="96" from="sbox_load_cast" to="StgValue_32" fromId="31" toId="32">
</dataflow>
<dataflow id="97" from="state_addr" to="StgValue_32" fromId="20" toId="32">
</dataflow>
<dataflow id="98" from="exitcond1" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="99" from="exitcond" to="StgValue_3" fromId="21" toId="3">
</dataflow>
</dataflows>


</stg>
