# Shift_Register
This is normal basic UVM testbench for shift register with reference model using queues in scoreboard and RTL
This helps you to understand how UVM testbench is written for any simple RTL using reference model 
