[*]
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Thu Nov 20 05:39:49 2025
[*]
[dumpfile] "/Users/dhunter/src/v810-emu/tb/dev_tb.vcd"
[dumpfile_mtime] "Thu Nov 20 05:31:54 2025"
[dumpfile_size] 13986777
[savefile] "/Users/dhunter/src/v810-emu/tb/dev_tb.gtkw"
[timestart] 3751
[size] 1333 600
[pos] -1 -1
*-7.855502 4200 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
[markername] AA
[markername] BB
[markername] CC
[markername] DD
[markername] EE
[markername] FF
[markername] GG
[markername] HH
[markername] II
[markername] JJ
[markername] KK
[markername] LL
[markername] MM
[markername] NN
[markername] OO
[markername] PP
[markername] QQ
[markername] RR
[markername] SS
[markername] TT
[markername] UU
[markername] VV
[markername] WW
[markername] XX
[markername] YY
[markername] ZZ
[treeopen] dev_tb.
[sst_width] 255
[signals_width] 283
[sst_expanded] 1
[sst_vpaned_height] 159
@c00200
-dut_mem
@800200
-wb
@28
dev_tb.dut_mem.wb_full
dev_tb.dut_mem.wb_empty
dev_tb.dut_mem.wb_rptr
dev_tb.dut_mem.wb_wptr
dev_tb.dut_mem.wb_write
dev_tb.dut_mem.wb_read
@1000200
-wb
@c00200
-bm
@28
dev_tb.dut_mem.bm_sel_wb
dev_tb.dut_mem.bm_sel_eud
dev_tb.dut_mem.bm_sel_eui
@22
dev_tb.dut_mem.bm_ebi_a[31:0]
dev_tb.dut_mem.bm_ebi_do[31:0]
@28
dev_tb.dut_mem.bm_ebi_bc[1:0]
@22
dev_tb.dut_mem.bm_ebi_be[3:0]
@28
dev_tb.dut_mem.bm_ebi_wr
dev_tb.dut_mem.bm_ebi_mrq
dev_tb.dut_mem.bm_ebi_st[1:0]
dev_tb.dut_mem.bm_ebi_req
dev_tb.dut_mem.bm_ebi_ack
@1401200
-bm
@24
dev_tb.dut_mem.ebst[2:0]
@22
dev_tb.dut_mem.A[31:0]
dev_tb.dut_mem.D_I[31:0]
dev_tb.dut_mem.D_O[31:0]
@28
dev_tb.dut_mem.BEn[3:0]
dev_tb.dut_mem.ST[1:0]
dev_tb.dut_mem.DAn
dev_tb.dut_mem.MRQn
dev_tb.dut_mem.RW
dev_tb.dut_mem.BCYSTn
dev_tb.dut_mem.READYn
dev_tb.dut_mem.SZRQn
@1401200
-dut_mem
@28
dev_tb.dut.RESn
dev_tb.dut.CLK
@22
dev_tb.dut.IA[31:0]
dev_tb.dut.ID[31:0]
@28
dev_tb.dut.IREQ
dev_tb.dut.IACK
@22
dev_tb.dut.DA[31:0]
dev_tb.dut.DD_I[31:0]
dev_tb.dut.DD_O[31:0]
@28
dev_tb.dut.DBE[3:0]
dev_tb.dut.DWR
dev_tb.dut.DMRQ
dev_tb.dut.DST[1:0]
dev_tb.dut.DREQ
dev_tb.dut.DACK
@800200
-sysreg
@22
dev_tb.dut.psw[3:0]
@29
dev_tb.dut.halted
@1000200
-sysreg
@800200
-if
@28
dev_tb.dut.if_stall
dev_tb.dut.if_flush
dev_tb.dut.if_fetch_en
dev_tb.dut.imi_a_new
dev_tb.dut.imi_incomplete
dev_tb.dut.if_pc_inc
dev_tb.dut.if_pc_inc4
dev_tb.dut.if_pc_set
dev_tb.dut.if_pdlo_ins32
dev_tb.dut.if_pdhi_ins32
dev_tb.dut.if_ir_swap
dev_tb.dut.if_imi_a2
dev_tb.dut.if_wrap
dev_tb.dut.if_wrapped
dev_tb.dut.if_ins32_fetch_hi
@22
dev_tb.dut.pc[31:0]
dev_tb.dut.pcn[31:0]
dev_tb.dut.pd[31:0]
dev_tb.dut.ir[31:0]
@1000200
-if
@800200
-id
@28
dev_tb.dut.id_stall
dev_tb.dut.id_flush
@22
dev_tb.dut.ifid_pc[31:0]
dev_tb.dut.ifid_ir[31:0]
@c00200
-rmem
@22
dev_tb.dut.rmem00[31:0]
dev_tb.dut.rmem01[31:0]
dev_tb.dut.rmem02[31:0]
dev_tb.dut.rmem03[31:0]
dev_tb.dut.rmem04[31:0]
dev_tb.dut.rmem05[31:0]
dev_tb.dut.rmem06[31:0]
dev_tb.dut.rmem07[31:0]
dev_tb.dut.rmem08[31:0]
dev_tb.dut.rmem09[31:0]
dev_tb.dut.rmem10[31:0]
dev_tb.dut.rmem11[31:0]
dev_tb.dut.rmem12[31:0]
dev_tb.dut.rmem13[31:0]
dev_tb.dut.rmem14[31:0]
dev_tb.dut.rmem15[31:0]
dev_tb.dut.rmem16[31:0]
dev_tb.dut.rmem17[31:0]
dev_tb.dut.rmem18[31:0]
dev_tb.dut.rmem19[31:0]
dev_tb.dut.rmem20[31:0]
dev_tb.dut.rmem21[31:0]
dev_tb.dut.rmem22[31:0]
dev_tb.dut.rmem23[31:0]
dev_tb.dut.rmem24[31:0]
dev_tb.dut.rmem25[31:0]
dev_tb.dut.rmem26[31:0]
dev_tb.dut.rmem27[31:0]
dev_tb.dut.rmem28[31:0]
dev_tb.dut.rmem29[31:0]
dev_tb.dut.rmem30[31:0]
dev_tb.dut.rmem31[31:0]
@1401200
-rmem
@22
dev_tb.dut.rf_ra1[4:0]
dev_tb.dut.rf_ra2[4:0]
dev_tb.dut.rf_rd1[31:0]
dev_tb.dut.rf_rd2[31:0]
dev_tb.dut.rf_wa[4:0]
dev_tb.dut.rf_wd[31:0]
@28
dev_tb.dut.rf_we
@1000200
-id
@24
dev_tb.dut.id_ccnt[5:0]
@800200
-ex
@28
dev_tb.dut.ex_stall
dev_tb.dut.ex_flush
@22
dev_tb.dut.idex_pc[31:0]
dev_tb.dut.idex_ir[31:0]
dev_tb.dut.idex_rf_rd1[31:0]
dev_tb.dut.idex_rf_rd2[31:0]
dev_tb.dut.idex_rf_wa[4:0]
dev_tb.dut.idex_ctl[33:0]
dev_tb.dut.alu_in1[31:0]
dev_tb.dut.alu_in2[31:0]
dev_tb.dut.alu_op[3:0]
dev_tb.dut.alu_out[31:0]
@28
dev_tb.dut.alu_fl[3:0]
@22
dev_tb.dut.bcond_match
@28
dev_tb.dut.branch_taken
@22
dev_tb.dut.ex_sr_rd[31:0]
dev_tb.dut.ex_rdout[31:0]
@1000200
-ex
@800200
-ma
@28
dev_tb.dut.ma_flush
@22
dev_tb.dut.exma_rf_wa[4:0]
dev_tb.dut.exma_rdout[31:0]
dev_tb.dut.exma_alu_out[31:0]
@28
dev_tb.dut.exma_alu_fl[3:0]
@22
dev_tb.dut.exma_ctl[11:0]
@28
dev_tb.dut.psw[3:0]
@22
dev_tb.dut.ma_di[31:0]
dev_tb.dut.ma_do[31:0]
@28
dev_tb.dut.ma_incomplete
@1000200
-ma
@800200
-wb
@22
dev_tb.dut.mawb_alu_out[31:0]
dev_tb.dut.mawb_mem_rd[31:0]
@28
dev_tb.dut.mawb_mem_bsel[1:0]
@22
dev_tb.dut.mawb_rf_wa[4:0]
dev_tb.dut.mawb_ctl[3:0]
dev_tb.dut.wb_ldmem[31:0]
@1000200
-wb
@800200
-hazard
@28
dev_tb.dut.haz_data_ex
dev_tb.dut.haz_data_ma
dev_tb.dut.haz_data
dev_tb.dut.haz_flag_ex
dev_tb.dut.haz_flag
@1000200
-hazard
[pattern_trace] 1
[pattern_trace] 0
