--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TL.twx TL.ncd -o TL.twr TL.pcf -ucf
pong_contoller_nexys_II.ucf

Design file:              TL.ncd
Physical constraint file: TL.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK_50M_I = PERIOD TIMEGRP "CLK_50M_I" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.138ns.
--------------------------------------------------------------------------------

Paths for end point vga_1_o_r_1 (SLICE_X30Y67.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_r_0 (FF)
  Destination:          vga_1_o_r_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_1_CLK_O_OBUF rising at 0.000ns
  Destination Clock:    ADC_1_CLK_O_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_r_0 to vga_1_o_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.YQ      Tcko                  0.511   cnt_r<0>
                                                       cnt_r_0
    SLICE_X42Y64.G4      net (fanout=2)        0.413   cnt_r<0>
    SLICE_X42Y64.Y       Tilo                  0.660   vga_1_o_r_or0000
                                                       vga_1_o_r_or00001
    SLICE_X30Y67.CE      net (fanout=5)        1.071   vga_1_o_r_or0000
    SLICE_X30Y67.CLK     Tceck                 0.483   vga_1_o_r<1>
                                                       vga_1_o_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (1.654ns logic, 1.484ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_1_o_r_0 (SLICE_X30Y67.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_r_0 (FF)
  Destination:          vga_1_o_r_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_1_CLK_O_OBUF rising at 0.000ns
  Destination Clock:    ADC_1_CLK_O_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_r_0 to vga_1_o_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.YQ      Tcko                  0.511   cnt_r<0>
                                                       cnt_r_0
    SLICE_X42Y64.G4      net (fanout=2)        0.413   cnt_r<0>
    SLICE_X42Y64.Y       Tilo                  0.660   vga_1_o_r_or0000
                                                       vga_1_o_r_or00001
    SLICE_X30Y67.CE      net (fanout=5)        1.071   vga_1_o_r_or0000
    SLICE_X30Y67.CLK     Tceck                 0.483   vga_1_o_r<1>
                                                       vga_1_o_r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (1.654ns logic, 1.484ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_1_o_r_2 (SLICE_X30Y66.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnt_r_0 (FF)
  Destination:          vga_1_o_r_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_1_CLK_O_OBUF rising at 0.000ns
  Destination Clock:    ADC_1_CLK_O_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cnt_r_0 to vga_1_o_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.YQ      Tcko                  0.511   cnt_r<0>
                                                       cnt_r_0
    SLICE_X42Y64.G4      net (fanout=2)        0.413   cnt_r<0>
    SLICE_X42Y64.Y       Tilo                  0.660   vga_1_o_r_or0000
                                                       vga_1_o_r_or00001
    SLICE_X30Y66.CE      net (fanout=5)        1.071   vga_1_o_r_or0000
    SLICE_X30Y66.CLK     Tceck                 0.483   vga_1_o_r<2>
                                                       vga_1_o_r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (1.654ns logic, 1.484ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50M_I = PERIOD TIMEGRP "CLK_50M_I" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_r_0 (SLICE_X43Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.732ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_r_0 (FF)
  Destination:          cnt_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.732ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_1_CLK_O_OBUF rising at 20.000ns
  Destination Clock:    ADC_1_CLK_O_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_r_0 to cnt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.YQ      Tcko                  0.409   cnt_r<0>
                                                       cnt_r_0
    SLICE_X43Y65.SR      net (fanout=2)        0.832   cnt_r<0>
    SLICE_X43Y65.CLK     Tcksr       (-Th)    -0.491   cnt_r<0>
                                                       cnt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.732ns (0.900ns logic, 0.832ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_3_o_r_1 (SLICE_X40Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_r_0 (FF)
  Destination:          vga_3_o_r_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.029 - 0.024)
  Source Clock:         ADC_1_CLK_O_OBUF rising at 20.000ns
  Destination Clock:    ADC_1_CLK_O_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_r_0 to vga_3_o_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.YQ      Tcko                  0.409   cnt_r<0>
                                                       cnt_r_0
    SLICE_X42Y64.G4      net (fanout=2)        0.331   cnt_r<0>
    SLICE_X42Y64.Y       Tilo                  0.528   vga_1_o_r_or0000
                                                       vga_1_o_r_or00001
    SLICE_X40Y64.CE      net (fanout=5)        0.414   vga_1_o_r_or0000
    SLICE_X40Y64.CLK     Tckce       (-Th)    -0.071   vga_3_o_r<1>
                                                       vga_3_o_r_1
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (1.008ns logic, 0.745ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point vga_3_o_r_0 (SLICE_X40Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_r_0 (FF)
  Destination:          vga_3_o_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.029 - 0.024)
  Source Clock:         ADC_1_CLK_O_OBUF rising at 20.000ns
  Destination Clock:    ADC_1_CLK_O_OBUF rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cnt_r_0 to vga_3_o_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.YQ      Tcko                  0.409   cnt_r<0>
                                                       cnt_r_0
    SLICE_X42Y64.G4      net (fanout=2)        0.331   cnt_r<0>
    SLICE_X42Y64.Y       Tilo                  0.528   vga_1_o_r_or0000
                                                       vga_1_o_r_or00001
    SLICE_X40Y64.CE      net (fanout=5)        0.414   vga_1_o_r_or0000
    SLICE_X40Y64.CLK     Tckce       (-Th)    -0.071   vga_3_o_r<1>
                                                       vga_3_o_r_0
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (1.008ns logic, 0.745ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50M_I = PERIOD TIMEGRP "CLK_50M_I" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.248ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: shift_r_v_sync<4>/CLK
  Logical resource: Mshreg_shift_r_v_sync_4/SRL16E/WS
  Location pin: SLICE_X20Y4.CLK
  Clock network: ADC_1_CLK_O_OBUF
--------------------------------------------------------------------------------
Slack: 18.248ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.876ns (Twph)
  Physical resource: shift_r_v_sync<4>/CLK
  Logical resource: Mshreg_shift_r_v_sync_4/SRL16E/WS
  Location pin: SLICE_X20Y4.CLK
  Clock network: ADC_1_CLK_O_OBUF
--------------------------------------------------------------------------------
Slack: 18.248ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.752ns (570.776MHz) (Tcp)
  Physical resource: shift_r_v_sync<4>/CLK
  Logical resource: Mshreg_shift_r_v_sync_4/SRL16E/WS
  Location pin: SLICE_X20Y4.CLK
  Clock network: ADC_1_CLK_O_OBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50M_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M_I      |    3.138|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9 paths, 0 nets, and 14 connections

Design statistics:
   Minimum period:   3.138ns{1}   (Maximum frequency: 318.674MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 18 12:38:45 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



