{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.8,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 4.54218e-10,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 2.28062e-10,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.64007e-11,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 2.28062e-10,
	"finish__design__instance__count__class:antenna_cell": 4,
	"finish__design__instance__area__class:antenna_cell": 10.0096,
	"finish__design__instance__count__class:buffer": 128,
	"finish__design__instance__area__class:buffer": 1007.22,
	"finish__design__instance__count__class:timing_repair_buffer": 67,
	"finish__design__instance__area__class:timing_repair_buffer": 389.123,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 40.0384,
	"finish__design__instance__count__class:multi_input_combinational_cell": 818,
	"finish__design__instance__area__class:multi_input_combinational_cell": 8042.71,
	"finish__design__instance__count": 1026,
	"finish__design__instance__area": 9489.1,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.616826,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.831431,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 2.93393e-12,
	"finish__power__switching__total": 4.89071e-12,
	"finish__power__leakage__total": 3.50475e-09,
	"finish__power__total": 3.51258e-09,
	"finish__design__io": 71,
	"finish__design__die__area": 13768.7,
	"finish__design__core__area": 12773.5,
	"finish__design__instance__count": 1198,
	"finish__design__instance__area": 9704.31,
	"finish__design__instance__count__stdcell": 1198,
	"finish__design__instance__area__stdcell": 9704.31,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.759722,
	"finish__design__instance__utilization__stdcell": 0.759722,
	"finish__design__rows": 41,
	"finish__design__rows:unithd": 41,
	"finish__design__sites": 10209,
	"finish__design__sites:unithd": 10209,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}