Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb  7 13:50:28 2024
| Host         : LAPTOP-VRI1VQ46 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pid_gen_timing_summary_routed.rpt -pb pid_gen_timing_summary_routed.pb -rpx pid_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : pid_gen
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     4           
SYNTH-10   Warning           Wide multiplier                 9           
TIMING-20  Warning           Non-clocked latch               197         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (675)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (200)
5. checking no_input_delay (49)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (675)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLK_PID (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (200)
--------------------------------------------------
 There are 200 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (49)
-------------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  216          inf        0.000                      0                  216           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.025ns  (logic 8.641ns (57.512%)  route 6.384ns (42.488%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          LDCE                         0.000     0.000 r  q1_reg[3]/G
    SLICE_X8Y86          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  q1_reg[3]/Q
                         net (fo=6, routed)           1.019     1.644    q1[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     5.680 r  uk3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.682    uk3__0_n_109
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.200 r  uk3__1/P[2]
                         net (fo=2, routed)           1.014     8.214    uk3__1_n_106
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.338 r  uk_reg[23]_i_24/O
                         net (fo=1, routed)           0.000     8.338    uk_reg[23]_i_24_n_3
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.739 r  uk_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.739    uk_reg[23]_i_16_n_3
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  uk_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.853    uk_reg[27]_i_16_n_3
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.092 r  uk_reg[31]_i_17/O[2]
                         net (fo=3, routed)           1.586    10.678    uk_reg[31]_i_17_n_8
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.302    10.980 r  uk_reg[27]_i_11/O
                         net (fo=2, routed)           0.837    11.817    uk_reg[27]_i_11_n_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.941 r  uk_reg[27]_i_3/O
                         net (fo=2, routed)           0.818    12.759    uk_reg[27]_i_3_n_3
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  uk_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.883    uk_reg[27]_i_7_n_3
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.259 r  uk_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.259    uk_reg[27]_i_2_n_3
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.582 r  uk_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.584    14.166    uk0[29]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.335    14.501 r  uk_reg[29]_i_1/O
                         net (fo=1, routed)           0.524    15.025    uk_reg[29]_i_1_n_3
    SLICE_X9Y89          LDCE                                         r  uk_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.985ns  (logic 8.523ns (56.879%)  route 6.462ns (43.121%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          LDCE                         0.000     0.000 r  q1_reg[3]/G
    SLICE_X8Y86          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  q1_reg[3]/Q
                         net (fo=6, routed)           1.019     1.644    q1[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     5.680 r  uk3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.682    uk3__0_n_109
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.200 r  uk3__1/P[2]
                         net (fo=2, routed)           1.014     8.214    uk3__1_n_106
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.338 r  uk_reg[23]_i_24/O
                         net (fo=1, routed)           0.000     8.338    uk_reg[23]_i_24_n_3
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.739 r  uk_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.739    uk_reg[23]_i_16_n_3
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  uk_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.853    uk_reg[27]_i_16_n_3
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.092 r  uk_reg[31]_i_17/O[2]
                         net (fo=3, routed)           1.586    10.678    uk_reg[31]_i_17_n_8
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.302    10.980 r  uk_reg[27]_i_11/O
                         net (fo=2, routed)           0.837    11.817    uk_reg[27]_i_11_n_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.941 r  uk_reg[27]_i_3/O
                         net (fo=2, routed)           0.818    12.759    uk_reg[27]_i_3_n_3
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  uk_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.883    uk_reg[27]_i_7_n_3
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.259 r  uk_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.259    uk_reg[27]_i_2_n_3
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.498 r  uk_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.806    14.305    uk0[30]
    SLICE_X8Y89          LUT3 (Prop_lut3_I1_O)        0.301    14.606 r  uk_reg[30]_i_1/O
                         net (fo=1, routed)           0.379    14.985    uk_reg[30]_i_1_n_3
    SLICE_X8Y89          LDCE                                         r  uk_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q2_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.791ns  (logic 8.438ns (57.048%)  route 6.353ns (42.952%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          LDCE                         0.000     0.000 r  q2_reg[16]/G
    SLICE_X9Y86          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  q2_reg[16]/Q
                         net (fo=46, routed)          1.359     1.918    q2[16]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.954 r  uk2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.956    uk2__0_n_109
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.474 r  uk2__1/P[1]
                         net (fo=2, routed)           1.173     8.647    uk2__1_n_107
    SLICE_X12Y91         LUT2 (Prop_lut2_I0_O)        0.124     8.771 r  uk_reg[23]_i_22/O
                         net (fo=1, routed)           0.000     8.771    uk_reg[23]_i_22_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.151 r  uk_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.151    uk_reg[23]_i_15_n_3
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.390 r  uk_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.898    10.288    uk_reg[27]_i_15_n_8
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.301    10.589 r  uk_reg[23]_i_11/O
                         net (fo=2, routed)           0.825    11.413    uk_reg[23]_i_11_n_3
    SLICE_X9Y87          LUT5 (Prop_lut5_I1_O)        0.124    11.537 r  uk_reg[23]_i_3/O
                         net (fo=2, routed)           0.895    12.433    uk_reg[23]_i_3_n_3
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  uk_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    12.557    uk_reg[23]_i_7_n_3
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.933 r  uk_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.933    uk_reg[23]_i_2_n_3
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.256 r  uk_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.819    14.075    uk0[25]
    SLICE_X9Y88          LUT3 (Prop_lut3_I1_O)        0.334    14.409 r  uk_reg[25]_i_1/O
                         net (fo=1, routed)           0.382    14.791    uk_reg[25]_i_1_n_3
    SLICE_X9Y88          LDCE                                         r  uk_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.745ns  (logic 8.323ns (56.447%)  route 6.422ns (43.553%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          LDCE                         0.000     0.000 r  q1_reg[3]/G
    SLICE_X8Y86          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  q1_reg[3]/Q
                         net (fo=6, routed)           1.019     1.644    q1[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     5.680 r  uk3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.682    uk3__0_n_109
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.200 r  uk3__1/P[0]
                         net (fo=2, routed)           0.838     8.038    uk3__1_n_108
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.162 r  uk_reg[23]_i_26/O
                         net (fo=1, routed)           0.000     8.162    uk_reg[23]_i_26_n_3
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.742 r  uk_reg[23]_i_16/O[2]
                         net (fo=3, routed)           1.309    10.051    uk_reg[23]_i_16_n_8
    SLICE_X11Y87         LUT3 (Prop_lut3_I1_O)        0.302    10.353 r  uk_reg[19]_i_11/O
                         net (fo=2, routed)           0.996    11.349    uk_reg[19]_i_11_n_3
    SLICE_X11Y86         LUT5 (Prop_lut5_I1_O)        0.124    11.473 r  uk_reg[19]_i_3/O
                         net (fo=2, routed)           0.818    12.291    uk_reg[19]_i_3_n_3
    SLICE_X10Y86         LUT6 (Prop_lut6_I0_O)        0.124    12.415 r  uk_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    12.415    uk_reg[19]_i_7_n_3
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.791 r  uk_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.791    uk_reg[19]_i_2_n_3
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.010 r  uk_reg[23]_i_2/O[0]
                         net (fo=1, routed)           1.061    14.071    uk0[20]
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.295    14.366 r  uk_reg[20]_i_1/O
                         net (fo=1, routed)           0.379    14.745    uk_reg[20]_i_1_n_3
    SLICE_X7Y88          LDCE                                         r  uk_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.579ns  (logic 8.631ns (59.203%)  route 5.948ns (40.797%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          LDCE                         0.000     0.000 r  q1_reg[3]/G
    SLICE_X8Y86          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  q1_reg[3]/Q
                         net (fo=6, routed)           1.019     1.644    q1[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     5.680 r  uk3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.682    uk3__0_n_109
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.200 r  uk3__1/P[2]
                         net (fo=2, routed)           1.014     8.214    uk3__1_n_106
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.338 r  uk_reg[23]_i_24/O
                         net (fo=1, routed)           0.000     8.338    uk_reg[23]_i_24_n_3
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.739 r  uk_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.739    uk_reg[23]_i_16_n_3
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  uk_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.853    uk_reg[27]_i_16_n_3
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.092 r  uk_reg[31]_i_17/O[2]
                         net (fo=3, routed)           1.586    10.678    uk_reg[31]_i_17_n_8
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.302    10.980 r  uk_reg[27]_i_11/O
                         net (fo=2, routed)           0.837    11.817    uk_reg[27]_i_11_n_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.941 r  uk_reg[27]_i_3/O
                         net (fo=2, routed)           0.818    12.759    uk_reg[27]_i_3_n_3
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  uk_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.883    uk_reg[27]_i_7_n_3
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.259 r  uk_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.259    uk_reg[27]_i_2_n_3
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.574 r  uk_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.671    14.246    uk0[31]
    SLICE_X8Y89          LUT3 (Prop_lut3_I1_O)        0.333    14.579 r  uk_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    14.579    uk_reg[31]_i_1_n_3
    SLICE_X8Y89          LDCE                                         r  uk_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q2_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.517ns  (logic 8.321ns (57.320%)  route 6.196ns (42.680%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          LDCE                         0.000     0.000 r  q2_reg[16]/G
    SLICE_X9Y86          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  q2_reg[16]/Q
                         net (fo=46, routed)          1.359     1.918    q2[16]
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036     5.954 r  uk2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.956    uk2__0_n_109
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.474 r  uk2__1/P[1]
                         net (fo=2, routed)           1.173     8.647    uk2__1_n_107
    SLICE_X12Y91         LUT2 (Prop_lut2_I0_O)        0.124     8.771 r  uk_reg[23]_i_22/O
                         net (fo=1, routed)           0.000     8.771    uk_reg[23]_i_22_n_3
    SLICE_X12Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.151 r  uk_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.151    uk_reg[23]_i_15_n_3
    SLICE_X12Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.390 r  uk_reg[27]_i_15/O[2]
                         net (fo=3, routed)           0.898    10.288    uk_reg[27]_i_15_n_8
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.301    10.589 r  uk_reg[23]_i_11/O
                         net (fo=2, routed)           0.825    11.413    uk_reg[23]_i_11_n_3
    SLICE_X9Y87          LUT5 (Prop_lut5_I1_O)        0.124    11.537 r  uk_reg[23]_i_3/O
                         net (fo=2, routed)           0.895    12.433    uk_reg[23]_i_3_n_3
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    12.557 r  uk_reg[23]_i_7/O
                         net (fo=1, routed)           0.000    12.557    uk_reg[23]_i_7_n_3
    SLICE_X10Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.933 r  uk_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.933    uk_reg[23]_i_2_n_3
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.172 r  uk_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.665    13.837    uk0[26]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.301    14.138 r  uk_reg[26]_i_1/O
                         net (fo=1, routed)           0.379    14.517    uk_reg[26]_i_1_n_3
    SLICE_X9Y89          LDCE                                         r  uk_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.417ns  (logic 8.024ns (55.658%)  route 6.393ns (44.342%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          LDCE                         0.000     0.000 r  q1_reg[3]/G
    SLICE_X8Y86          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  q1_reg[3]/Q
                         net (fo=6, routed)           1.019     1.644    q1[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     5.680 r  uk3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.682    uk3__0_n_109
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.200 r  uk3__1/P[0]
                         net (fo=2, routed)           0.838     8.038    uk3__1_n_108
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.162 r  uk_reg[23]_i_26/O
                         net (fo=1, routed)           0.000     8.162    uk_reg[23]_i_26_n_3
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.742 r  uk_reg[23]_i_16/O[2]
                         net (fo=3, routed)           1.309    10.051    uk_reg[23]_i_16_n_8
    SLICE_X11Y87         LUT3 (Prop_lut3_I1_O)        0.302    10.353 r  uk_reg[19]_i_11/O
                         net (fo=2, routed)           0.996    11.349    uk_reg[19]_i_11_n_3
    SLICE_X11Y86         LUT5 (Prop_lut5_I1_O)        0.124    11.473 r  uk_reg[19]_i_3/O
                         net (fo=2, routed)           0.818    12.291    uk_reg[19]_i_3_n_3
    SLICE_X10Y86         LUT6 (Prop_lut6_I0_O)        0.124    12.415 r  uk_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    12.415    uk_reg[19]_i_7_n_3
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.670 r  uk_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.886    13.556    uk0[19]
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.336    13.892 r  uk_reg[19]_i_1/O
                         net (fo=1, routed)           0.525    14.417    uk_reg[19]_i_1_n_3
    SLICE_X7Y86          LDCE                                         r  uk_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.378ns  (logic 8.460ns (58.840%)  route 5.918ns (41.160%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          LDCE                         0.000     0.000 r  q1_reg[3]/G
    SLICE_X8Y86          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  q1_reg[3]/Q
                         net (fo=6, routed)           1.019     1.644    q1[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     5.680 r  uk3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.682    uk3__0_n_109
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.200 r  uk3__1/P[0]
                         net (fo=2, routed)           0.838     8.038    uk3__1_n_108
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.162 r  uk_reg[23]_i_26/O
                         net (fo=1, routed)           0.000     8.162    uk_reg[23]_i_26_n_3
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.742 r  uk_reg[23]_i_16/O[2]
                         net (fo=3, routed)           1.309    10.051    uk_reg[23]_i_16_n_8
    SLICE_X11Y87         LUT3 (Prop_lut3_I1_O)        0.302    10.353 r  uk_reg[19]_i_11/O
                         net (fo=2, routed)           0.996    11.349    uk_reg[19]_i_11_n_3
    SLICE_X11Y86         LUT5 (Prop_lut5_I1_O)        0.124    11.473 r  uk_reg[19]_i_3/O
                         net (fo=2, routed)           0.818    12.291    uk_reg[19]_i_3_n_3
    SLICE_X10Y86         LUT6 (Prop_lut6_I0_O)        0.124    12.415 r  uk_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    12.415    uk_reg[19]_i_7_n_3
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.791 r  uk_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.791    uk_reg[19]_i_2_n_3
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.106 r  uk_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.601    13.707    uk0[23]
    SLICE_X8Y87          LUT3 (Prop_lut3_I1_O)        0.336    14.043 r  uk_reg[23]_i_1/O
                         net (fo=1, routed)           0.334    14.378    uk_reg[23]_i_1_n_3
    SLICE_X8Y87          LDCE                                         r  uk_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.356ns  (logic 8.497ns (59.187%)  route 5.859ns (40.813%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          LDCE                         0.000     0.000 r  q1_reg[3]/G
    SLICE_X8Y86          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  q1_reg[3]/Q
                         net (fo=6, routed)           1.019     1.644    q1[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     5.680 r  uk3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.682    uk3__0_n_109
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     7.200 r  uk3__1/P[2]
                         net (fo=2, routed)           1.014     8.214    uk3__1_n_106
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.338 r  uk_reg[23]_i_24/O
                         net (fo=1, routed)           0.000     8.338    uk_reg[23]_i_24_n_3
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.739 r  uk_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.739    uk_reg[23]_i_16_n_3
    SLICE_X11Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.853 r  uk_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.853    uk_reg[27]_i_16_n_3
    SLICE_X11Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.092 r  uk_reg[31]_i_17/O[2]
                         net (fo=3, routed)           1.586    10.678    uk_reg[31]_i_17_n_8
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.302    10.980 r  uk_reg[27]_i_11/O
                         net (fo=2, routed)           0.837    11.817    uk_reg[27]_i_11_n_3
    SLICE_X11Y88         LUT5 (Prop_lut5_I1_O)        0.124    11.941 r  uk_reg[27]_i_3/O
                         net (fo=2, routed)           0.818    12.759    uk_reg[27]_i_3_n_3
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.883 r  uk_reg[27]_i_7/O
                         net (fo=1, routed)           0.000    12.883    uk_reg[27]_i_7_n_3
    SLICE_X10Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.259 r  uk_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.259    uk_reg[27]_i_2_n_3
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.478 r  uk_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.583    14.061    uk0[28]
    SLICE_X9Y89          LUT3 (Prop_lut3_I1_O)        0.295    14.356 r  uk_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    14.356    uk_reg[28]_i_1_n_3
    SLICE_X9Y89          LDCE                                         r  uk_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uk_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.263ns  (logic 8.464ns (59.342%)  route 5.799ns (40.658%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LDCE=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          LDCE                         0.000     0.000 r  q1_reg[3]/G
    SLICE_X8Y86          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  q1_reg[3]/Q
                         net (fo=6, routed)           1.019     1.644    q1[3]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     5.680 r  uk3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.682    uk3__0_n_109
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.200 r  uk3__1/P[0]
                         net (fo=2, routed)           0.838     8.038    uk3__1_n_108
    SLICE_X11Y76         LUT2 (Prop_lut2_I0_O)        0.124     8.162 r  uk_reg[23]_i_26/O
                         net (fo=1, routed)           0.000     8.162    uk_reg[23]_i_26_n_3
    SLICE_X11Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.742 r  uk_reg[23]_i_16/O[2]
                         net (fo=3, routed)           1.309    10.051    uk_reg[23]_i_16_n_8
    SLICE_X11Y87         LUT3 (Prop_lut3_I1_O)        0.302    10.353 r  uk_reg[19]_i_11/O
                         net (fo=2, routed)           0.996    11.349    uk_reg[19]_i_11_n_3
    SLICE_X11Y86         LUT5 (Prop_lut5_I1_O)        0.124    11.473 r  uk_reg[19]_i_3/O
                         net (fo=2, routed)           0.818    12.291    uk_reg[19]_i_3_n_3
    SLICE_X10Y86         LUT6 (Prop_lut6_I0_O)        0.124    12.415 r  uk_reg[19]_i_7/O
                         net (fo=1, routed)           0.000    12.415    uk_reg[19]_i_7_n_3
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.791 r  uk_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.791    uk_reg[19]_i_2_n_3
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.114 r  uk_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.817    13.931    uk0[21]
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.332    14.263 r  uk_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    14.263    uk_reg[21]_i_1_n_3
    SLICE_X7Y88          LDCE                                         r  uk_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uk_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uk1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.203ns (56.228%)  route 0.158ns (43.772%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          LDCE                         0.000     0.000 r  uk_reg[0]/G
    SLICE_X7Y82          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uk_reg[0]/Q
                         net (fo=3, routed)           0.158     0.316    uk_reg_n_3_[0]
    SLICE_X7Y83          LUT2 (Prop_lut2_I1_O)        0.045     0.361 r  uk1_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    uk1_reg[0]_i_1_n_3
    SLICE_X7Y83          LDCE                                         r  uk1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[2]/Q
                         net (fo=44, routed)          0.180     0.321    state[2]
    SLICE_X7Y90          LUT4 (Prop_lut4_I2_O)        0.045     0.366 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    state[2]_i_1_n_3
    SLICE_X7Y90          FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uk_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.190ns (49.331%)  route 0.195ns (50.669%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[2]/Q
                         net (fo=44, routed)          0.195     0.336    state[2]
    SLICE_X7Y88          LUT3 (Prop_lut3_I2_O)        0.049     0.385 r  uk_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.385    uk_reg[21]_i_1_n_3
    SLICE_X7Y88          LDCE                                         r  uk_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uk_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            uk1_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.203ns (49.375%)  route 0.208ns (50.625%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          LDCE                         0.000     0.000 r  uk_reg[18]/G
    SLICE_X7Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uk_reg[18]/Q
                         net (fo=4, routed)           0.208     0.366    uk_reg_n_3_[18]
    SLICE_X7Y87          LUT2 (Prop_lut2_I1_O)        0.045     0.411 r  uk1_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.411    uk1_reg[18]_i_1_n_3
    SLICE_X7Y87          LDCE                                         r  uk1_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uk_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            DAC_DATA_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.158ns (37.717%)  route 0.261ns (62.283%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          LDCE                         0.000     0.000 r  uk_reg[14]/G
    SLICE_X7Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uk_reg[14]/Q
                         net (fo=3, routed)           0.261     0.419    uk_reg_n_3_[14]
    SLICE_X4Y91          LDCE                                         r  DAC_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uk_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            DAC_DATA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.158ns (37.267%)  route 0.266ns (62.733%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          LDCE                         0.000     0.000 r  uk_reg[15]/G
    SLICE_X7Y86          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uk_reg[15]/Q
                         net (fo=3, routed)           0.266     0.424    uk_reg_n_3_[15]
    SLICE_X4Y92          LDCE                                         r  DAC_DATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ek1_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            ek2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.223ns (52.228%)  route 0.204ns (47.772%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         LDCE                         0.000     0.000 r  ek1_reg[10]/G
    SLICE_X12Y80         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ek1_reg[10]/Q
                         net (fo=3, routed)           0.204     0.382    ek1[10]
    SLICE_X13Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.427 r  ek2_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.427    ek2_reg[10]_i_1_n_3
    SLICE_X13Y82         LDCE                                         r  ek2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.207ns (48.154%)  route 0.223ns (51.846%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X8Y90          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  state_reg[1]/Q
                         net (fo=29, routed)          0.223     0.387    state[1]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.043     0.430 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.430    state[1]_i_1_n_3
    SLICE_X8Y90          FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ek1_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            ek2_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.223ns (50.887%)  route 0.215ns (49.113%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         LDCE                         0.000     0.000 r  ek1_reg[18]/G
    SLICE_X12Y81         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ek1_reg[18]/Q
                         net (fo=2, routed)           0.215     0.393    ek1[18]
    SLICE_X12Y84         LUT2 (Prop_lut2_I1_O)        0.045     0.438 r  ek2_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.438    ek2_reg[18]_i_1_n_3
    SLICE_X12Y84         LDCE                                         r  ek2_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uk_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            DAC_DATA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.178ns (40.569%)  route 0.261ns (59.431%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          LDCE                         0.000     0.000 r  uk_reg[11]/G
    SLICE_X6Y84          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uk_reg[11]/Q
                         net (fo=3, routed)           0.261     0.439    uk_reg_n_3_[11]
    SLICE_X4Y92          LDCE                                         r  DAC_DATA_reg[11]/D
  -------------------------------------------------------------------    -------------------





