INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/nguyen vivado/UARTtestvector/UARTtestvector.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/nguyen vivado/debouncer/debouncer.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/nguyen vivado/UARTmemory/UARTmemory.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/nguyen vivado/UARTtestvector/UARTtestvector.srcs/sources_1/new/write_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_en
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/nguyen vivado/UARTtestvector/UARTtestvector.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
