
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v
# synth_design -part xc7z020clg484-3 -top td_fused_top_tdf3_accum_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top td_fused_top_tdf3_accum_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 61567 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 36.895 ; free physical = 240573 ; free virtual = 308888
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_tdf3_accum_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:16]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:688]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_ap_hadd_0_full_dsp_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:750]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:771]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_PrealignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1484]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_PrealignModule' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1484]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1438]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignModule' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1438]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1392]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1392]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_AlignShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_AlignShift2' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1355]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExecutionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1321]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExecutionModule' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1321]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1267]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeModule' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1267]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1206]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1206]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_NormalizeShift2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1159]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_NormalizeShift2' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1159]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_RoundModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1097]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_RoundModule' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1097]
INFO: [Synth 8-6157] synthesizing module 'FPAddSub_ExceptionModule' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1043]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub_ExceptionModule' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1043]
INFO: [Synth 8-6155] done synthesizing module 'FPAddSub' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:771]
WARNING: [Synth 8-3848] Net m_axis_result_tvalid in module/entity td_fused_top_ap_hadd_0_full_dsp_16 does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:755]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_ap_hadd_0_full_dsp_16' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:750]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:688]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_tdf3_accum_1' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:16]
WARNING: [Synth 8-3331] design FPAddSub has unconnected port clk
WARNING: [Synth 8-3331] design td_fused_top_ap_hadd_0_full_dsp_16 has unconnected port m_axis_result_tvalid
WARNING: [Synth 8-3331] design td_fused_top_ap_hadd_0_full_dsp_16 has unconnected port s_axis_a_tvalid
WARNING: [Synth 8-3331] design td_fused_top_ap_hadd_0_full_dsp_16 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.305 ; gain = 82.660 ; free physical = 240524 ; free virtual = 308840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.305 ; gain = 82.660 ; free physical = 240520 ; free virtual = 308836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.301 ; gain = 90.656 ; free physical = 240519 ; free virtual = 308835
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1.v:1349]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'td_fused_top_tdf3_accum_1'
INFO: [Synth 8-5544] ROM "icmp_ln45_6_fu_489_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln45_5_fu_475_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln45_fu_461_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
        ap_ST_fsm_state1 |                         00000001 |                         00000001
    ap_ST_fsm_pp0_stage0 |                         00000010 |                         00000010
    ap_ST_fsm_pp0_stage1 |                         00000100 |                         00000100
    ap_ST_fsm_pp0_stage2 |                         00001000 |                         00001000
    ap_ST_fsm_pp0_stage3 |                         00010000 |                         00010000
        ap_ST_fsm_state8 |                         00100000 |                         00100000
        ap_ST_fsm_state9 |                         01000000 |                         01000000
       ap_ST_fsm_state10 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_fsm_reg' in module 'td_fused_top_tdf3_accum_1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.305 ; gain = 98.660 ; free physical = 240531 ; free virtual = 308846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 20    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 16    
	   4 Input     11 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module td_fused_top_tdf3_accum_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 14    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module FPAddSub_PrealignModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
Module FPAddSub_AlignModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module FPAddSub_AlignShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module FPAddSub_AlignShift2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
Module FPAddSub_ExecutionModule 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub_NormalizeModule 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
Module FPAddSub_NormalizeShift1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 2     
Module FPAddSub_NormalizeShift2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module FPAddSub_RoundModule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FPAddSub 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "ap_NS_fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln45_6_fu_489_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln45_5_fu_475_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_ln45_fu_461_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design td_fused_top_tdf3_accum_1 has port accum_in_0_address0[0] driven by constant 1
WARNING: [Synth 8-3917] design td_fused_top_tdf3_accum_1 has port accum_out_address0[0] driven by constant 1
WARNING: [Synth 8-3331] design td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 has unconnected port reset
INFO: [Synth 8-3886] merging instance 'hadd_16ns_16ns_16_2_full_dsp_1_U254/ce_r_reg' (FD) to 'hadd_16ns_16ns_16_2_full_dsp_1_U255/ce_r_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hadd_16ns_16ns_16_2_full_dsp_1_U255/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_ln33_fu_444_p2_inferred/\q_reg_276_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 240169 ; free virtual = 308489
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 240179 ; free virtual = 308499
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 240174 ; free virtual = 308493
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 239772 ; free virtual = 308092
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 239772 ; free virtual = 308091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 239770 ; free virtual = 308089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 239769 ; free virtual = 308089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 239767 ; free virtual = 308086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 239766 ; free virtual = 308086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     1|
|3     |LUT2   |    38|
|4     |LUT3   |    77|
|5     |LUT4   |   102|
|6     |LUT5   |    66|
|7     |LUT6   |   196|
|8     |FDRE   |   311|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------+----------------------------------------------+------+
|      |Instance                                 |Module                                        |Cells |
+------+-----------------------------------------+----------------------------------------------+------+
|1     |top                                      |                                              |   804|
|2     |  hadd_16ns_16ns_16_2_full_dsp_1_U254    |td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1   |   194|
|3     |    td_fused_top_ap_hadd_0_full_dsp_16_u |td_fused_top_ap_hadd_0_full_dsp_16_1          |    18|
|4     |      u_FPAddSub                         |FPAddSub_2                                    |    18|
|5     |        AlignModule                      |FPAddSub_AlignModule_3                        |    18|
|6     |  hadd_16ns_16ns_16_2_full_dsp_1_U255    |td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1_0 |   194|
|7     |    td_fused_top_ap_hadd_0_full_dsp_16_u |td_fused_top_ap_hadd_0_full_dsp_16            |    18|
|8     |      u_FPAddSub                         |FPAddSub                                      |    18|
|9     |        AlignModule                      |FPAddSub_AlignModule                          |    18|
+------+-----------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 239766 ; free virtual = 308085
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 239768 ; free virtual = 308087
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1738.090 ; gain = 273.445 ; free physical = 239778 ; free virtual = 308097
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.246 ; gain = 0.000 ; free physical = 239186 ; free virtual = 307505
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1852.246 ; gain = 387.699 ; free physical = 239241 ; free virtual = 307561
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.902 ; gain = 561.656 ; free physical = 238307 ; free virtual = 306627
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.902 ; gain = 0.000 ; free physical = 238307 ; free virtual = 306626
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.910 ; gain = 0.000 ; free physical = 238305 ; free virtual = 306625
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2548.191 ; gain = 0.004 ; free physical = 238216 ; free virtual = 306536

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1bac8e4ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238216 ; free virtual = 306536

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 99960041

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238129 ; free virtual = 306448
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 138e5d3e8

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238130 ; free virtual = 306449
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10a115700

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238129 ; free virtual = 306448
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10a115700

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238128 ; free virtual = 306447
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9a453b16

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238126 ; free virtual = 306444
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9a453b16

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238134 ; free virtual = 306453
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238141 ; free virtual = 306459
Ending Logic Optimization Task | Checksum: 9a453b16

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238141 ; free virtual = 306460

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9a453b16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238138 ; free virtual = 306457

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9a453b16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238137 ; free virtual = 306456

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238137 ; free virtual = 306456
Ending Netlist Obfuscation Task | Checksum: 9a453b16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.191 ; gain = 0.000 ; free physical = 238137 ; free virtual = 306456
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2548.191 ; gain = 0.004 ; free physical = 238137 ; free virtual = 306456
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 9a453b16
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module td_fused_top_tdf3_accum_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2580.188 ; gain = 0.000 ; free physical = 238076 ; free virtual = 306395
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-2.242 |
IDT: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2580.188 ; gain = 0.000 ; free physical = 238076 ; free virtual = 306394
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2580.188 ; gain = 0.000 ; free physical = 238074 ; free virtual = 306393
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2778.367 ; gain = 198.180 ; free physical = 238052 ; free virtual = 306371
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2778.367 ; gain = 198.180 ; free physical = 238051 ; free virtual = 306370

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238087 ; free virtual = 306406


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design td_fused_top_tdf3_accum_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 5 accepted clusters 5

Number of Slice Registers augmented: 0 newly gated: 8 Total: 312
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/10 RAMS dropped: 0/0 Clusters dropped: 0/5 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 12c8f5d80

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238021 ; free virtual = 306339
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 12c8f5d80
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2778.367 ; gain = 230.176 ; free physical = 238093 ; free virtual = 306412
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28584080 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19e4bb8c6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238125 ; free virtual = 306443
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 19e4bb8c6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238125 ; free virtual = 306443
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 19e4bb8c6

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238124 ; free virtual = 306442
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 19e4bb8c6

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238124 ; free virtual = 306442
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 19e4bb8c6

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238124 ; free virtual = 306442

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238124 ; free virtual = 306442
Ending Netlist Obfuscation Task | Checksum: 19e4bb8c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238124 ; free virtual = 306442
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237852 ; free virtual = 306170
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d0d7d98d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237852 ; free virtual = 306170
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237847 ; free virtual = 306165

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bc87acea

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237809 ; free virtual = 306127

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a3719736

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237792 ; free virtual = 306110

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a3719736

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237792 ; free virtual = 306110
Phase 1 Placer Initialization | Checksum: 1a3719736

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237791 ; free virtual = 306110

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1654b9899

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237790 ; free virtual = 306108

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237762 ; free virtual = 306080

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fb0160af

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237761 ; free virtual = 306079
Phase 2 Global Placement | Checksum: 16906a318

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237771 ; free virtual = 306089

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16906a318

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237770 ; free virtual = 306089

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f383d481

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237763 ; free virtual = 306081

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e0b11294

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237762 ; free virtual = 306080

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27329c556

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237761 ; free virtual = 306079

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 24eff025c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237764 ; free virtual = 306083

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20f833897

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237764 ; free virtual = 306083

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a717b829

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237768 ; free virtual = 306086

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d5e2f9ff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237767 ; free virtual = 306085

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e3edf06d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237763 ; free virtual = 306081
Phase 3 Detail Placement | Checksum: 1e3edf06d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237763 ; free virtual = 306081

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2060696c7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2060696c7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237767 ; free virtual = 306085
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.558. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14d4a1226

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237755 ; free virtual = 306073
Phase 4.1 Post Commit Optimization | Checksum: 14d4a1226

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237755 ; free virtual = 306073

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14d4a1226

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237755 ; free virtual = 306074

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14d4a1226

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237755 ; free virtual = 306074

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237755 ; free virtual = 306074
Phase 4.4 Final Placement Cleanup | Checksum: eb7700ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237755 ; free virtual = 306074
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eb7700ac

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237755 ; free virtual = 306074
Ending Placer Task | Checksum: 979fe765

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237769 ; free virtual = 306088
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237769 ; free virtual = 306088
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237724 ; free virtual = 306042

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.062 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237711 ; free virtual = 306029
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.062 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237710 ; free virtual = 306028

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237710 ; free virtual = 306028

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306028

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306028

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306028

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306028

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306028

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306028

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306027

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306027

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306027
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.062 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306027
Ending Physical Synthesis Task | Checksum: 1bc020d43

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237709 ; free virtual = 306027
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237711 ; free virtual = 306029
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237710 ; free virtual = 306028
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237701 ; free virtual = 306021
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1487b295 ConstDB: 0 ShapeSum: 2c4f19e8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "accum_in_0_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_continue" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_continue". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "accum_in_0_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "accum_in_0_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 138ee47de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237717 ; free virtual = 306035
Post Restoration Checksum: NetGraph: dd859f3c NumContArr: 5b68a8a2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 138ee47de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237713 ; free virtual = 306032

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 138ee47de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237677 ; free virtual = 305996

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 138ee47de

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237677 ; free virtual = 305996
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14cc795ce

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237669 ; free virtual = 305987
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.355  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 239e67f30

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237677 ; free virtual = 305995

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1314ba7d3

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237666 ; free virtual = 305985

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.150 | TNS=-0.297 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1bf417f0e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 237668 ; free virtual = 305986

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.018 | TNS=-0.035 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bc1592f7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238858 ; free virtual = 307175

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.096  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d8a7cc18

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238838 ; free virtual = 307155
Phase 4 Rip-up And Reroute | Checksum: 1d8a7cc18

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238838 ; free virtual = 307155

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d8a7cc18

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238838 ; free virtual = 307154

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d8a7cc18

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238837 ; free virtual = 307154
Phase 5 Delay and Skew Optimization | Checksum: 1d8a7cc18

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238837 ; free virtual = 307153

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d9f69b56

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238833 ; free virtual = 307150
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.096  | TNS=0.000  | WHS=0.145  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d9f69b56

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238833 ; free virtual = 307149
Phase 6 Post Hold Fix | Checksum: 1d9f69b56

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238832 ; free virtual = 307149

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.115046 %
  Global Horizontal Routing Utilization  = 0.179429 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19bab6ffe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238845 ; free virtual = 307162

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19bab6ffe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238845 ; free virtual = 307161

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 136d0fdb9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238845 ; free virtual = 307161

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.096  | TNS=0.000  | WHS=0.145  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 136d0fdb9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238845 ; free virtual = 307161
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238875 ; free virtual = 307191

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238877 ; free virtual = 307193
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238877 ; free virtual = 307194
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238873 ; free virtual = 307191
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2778.367 ; gain = 0.000 ; free physical = 238870 ; free virtual = 307189
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/td_fused_top_tdf3_accum_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2789.805 ; gain = 0.000 ; free physical = 238484 ; free virtual = 306800
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 00:01:04 2022...
