INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cferr/Desktop/Laboratorio CEP/P1/fifo_board_test/fifo_board_test.sim/sim_1/impl/timing/xsim/top_fifo_16_byte_disttributed_RAM_TB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module Inst_N_bits_ascending_counter_ptr_read
INFO: [VRFC 10-311] analyzing module Inst_N_bits_ascending_counter_ptr_write
INFO: [VRFC 10-311] analyzing module Inst_ctrl_fifo
INFO: [VRFC 10-311] analyzing module dual_port_distributed_ram_async_read
INFO: [VRFC 10-311] analyzing module empty_fifo_flip_flop
INFO: [VRFC 10-311] analyzing module full_fifo_flip_flop
INFO: [VRFC 10-311] analyzing module top_fifo_16_byte_disttributed_RAM
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cferr/Desktop/fifo_placa_def/fifo_placa_def.srcs/sim_1/new/testbench_fifo_16_byte_distributted_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_fifo_16_byte_disttributed_RAM_TB'
