{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695584166161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695584166161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 01:06:06 2023 " "Processing started: Mon Sep 25 01:06:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695584166161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584166161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm_clock_top -c alarm_clock_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm_clock_top -c alarm_clock_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584166162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695584166541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695584166541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/timegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/timegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 timegen " "Found entity 1: timegen" {  } { { "../../rtl/timegen.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/timegen.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695584172792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_4 " "Found entity 1: lcd_driver_4" {  } { { "../../rtl/lcd_driver_4.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695584172800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695584172818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/keyreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/keyreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyreg " "Found entity 1: keyreg" {  } { { "../../rtl/keyreg.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/keyreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695584172826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695584172836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../rtl/counter.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695584172842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/alarm_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/alarm_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_reg " "Found entity 1: alarm_reg" {  } { { "../../rtl/alarm_reg.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695584172851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/alarm pilot project/project_templates/rtl/alarm_clock_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/alarm pilot project/project_templates/rtl/alarm_clock_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarm_clock_top " "Found entity 1: alarm_clock_top" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695584172852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarm_clock_top " "Elaborating entity \"alarm_clock_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695584172895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timegen timegen:tgen1 " "Elaborating entity \"timegen\" for hierarchy \"timegen:tgen1\"" {  } { { "../../rtl/alarm_clock_top.v" "tgen1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695584172911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count1 " "Elaborating entity \"counter\" for hierarchy \"counter:count1\"" {  } { { "../../rtl/alarm_clock_top.v" "count1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695584172924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm_reg alarm_reg:alreg1 " "Elaborating entity \"alarm_reg\" for hierarchy \"alarm_reg:alreg1\"" {  } { { "../../rtl/alarm_clock_top.v" "alreg1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695584172936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyreg keyreg:keyreg1 " "Elaborating entity \"keyreg\" for hierarchy \"keyreg:keyreg1\"" {  } { { "../../rtl/alarm_clock_top.v" "keyreg1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695584172946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm1\"" {  } { { "../../rtl/alarm_clock_top.v" "fsm1" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695584172956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(81) " "Verilog HDL assignment warning at fsm.v(81): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695584172966 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(163) " "Verilog HDL assignment warning at fsm.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695584172966 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(167) " "Verilog HDL assignment warning at fsm.v(167): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695584172966 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(169) " "Verilog HDL assignment warning at fsm.v(169): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695584172966 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(171) " "Verilog HDL assignment warning at fsm.v(171): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695584172966 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(173) " "Verilog HDL assignment warning at fsm.v(173): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695584172966 "|alarm_clock_top|fsm:fsm1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 fsm.v(175) " "Verilog HDL assignment warning at fsm.v(175): truncated value with size 32 to match size of target (1)" {  } { { "../../rtl/fsm.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/fsm.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1695584172966 "|alarm_clock_top|fsm:fsm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver_4 lcd_driver_4:lcd_disp " "Elaborating entity \"lcd_driver_4\" for hierarchy \"lcd_driver_4:lcd_disp\"" {  } { { "../../rtl/alarm_clock_top.v" "lcd_disp" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695584172967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver_4:lcd_disp\|lcd_driver:MS_HR " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\"" {  } { { "../../rtl/lcd_driver_4.v" "MS_HR" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver_4.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695584172979 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display_value lcd_driver.v(38) " "Verilog HDL Always Construct warning at lcd_driver.v(38): inferring latch(es) for variable \"display_value\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695584172989 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sound_alarm lcd_driver.v(38) " "Verilog HDL Always Construct warning at lcd_driver.v(38): inferring latch(es) for variable \"sound_alarm\", which holds its previous value in one or more paths through the always construct" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695584172989 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sound_alarm lcd_driver.v(51) " "Inferred latch for \"sound_alarm\" at lcd_driver.v(51)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172989 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[0\] lcd_driver.v(44) " "Inferred latch for \"display_value\[0\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172989 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[1\] lcd_driver.v(44) " "Inferred latch for \"display_value\[1\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172989 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[2\] lcd_driver.v(44) " "Inferred latch for \"display_value\[2\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172989 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_value\[3\] lcd_driver.v(44) " "Inferred latch for \"display_value\[3\]\" at lcd_driver.v(44)" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584172989 "|alarm_clock_top|lcd_driver_4:lcd_disp|lcd_driver:MS_HR"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\|display_value\[0\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\|display_value\[0\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\|display_value\[1\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\|display_value\[1\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\|display_value\[2\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\|display_value\[2\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\|display_value\[3\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:MS_HR\|display_value\[3\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:LS_HR\|display_value\[0\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:LS_HR\|display_value\[0\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:LS_HR\|display_value\[1\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:LS_HR\|display_value\[1\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:LS_HR\|display_value\[2\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:LS_HR\|display_value\[2\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:LS_HR\|display_value\[3\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:LS_HR\|display_value\[3\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:MS_MIN\|display_value\[0\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:MS_MIN\|display_value\[0\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:MS_MIN\|display_value\[1\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:MS_MIN\|display_value\[1\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:MS_MIN\|display_value\[2\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:MS_MIN\|display_value\[2\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:MS_MIN\|display_value\[3\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:MS_MIN\|display_value\[3\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173307 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:LS_MIN\|display_value\[0\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:LS_MIN\|display_value\[0\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:LS_MIN\|display_value\[1\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:LS_MIN\|display_value\[1\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:LS_MIN\|display_value\[2\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:LS_MIN\|display_value\[2\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173308 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "lcd_driver_4:lcd_disp\|lcd_driver:LS_MIN\|display_value\[3\] " "LATCH primitive \"lcd_driver_4:lcd_disp\|lcd_driver:LS_MIN\|display_value\[3\]\" is permanently enabled" {  } { { "../../rtl/lcd_driver.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/lcd_driver.v" 44 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1695584173308 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ms_hour\[4\] VCC " "Pin \"ms_hour\[4\]\" is stuck at VCC" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ms_hour[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_hour\[5\] VCC " "Pin \"ms_hour\[5\]\" is stuck at VCC" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ms_hour[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_hour\[6\] GND " "Pin \"ms_hour\[6\]\" is stuck at GND" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ms_hour[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_hour\[7\] GND " "Pin \"ms_hour\[7\]\" is stuck at GND" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ms_hour[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_hour\[4\] VCC " "Pin \"ls_hour\[4\]\" is stuck at VCC" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ls_hour[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_hour\[5\] VCC " "Pin \"ls_hour\[5\]\" is stuck at VCC" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ls_hour[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_hour\[6\] GND " "Pin \"ls_hour\[6\]\" is stuck at GND" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ls_hour[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_hour\[7\] GND " "Pin \"ls_hour\[7\]\" is stuck at GND" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ls_hour[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_minute\[4\] VCC " "Pin \"ms_minute\[4\]\" is stuck at VCC" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ms_minute[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_minute\[5\] VCC " "Pin \"ms_minute\[5\]\" is stuck at VCC" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ms_minute[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_minute\[6\] GND " "Pin \"ms_minute\[6\]\" is stuck at GND" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ms_minute[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ms_minute\[7\] GND " "Pin \"ms_minute\[7\]\" is stuck at GND" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ms_minute[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_minute\[4\] VCC " "Pin \"ls_minute\[4\]\" is stuck at VCC" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ls_minute[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_minute\[5\] VCC " "Pin \"ls_minute\[5\]\" is stuck at VCC" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ls_minute[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_minute\[6\] GND " "Pin \"ls_minute\[6\]\" is stuck at GND" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ls_minute[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ls_minute\[7\] GND " "Pin \"ls_minute\[7\]\" is stuck at GND" {  } { { "../../rtl/alarm_clock_top.v" "" { Text "D:/college/Maven Silicon/Alarm Pilot Project/Project_templates/rtl/alarm_clock_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695584173469 "|alarm_clock_top|ls_minute[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695584173469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695584173526 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695584173691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695584173839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695584173839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695584173898 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695584173898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695584173898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695584173898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695584173914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 01:06:13 2023 " "Processing ended: Mon Sep 25 01:06:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695584173914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695584173914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695584173914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695584173914 ""}
