# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do d_latch_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/sr_latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:07 on Oct 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/sr_latch.v 
# -- Compiling module sr_latch
# 
# Top level modules:
# 	sr_latch
# End time: 14:12:07 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/d_latch {C:/Users/home/Documents/Fpga_proj/d_latch/d_latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:07 on Oct 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/d_latch" C:/Users/home/Documents/Fpga_proj/d_latch/d_latch.v 
# -- Compiling module d_latch
# 
# Top level modules:
# 	d_latch
# End time: 14:12:07 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_latch/d_latch_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:26 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_latch/d_latch_tb.v 
# -- Compiling module d_latch_tb
# 
# Top level modules:
# 	d_latch_tb
# End time: 14:12:26 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
