14:06:24 INFO  : Registering command handlers for SDK TCF services
14:06:25 INFO  : Launching XSCT server: xsct -n -interactive /home/stefan/PWM/PWM.sdk/temp_xsdb_launch_script.tcl
14:06:30 INFO  : XSCT server has started successfully.
14:06:51 INFO  : Successfully done setting XSCT server connection channel  
14:06:51 INFO  : Successfully done setting SDK workspace  
14:06:52 INFO  : Processing command line option -hwspec /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf.
14:09:26 INFO  : Memory regions updated for context APU
14:10:49 INFO  : Launching XSCT server: xsct -n -interactive /home/stefan/PWM/PWM.sdk/temp_xsdb_launch_script.tcl
14:10:50 INFO  : XSCT server has started successfully.
14:10:50 INFO  : Successfully done setting XSCT server connection channel  
14:10:55 INFO  : Successfully done setting SDK workspace  
14:10:56 INFO  : Registering command handlers for SDK TCF services
14:10:57 INFO  : Processing command line option -hwspec /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf.
14:10:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:11:50 INFO  : Project 'bob' created. You can now create BSPs and application projects targeting this hardware platform.
14:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
14:14:31 INFO  : 'fpga -state' command is executed.
14:14:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:31 INFO  : Jtag cable 'JTAG-ONB4 2516330009C6A' is selected.
14:14:31 INFO  : 'jtag frequency' command is executed.
14:14:31 INFO  : Sourcing of '/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:31 INFO  : Context for 'APU' is selected.
14:14:31 INFO  : Hardware design information is loaded from '/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:14:31 INFO  : Context for 'APU' is selected.
14:14:31 INFO  : 'stop' command is executed.
14:14:32 INFO  : 'ps7_init' command is executed.
14:14:32 INFO  : 'ps7_post_config' command is executed.
14:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "JTAG-ONB4 2516330009C6A"} -index 0
loadhw /home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "JTAG-ONB4 2516330009C6A"} -index 0
stop
ps7_init
ps7_post_config
----------------End of Script----------------

14:14:32 INFO  : Memory regions updated for context APU
14:14:32 INFO  : Launch script is exported to file '/home/stefan/PWM/PWM.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_test1.elf_on_local.tcl'
14:14:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
14:14:57 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:25:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
14:25:12 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1478093070000,  Project:1478091497000
14:28:00 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:28:03 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
14:28:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:28:09 INFO  : 
14:28:10 INFO  : 
14:28:11 INFO  : Updating hardware inferred compiler options for poelse.
14:28:12 INFO  : Updating hardware inferred compiler options for test1.
14:28:12 INFO  : Clearing existing target manager status.
14:28:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
14:28:26 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:35:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1478097277000,  Project:1478093070000
15:35:03 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:35:04 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:35:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:35:15 INFO  : 
15:35:16 INFO  : 
15:35:16 INFO  : Updating hardware inferred compiler options for poelse.
15:35:17 INFO  : Updating hardware inferred compiler options for test1.
15:35:17 INFO  : Clearing existing target manager status.
15:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
15:35:25 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1478097799000,  Project:1478097277000
15:43:43 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:43:50 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:43:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:43:55 INFO  : 
15:43:56 INFO  : 
15:43:57 INFO  : Updating hardware inferred compiler options for poelse.
15:43:58 INFO  : Updating hardware inferred compiler options for test1.
15:43:58 INFO  : Clearing existing target manager status.
15:44:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
15:44:38 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
15:44:59 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:49:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1478098155000,  Project:1478097799000
15:49:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:49:42 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:49:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:49:48 INFO  : 
15:49:48 INFO  : 
15:49:49 INFO  : Updating hardware inferred compiler options for poelse.
15:49:50 INFO  : Updating hardware inferred compiler options for test1.
15:49:50 INFO  : Clearing existing target manager status.
15:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
15:50:16 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1478098376000,  Project:1478098155000
15:53:20 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:53:40 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:53:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:53:45 INFO  : 
15:53:46 INFO  : 
15:53:47 INFO  : Updating hardware inferred compiler options for poelse.
15:53:48 INFO  : Updating hardware inferred compiler options for test1.
15:53:48 INFO  : Clearing existing target manager status.
15:53:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
15:53:53 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:36:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1478100945000,  Project:1478098376000
16:36:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:36:27 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:36:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:36:35 INFO  : 
16:36:36 INFO  : 
16:36:37 INFO  : Updating hardware inferred compiler options for poelse.
16:36:38 INFO  : Updating hardware inferred compiler options for test1.
16:36:38 INFO  : Clearing existing target manager status.
16:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
16:37:11 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:44:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1478101426000,  Project:1478100945000
16:44:02 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:44:03 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:44:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:44:10 INFO  : 
16:44:11 INFO  : 
16:44:12 INFO  : Updating hardware inferred compiler options for poelse.
16:44:12 INFO  : Updating hardware inferred compiler options for test1.
16:44:12 INFO  : Clearing existing target manager status.
16:44:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
16:44:33 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:58:17 INFO  : Disconnected from the channel tcfchan#1.
23:58:20 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:48:33 INFO  : Launching XSCT server: xsct -n -interactive /home/stefan/PWM/PWM.sdk/temp_xsdb_launch_script.tcl
15:48:35 INFO  : XSCT server has started successfully.
15:48:35 INFO  : Successfully done setting XSCT server connection channel  
15:48:49 INFO  : Successfully done setting SDK workspace  
15:48:56 INFO  : Registering command handlers for SDK TCF services
15:48:56 INFO  : Processing command line option -hwspec /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf.
15:48:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:48:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479221247000,  Project:1478101426000
15:48:57 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf.
15:49:04 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:49:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:49:14 INFO  : 
15:49:15 INFO  : 
15:49:16 INFO  : Updating hardware inferred compiler options for poelse.
15:49:17 INFO  : Updating hardware inferred compiler options for test1.
15:49:17 INFO  : Clearing existing target manager status.
15:49:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
15:49:51 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479221645000,  Project:1479221247000
15:54:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:54:27 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
15:54:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:54:32 INFO  : 
15:54:33 INFO  : 
15:54:34 INFO  : Updating hardware inferred compiler options for poelse.
15:54:35 INFO  : Updating hardware inferred compiler options for test1.
15:54:35 INFO  : Clearing existing target manager status.
15:54:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
15:54:54 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:21:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479223138000,  Project:1479221645000
16:21:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:21:25 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:21:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:21:32 INFO  : 
16:21:33 INFO  : 
16:21:33 INFO  : Updating hardware inferred compiler options for poelse.
16:21:34 INFO  : Updating hardware inferred compiler options for test1.
16:21:34 INFO  : Clearing existing target manager status.
16:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
16:22:05 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479223995000,  Project:1479223138000
16:33:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:33:55 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:34:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:34:01 INFO  : 
16:34:02 INFO  : 
16:34:03 INFO  : Updating hardware inferred compiler options for poelse.
16:34:04 INFO  : Updating hardware inferred compiler options for test1.
16:34:04 INFO  : Clearing existing target manager status.
16:35:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
16:35:51 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:49:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479224963000,  Project:1479223995000
16:49:39 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:49:41 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:49:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:49:52 INFO  : 
16:49:53 INFO  : 
16:49:54 INFO  : Updating hardware inferred compiler options for poelse.
16:49:55 INFO  : Updating hardware inferred compiler options for test1.
16:49:55 INFO  : Clearing existing target manager status.
16:50:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
16:50:02 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479225301000,  Project:1479224963000
17:02:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:02:09 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:02:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:02:22 INFO  : 
17:02:23 INFO  : 
17:02:24 INFO  : Updating hardware inferred compiler options for poelse.
17:02:25 INFO  : Updating hardware inferred compiler options for test1.
17:02:25 INFO  : Clearing existing target manager status.
17:02:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
17:02:30 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:23:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479227005000,  Project:1479225301000
17:23:46 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:23:50 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:23:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:24:06 INFO  : 
17:24:06 INFO  : 
17:24:07 INFO  : Updating hardware inferred compiler options for poelse.
17:24:08 INFO  : Updating hardware inferred compiler options for test1.
17:24:08 INFO  : Clearing existing target manager status.
17:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
17:24:13 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:53:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479228793000,  Project:1479227005000
17:53:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:53:27 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:53:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:53:43 INFO  : 
17:53:44 INFO  : 
17:53:44 INFO  : Updating hardware inferred compiler options for poelse.
17:53:45 INFO  : Updating hardware inferred compiler options for test1.
17:53:45 INFO  : Clearing existing target manager status.
17:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
17:54:03 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:58:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479229089000,  Project:1479228793000
17:58:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:58:25 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:58:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:58:32 INFO  : 
17:58:32 INFO  : 
17:58:33 INFO  : Updating hardware inferred compiler options for poelse.
17:58:34 INFO  : Updating hardware inferred compiler options for test1.
17:58:34 INFO  : Clearing existing target manager status.
17:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
17:58:52 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:12:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479229954000,  Project:1479229089000
18:12:51 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:12:57 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:13:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:13:03 INFO  : 
18:13:04 INFO  : 
18:13:04 INFO  : Updating hardware inferred compiler options for poelse.
18:13:05 INFO  : Updating hardware inferred compiler options for test1.
18:13:05 INFO  : Clearing existing target manager status.
18:13:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
18:13:23 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1479230850000,  Project:1479229954000
18:28:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:28:09 INFO  : Copied contents of /home/stefan/PWM/PWM.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:28:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:28:15 INFO  : 
18:28:16 INFO  : 
18:28:17 INFO  : Updating hardware inferred compiler options for poelse.
18:28:18 INFO  : Updating hardware inferred compiler options for test1.
18:28:18 INFO  : Clearing existing target manager status.
18:28:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG-ONB4 2516330009C6A" && level==0} -index 1' command is executed.
18:28:36 INFO  : FPGA configured successfully with bitstream "/home/stefan/PWM/PWM.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
