Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 23:49:35 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/lstm_gate_18_10_48_1/post_place_timing_summary.rpt
| Design       : lstm_gate_18_10_48_1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3459 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 865 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.827        0.000                      0                14908        0.109        0.000                      0                14908        4.230        0.000                       0                 14814  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.827        0.000                      0                14908        0.109        0.000                      0                14908        4.230        0.000                       0                 14814  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/reg_res_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.158ns  (logic 2.391ns (57.504%)  route 1.767ns (42.496%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14813, unset)        0.704     0.704    sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/clk
    DSP48_X2Y8           DSP48E1                                      r  sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/reg_res_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.329     1.033 f  sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/reg_res_reg/P[0]
                         net (fo=1, estimated)        0.671     1.704    sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/reg_res_reg_n_105
    SLICE_X36Y19         LUT1 (Prop_lut1_I0_O)        0.116     1.820 r  sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/is_ceil_i_13__39/O
                         net (fo=1, estimated)        0.332     2.152    sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/is_ceil_i_13__39_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.588     2.740 r  sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/is_ceil_reg_i_8__39/CO[3]
                         net (fo=1, estimated)        0.000     2.740    sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/is_ceil_reg_i_8__39_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.829 r  sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/is_ceil_reg_i_3__39/CO[3]
                         net (fo=1, estimated)        0.000     2.829    sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/is_ceil_reg_i_3__39_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     3.010 r  sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/is_ceil_reg_i_2__39/O[2]
                         net (fo=2, estimated)        0.334     3.344    sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/O[0]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.230     3.574 r  sigmoid_core_18_18_10_32_1_inst_7/dsp_signed_mac_18_13_23_32_inst/floor[0]_i_1__39/O
                         net (fo=2, estimated)        0.423     3.997    sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/D[0]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     4.429 r  sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry/CO[3]
                         net (fo=1, estimated)        0.000     4.429    sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.518 r  sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry__0/CO[3]
                         net (fo=1, estimated)        0.007     4.525    sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry__0_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.614 r  sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     4.614    sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry__1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.703 r  sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry__2/CO[3]
                         net (fo=1, estimated)        0.000     4.703    sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry__2_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.862 r  sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry__3/O[0]
                         net (fo=1, routed)           0.000     4.862    sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil0_carry__3_n_7
    SLICE_X43Y27         FDRE                                         r  sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=14813, unset)        0.669    10.669    sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/clk
    SLICE_X43Y27         FDRE                                         r  sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil_reg[17]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)        0.056    10.689    sigmoid_core_18_18_10_32_1_inst_7/fp_rounding_unit_1_32_11_inst/ceil_reg[17]
  -------------------------------------------------------------------
                         required time                         10.689    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                  5.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 elementwise_add_core_18_18_48_add_2/reg_C_39_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sigmoid_core_18_18_10_32_1_inst_39/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.140%)  route 0.066ns (31.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14813, unset)        0.411     0.411    elementwise_add_core_18_18_48_add_2/clk
    SLICE_X93Y62         FDRE                                         r  elementwise_add_core_18_18_48_add_2/reg_C_39_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  elementwise_add_core_18_18_48_add_2/reg_C_39_reg[13]/Q
                         net (fo=1, estimated)        0.066     0.618    sigmoid_core_18_18_10_32_1_inst_39/i_x[13]
    SLICE_X92Y62         FDRE                                         r  sigmoid_core_18_18_10_32_1_inst_39/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=14813, unset)        0.432     0.432    sigmoid_core_18_18_10_32_1_inst_39/clk
    SLICE_X92Y62         FDRE                                         r  sigmoid_core_18_18_10_32_1_inst_39/x_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X92Y62         FDRE (Hold_fdre_C_D)         0.076     0.508    sigmoid_core_18_18_10_32_1_inst_39/x_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X2Y9    sigmoid_core_18_18_10_32_1_inst_2/dsp_signed_mac_18_13_23_32_inst/reg_res_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X50Y47  elementwise_mult_core_18_18_10_48_1_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg_srl6___shift_register_group_18_48_10_Ct_shift_register_unit_18_18_inst_0_shift_registers_4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X50Y47  elementwise_mult_core_18_18_10_48_1_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg_srl6___shift_register_group_18_48_10_Ct_shift_register_unit_18_18_inst_0_shift_registers_4_reg_r/CLK



