0.7
2020.2
May  7 2023
15:10:42
/home/mariolima/Desktop/vespa_copy/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,1716131198,verilog,,/home/mariolima/Desktop/vespa_copy/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/sim/CodeMemory.v,,,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/sim/CodeMemory.v,1716132833,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/RAM/sim/RAM.v,,CodeMemory,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/RAM/sim/RAM.v,1714654994,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ALU.v,,RAM,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.sim/sim_1/behav/xsim/glbl.v,1714654994,verilog,,,,glbl,,,,,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v,1716136576,verilog,,,,Pipeline_tb,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ALU.v,1714654994,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,ALU,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v,1716164385,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ControlUnit.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,CPU,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,1716131198,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/sim/CodeMemory.v,,,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ControlUnit.v,1716162174,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,ControlUnit,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v,1716136177,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ExecuteMemoryReg.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,DecodeExecuteReg,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ExecuteMemoryReg.v,1714654994,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/FetchDecodeReg.v,,ExecuteMemoryReg,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/FetchDecodeReg.v,1714654994,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/HazardUnit.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,FetchDecodeReg,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/HazardUnit.v,1716132898,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionDecode.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,HazardUnit,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionDecode.v,1716132334,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionExecute.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,InstructionDecode,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionExecute.v,1715097354,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v,,InstructionExecute,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v,1716131173,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionMemory.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,InstructionFetch,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionMemory.v,1714654994,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionWriteBack.v,,InstructionMemory,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionWriteBack.v,1716132353,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/MemoryWriteBackReg.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,InstructionWriteBack,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/MemoryWriteBackReg.v,1716131340,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,MemoryWriteBackReg,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v,1714654994,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/check_branchcond.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,RegisterFile,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/check_branchcond.v,1714654994,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v,,check_branchcond,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/control_hazards.v,1716134279,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/forwarding_unit.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,control_hazards,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/forwarding_unit.v,1714694748,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/interruptController.v,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,forwarding_unit,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/interruptController.v,1716147467,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v,,interruptController,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v,1714654994,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v,,memory_wrapper,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v,1714949363,verilog,,/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v,,top_level,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
