

================================================================
== Vitis HLS Report for 'cnn_accel'
================================================================
* Date:           Thu Jan 22 15:55:09 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        cnn_accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |     1715|     1715|  6.860 us|  6.860 us|  833|  833|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                     |                  |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |       Instance      |      Module      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |entry_proc_U0        |entry_proc        |        0|        0|      0 ns|      0 ns|    0|    0|                                              no|
        |Block_entry_proc_U0  |Block_entry_proc  |      832|      832|  3.328 us|  3.328 us|  832|  832|                                              no|
        |conv_relu_U0         |conv_relu         |      700|      700|  2.800 us|  2.800 us|  685|  685|  loop auto-rewind stp (delay=9 clock cycles(s))|
        |maxpool_U0           |maxpool           |      181|      181|  0.724 us|  0.724 us|  172|  172|  loop auto-rewind stp (delay=3 clock cycles(s))|
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|    1089|     737|    -|
|Instance         |        2|    12|    4285|    4780|    0|
|Memory           |       16|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       18|    12|    5379|    5586|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        6|    ~0|       2|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+------+------+-----+
    |       Instance      |      Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------+------------------+---------+----+------+------+-----+
    |Block_entry_proc_U0  |Block_entry_proc  |        0|   0|   897|  1166|    0|
    |control_s_axi_U      |control_s_axi     |        0|   0|   316|   552|    0|
    |conv_relu_U0         |conv_relu         |        0|  10|  2032|  1887|    0|
    |entry_proc_U0        |entry_proc        |        0|   0|     2|    20|    0|
    |gmem_m_axi_U         |gmem_m_axi        |        2|   0|   795|   801|    0|
    |maxpool_U0           |maxpool           |        0|   2|   243|   354|    0|
    +---------------------+------------------+---------+----+------+------+-----+
    |Total                |                  |        2|  12|  4285|  4780|    0|
    +---------------------+------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                         Memory                                        |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_U                  |cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_RAM_AUTO_hbi  |        2|  0|   0|    0|   338|   15|     1|         5070|
    |cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_U                    |cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf_1_RAM_AUTO_hbi  |        2|  0|   0|    0|   338|   15|     1|         5070|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_5_U  |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9ibkb  |        2|  0|   0|    0|   140|   16|     1|         2240|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_4_U  |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9ibkb  |        2|  0|   0|    0|   140|   16|     1|         2240|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_3_U  |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9ibkb  |        2|  0|   0|    0|   140|   16|     1|         2240|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_2_U  |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9ibkb  |        2|  0|   0|    0|   140|   16|     1|         2240|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_1_U  |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9ibkb  |        2|  0|   0|    0|   140|   16|     1|         2240|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input_U    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9ibkb  |        2|  0|   0|    0|   140|   16|     1|         2240|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                  |                                                                                  |       16|  0|   0|    0|  1516|  126|     8|        23580|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------------------------------------------------------------------------+---------+----+----+-----+------+-----+---------+
    |                                          Name                                         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------------------------------------------------------------------+---------+----+----+-----+------+-----+---------+
    |output_r_c_U                                                                           |        0|  99|   0|    -|     4|   64|      256|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_1_U  |        0|  99|   0|    -|     2|   16|       32|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_2_U  |        0|  99|   0|    -|     2|   16|       32|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_3_U  |        0|  99|   0|    -|     2|   16|       32|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_4_U  |        0|  99|   0|    -|     2|   16|       32|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_5_U  |        0|  99|   0|    -|     2|   16|       32|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_6_U  |        0|  99|   0|    -|     2|   16|       32|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_7_U  |        0|  99|   0|    -|     2|   16|       32|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_8_U  |        0|  99|   0|    -|     2|   16|       32|
    |p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_U    |        0|  99|   0|    -|     2|   16|       32|
    |p_loc_channel_U                                                                        |        0|  99|   0|    -|     2|   16|       32|
    +---------------------------------------------------------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                                                                                  |        0|1089|   0|    0|    24|  224|      576|
    +---------------------------------------------------------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                               Variable Name                                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry_proc_U0_ap_start                                                                               |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_8        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                                                              |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                                                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry_proc_U0_ap_ready                                                                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_8  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input    |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                                                                             |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                                      |          |   0|  0|  24|          12|          12|
    +-----------------------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                      Name                                                     | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry_proc_U0_ap_ready                                                                       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_8  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input    |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                                                                             |   9|          2|    1|          2|
    +---------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                          |  45|         10|    5|         10|
    +---------------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                      Name                                                     | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry_proc_U0_ap_ready                                                                       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cnn_accel_ap_fixed_ap_fixed_ap_fixed_ap_fixed_16_8_5_3_0_conv_buf                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E10kern_8  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_p_ZZ9cnn_accelP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_S3_S3_E9input    |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                                                                             |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                          |  5|   0|    5|          0|
    +---------------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     cnn_accel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     cnn_accel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     cnn_accel|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

