# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \src "dut.sv:1.1-4.10"
attribute \top 1
module \test
  attribute \src "dut.sv:1.25-1.26"
  wire width 4 input 1 \A
  attribute \src "dut.sv:1.41-1.43"
  wire width 4 output 2 \Y1
  attribute \src "dut.sv:1.45-1.47"
  wire width 4 output 3 \Y2
  attribute \src "dut.sv:2.17-2.36"
  cell $reduce_or $reduce_or$dut.sv:2$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A { \A [3] \A [1] }
    connect \Y \Y1
  end
  connect \Y2 4'0001
end
