#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sat Sep  8 07:57:02 2018
# Process ID: 4444
# Current directory: C:/Users/levim/Desktop/pmodDA3/dds
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8552 C:\Users\levim\Desktop\pmodDA3\dds\dds.xpr
# Log file: C:/Users/levim/Desktop/pmodDA3/dds/vivado.log
# Journal file: C:/Users/levim/Desktop/pmodDA3/dds\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/levim/Desktop/pmodDA3/dds/dds.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 788.184 ; gain = 55.844
update_compile_order -fileset sources_1
open_bd_design {C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/dds.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Successfully read diagram <dds> from BD file <C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/dds.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 903.992 ; gain = 88.500
close_bd_design [get_bd_designs dds]
file mkdir C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sim_1/new/tb_dds_wrapper.vhd w ]
add_files -fileset sim_1 C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sim_1/new/tb_dds_wrapper.vhd
update_compile_order -fileset sim_1
open_bd_design {C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/dds.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Successfully read diagram <dds> from BD file <C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/dds.bd>
regenerate_bd_layout
save_bd_design
Wrote  : <C:/Users/levim/Desktop/pmodDA3/dds/dds.srcs/sources_1/bd/dds/ui/bd_edcea9b3.ui> 
close_bd_design [get_bd_designs dds]
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  8 08:31:44 2018...
