<!-- received="Fri Oct 25 22:02:09 1996 " -->
<!-- sent="Fri, 25 Oct 1996 19:00:13 -0700" -->
<!-- name="David Mosberger-Tang" -->
<!-- email="davidm@cs.arizona.edu" -->
<!-- subject="21164PC &amp; 21264 info" -->
<!-- id="9610260200.AA03944@benguiat.CS.Arizona.EDU" -->
<!-- inreplyto="èÖ	@èÖ	@unsubscribe 1" -->
<HTML><HEAD><META NAME="htdig-email" CONTENT="webmaster@redhat.com"><TITLE>21164PC &amp; 21264 info</TITLE>
</HEAD>
<BODY TEXT="#000000" BGCOLOR="#ececec"  LINK="#3333cc" VLINK="#666666"><h2>21164PC &amp; 21264 info</h2>

<b>David Mosberger-Tang</b> (<a href="mailto:davidm@cs.arizona.edu"><i>davidm@cs.arizona.edu</i></a>)<br>
<i>Fri, 25 Oct 1996 19:00:13 -0700</i>
<p>
<ul>
<li> <b>Messages sorted by:</b> <a href="date.html#1082">[ date ]</a><a href="index.html#1082">[ thread ]</a><a href="subject.html#1082">[ subject ]</a><a href="author.html#1082">[ author ]</a>
<!-- next="start" -->
<li> <b>Next message:</b> <a href="1083.html">Scott McDermott: "Good AXP for home?"</a>
<li> <b>Previous message:</b> <a href="1081.html">ed bristol: "Re: Alpha C/C++ performance"</a>
<!-- nextthread="start" -->
<li> <b>Next in thread:</b> <a href="1164.html">Eric Smith: "Re: 21164PC &amp; 21264 info"</a>
<li> <b>Maybe reply:</b> <a href="1164.html">Eric Smith: "Re: 21164PC &amp; 21264 info"</a>
<!-- reply="end" -->
</ul>
<!-- body="start" -->
I suspect this might be of interest to the readers on this list.  It<br>
contains some more info on the 21264 and the 21164PC.  I'm afraid that<br>
my earlier mail on the 21264 contained an error: the chip is<br>
apparently only 4 way issue (not 8 way), but the rest was correct.  In<br>
particular the estimated SPECint95/SPECfp95 is indeed 30+/50+.<br>
<p>
What gets me is that a system build with this chip and the socalled<br>
Tsunami chip set will be able to _sustain_ a memory-system bandwidth<br>
of 1.6GB/s (yes, that's a GB/s like in gigabytes/second).  I haven't<br>
kept close track of the various new DRAM designs.  From what I<br>
gathered DEC gets 1.6GB/sec by using an 8 byte wide memory bus running<br>
at roughly 200MHz.  For comparison, an eb164 has a sustained memory<br>
bandwidth of around 150MB/s.  Since when is it possible to run DRAMs<br>
at 200MHz _sustained_?<br>
<p>
	--david<br>
<p>
---------------------------------------------------------<br>
From: <a href="mailto:neideck@kar.dec.com">neideck@kar.dec.com</a> (Burkhard Neidecker-Lutz)<br>
Subject: Re: Alpha 21264<br>
Newsgroups: comp.sys.dec<br>
Date: 25 Oct 1996 11:04:22 GMT<br>
Organization: CEC Karlsruhe<br>
Path: CS.Arizona.EDU!noao!ennfs.eas.asu.edu!cs.utexas.edu!howland.erols.net!newsfeed.internetmci.com!in3.uu.net!news1.digital.com!pa.dec.com!kar.dec.com!neideck<br>
Lines: 142<br>
Message-ID: &lt;<a href="mailto:54q6rm$h0e@usenet.pa.dec.com">54q6rm$h0e@usenet.pa.dec.com</a>&gt;<br>
References: &lt;RGMANI.96Oct24100443@dlsun280.us.oracle.com&gt; &lt;54opk0$2ca@gap.cco.caltech.edu&gt;<br>
NNTP-Posting-Host: bier<br>
<p>
Revised version of my post of comp.arch:<br>
<p>
The title of the talk:<br>
<p>
	The 21264: A Superscalar Alpha Processor with Out-of-Order Execution<br>
<p>
So, well, Alpha has finally joined the brainiac club. The trick is, we<br>
didn't sacrifice the trademark clock speed while doing so. And while we<br>
were at it, we fixed a couple of nuisances that occasionally give us<br>
surprises with the older Alpha implementations.<br>
<p>
The marketing highlights:<br>
<p>
     Estimated SPECint95 of 30+, SPECfp95 of 50+<br>
     Much better cache and memory system<br>
     500 Mhz+ operation in 0.35 um process<br>
     4-way out-of-order execution<br>
     MPEG2 @ MLP *encode* in real time<br>
<p>
Now the details.<br>
<p>
Physical:<br>
<p>
Same 0.35 CMOS process as used for the 500 Mhz 21164, but two additional<br>
metal layers for power distribution (so it's a 6-layer metal process).<br>
Die size approx. 300 mm square, 15.2 million transistors. Speed bins<br>
starting at 500 Mhz, power is 60 watts @ 500 Mhz. 588 Pin Grid Array Package.<br>
<p>
Logical:<br>
<p>
	64 KByte 2-way setassociative instruction cache<br>
	64 KByte 2-way setassociative data cache<br>
	4  Integer Units	(2 of which are also load-store units)<br>
	2  Floating Point Units<br>
	7  Stage Integer Pipeline<br>
	10 Stage Floating Point Pipeline<br>
<p>
Branching:<br>
<p>
	Next line predictor	(allows branches without fetch bubbles)<br>
				(allows dynamic prediciton of computed jumps)<br>
	Set predictor		(allows 2-way associativity at high speed)<br>
	Two level branch predictor (run a 2-bit traditional counter predictor<br>
				    and a global pattern detecting branch<br>
				    predictor in parallel and dynamically<br>
				    pick the one whose right more often)<br>
<p>
	Branch predictor about twice as good as the one in the 21164<br>
	Up to 20 branches can be outstanding<br>
<p>
Out-of-Order execution:<br>
<p>
	80 physical integer registers<br>
		- 32 architectural<br>
		-  8 PAL-code shadow<br>
		- 40 rename registers<br>
	72 physical floating point registers<br>
		- 32 architectural<br>
		- 40 rename registers<br>
<p>
	20 entry integer queue, quad-issue<br>
	15 entry floating point queue, dual-issue<br>
<p>
	Out-of-Order mapper is a 500K transistor structure and is one<br>
	of the critical pathes in the chip. 80 entry CAM for mapping<br>
	up to 80 instructions in flight. Backing out to any state takes<br>
	1 cycle.<br>
<p>
Integer units:<br>
<p>
	4 units:<br>
<p>
	add/logic/motion-video/shift/branch<br>
	add/logic/multiply/shift/branch<br>
	add/logic/memory<br>
	add/logic/memory<br>
<p>
	In order to get that many register ports, this is implemented<br>
	as two identical copies of an 80 register file with two units<br>
	attaching to each copy. The two register files are kept identical<br>
	with a 1-cycle delay between clusters.<br>
<p>
Floating point units:<br>
<p>
	add/div/square root<br>
	multiply<br>
<p>
	4 cycle latency, fully pipelined. Divide is not pipelined, retires<br>
	6 bits/cycle (compared to 2 bits/cycle in the 21164). The new<br>
	SQRT retires 2 bits/cycle (and also isn't pipelined).<br>
<p>
Data Cache, load-store reorder buffers:<br>
<p>
	2 loads/stores per cycle, any combination<br>
	implemented as a single ported 1 Ghz cache...<br>
	32 entry load reorder buffer<br>
	32 entry store reorder buffer<br>
	Stores check load buffer to enforce ordering<br>
	Fine grain cache control through cache prefetch instructions<br>
	L1 Dcache 8+ Gbyte/sec. sustained, 3 cycle load-to-use (like 21064)<br>
<p>
Board level cache:<br>
<p>
	L2 cache  sits on a separatea 128 bit port,<br>
		  12 cycles load-to-use with fastest parts.<br>
<p>
	Board level cache can be built in 4 ways from 3 types of SRAM:<br>
<p>
		1. No board level cache<br>
		2. 133 Mhz Klamath-type Burst-RAM, 2.1 Gbyte/sec. bandwidth<br>
		3. 250 Mhz Late-write SSRAM, 4.0 Gbyte/sec. bandwidth<br>
		4. 333 Mhz Dual-data clock forwarding FSRAM, 5.3 GByte/sec. bw<br>
<p>
	The board level cache can be 0, 1 ,2, 4, 8 or 16 Mbyte in size.<br>
	<br>
Memory System:<br>
<p>
	System Interface 2+ GByte/sec. sustained, 64 bit separate port,<br>
		  80 cycles load-to-use (with Tsunami desktop chip set<br>
		  and synchronous DRAM).<br>
<p>
	16 outstanding memory references, 64 bytes each:<br>
		- 8 reads<br>
		- 8 writes<br>
<p>
	With Tsunami system chip set and SDRAMs, effective McCalpin<br>
	STREAM bandwidth is 1.6 Gbyte/sec. (uniprocessor).<br>
<p>
Availability:<br>
<p>
	Samples Q1/97<br>
	Volume  H2/97<br>
<p>
So, it's vapor right now, but if you want to sell other vapor against it<br>
in 1997 you better had damn fast vapor.<br>
<p>
		Burkhard Neidecker-Lutz<br>
<p>
EUROMEDIA - Distributed Multimedia Archives for Cooperative TV Production<br>
CEC Karlsruhe , European Applied Research Center, Digital Equip. Corp.<br>
email: <a href="mailto:neideck@kar.dec.com">neideck@kar.dec.com</a> <br>
AlphaStation 500/500: SPECint95 15.0, SPECfp95 20.4<br>
---------------------------------------------------------<br>
From: Pasi Kinnari &lt;<a href="mailto:pasi.kinnari@vbo.mts.dec.com">pasi.kinnari@vbo.mts.dec.com</a>&gt;<br>
Subject: Re: Alpha 21264 info?<br>
Newsgroups: comp.arch<br>
Date: Fri, 25 Oct 1996 10:18:33 +0200<br>
Organization: Digital Network Software Engineering Europe<br>
Reply-To: <a href="mailto:pasi.kinnari@vbo.mts.dec.com">pasi.kinnari@vbo.mts.dec.com</a><br>
Path: CS.Arizona.EDU!noao!ncar!news-out.internetmci.com!newsfeed.internetmci.com!news.webspan.net!ix.netcom.com!news-peer.gsl.net!news.gsl.net!news.mathworks.com!uunet!in1.uu.net!news1.digital.com!pa.dec.com!depot.mro.dec.com!mrnews.mro.dec.com!not-for-mail<br>
Lines: 26<br>
Message-ID: &lt;<a href="mailto:327077D9.1674@vbo.mts.dec.com">327077D9.1674@vbo.mts.dec.com</a>&gt;<br>
References: &lt;54luu2$1cm@server05.icaen.uiowa.edu&gt;<br>
NNTP-Posting-Host: pokdev.vbo.dec.com<br>
Mime-Version: 1.0<br>
Content-Type: text/plain; charset=us-ascii<br>
Content-Transfer-Encoding: 7bit<br>
X-Mailer: Mozilla 3.0 (WinNT; I)<br>
<p>
I wasn't there, but I have seen the slides of the presentations.<br>
Here is some highlights:<br>
<p>
Digital will have new multimedia intructions in the future<br>
CPUs, and the first implementation will be 21164PC and they are<br>
also included in 21264.<br>
<p>
A comparition with the future PentiumPro and 211164PC<br>
<p>
Subsystem                               Klamath-233    21164PC<br>
Estimated System Price                  2176           2288<br>
Estimated SPECint95                     9              14<br>
Estimated SPECfp95                      7              17<br>
<p>
<p>
Then 21264:<br>
<p>
- 500 MHz operation in 0.35u CMOS<br>
- Four-way Out-of-Order Execution<br>
- Est. SPECint95 of 30+ and SPECfp95 of 50+<br>
- Transistor Count 15.2 Million<br>
- Samples Q1 97<br>
- Volume H2 97<br>
- Streams performance (McCalpin) 1600 MB/s<br>
<p>
//pasi<br>
-----------------------------------------------------------------<br>
From: <a href="mailto:neideck@kar.dec.com">neideck@kar.dec.com</a> (Burkhard Neidecker-Lutz)<br>
Subject: 21164PC demonstration/talk at Microprocessor Forum<br>
Keywords: Alpha<br>
Newsgroups: comp.arch,comp.sys.dec,comp.sys.intel,comp.sys.powerpc.tech<br>
Date: 25 Oct 1996 08:10:44 GMT<br>
Organization: CEC Karlsruhe<br>
Path: CS.Arizona.EDU!noao!ncar!gatech!csulb.edu!news.sgi.com!howland.erols.net!www.nntp.primenet.com!nntp.primenet.com!news.sprintlink.net!news-peer.sprintlink.net!uunet!in1.uu.net!news1.digital.com!pa.dec.com!kar.dec.com!neideck<br>
Lines: 46<br>
Distribution: world<br>
Message-ID: &lt;<a href="mailto:54psm4$3vu@usenet.pa.dec.com">54psm4$3vu@usenet.pa.dec.com</a>&gt;<br>
NNTP-Posting-Host: bier<br>
Xref: CS.Arizona.EDU comp.arch:71042 comp.sys.dec:45027 comp.sys.intel:106662 comp.sys.powerpc.tech:2436<br>
<p>
Somewhat hidden in another talk at Microprocessor forum was a<br>
data on the 21164PC. This can be best described as:<br>
<p>
	An 21164PC is to an 21164A what an Intel Klamath is<br>
	to a Pentium Pro.<br>
<p>
Both are the same basic design but replace the special L2 caches<br>
(onchip in the 21164A, special chip in the Pentium Pro) with<br>
external commodity SRAM (133 Mhz burst SSRAM).<br>
<p>
21164PC:<br>
<p>
0.35 um process, 3.5 million transistors, 138 mm^2 dies size (i.e very small).<br>
450 Mhz design center, 20 watts power dissipation @ 2.0 Volts @ 450 Mhz.<br>
413 pin IPGA package. Codesigned by Digital and Mitsubishi.<br>
Onchip I-cache doubled to 16 Kbytes. Contains the new Alpha motion<br>
video instructions (though they weren't used for the demos).<br>
<p>
The interesting stuff was a pricing comparison at PC systems level:<br>
<p>
Subsystem                           Klamath-233 21164PC<br>
Microprocessor/Chipset/Cache RAM        475     425<br>
Motherboard                             143     239<br>
32MB EDO/S DRAM                         160     160<br>
Graphics64-bit/2MB      SG               55      55<br>
2.4GB Hard-disk Drive                   160     160<br>
Floppy, 8x CD-ROM Drive                  61      61<br>
Case/Power Supply                        40      80<br>
17inch  Monitor                         360     360<br>
Keyboard &amp; Mouse                         17      17<br>
Windows NT,Software,Packaging           203     203<br>
Total Cost                             1674    1760<br>
Gross Margin (30%)                      502     528<br>
Total System Price                     2176    2288<br>
Estimated SPECint95/SPECfp95            9/7   14/17<br>
<p>
I would probably want to add another 32 Mbyte of RAM if I had to<br>
run emulated applications as well. Whatever Digital may make of it,<br>
I would expect Mitsubishi to go with a pricing model that very much<br>
matches the above.<br>
<p>
		Burkhard Neidecker-Lutz<br>
<p>
EUROMEDIA - Distributed Multimedia Archives for Cooperative TV Production<br>
CEC Karlsruhe , European Applied Research Center, Digital Equip. Corp.<br>
email: <a href="mailto:neideck@kar.dec.com">neideck@kar.dec.com</a><br>
<p>
<pre>
--
To unsubscribe: mail -s unsubscribe <a href="mailto:axp-list-request@redhat.com">axp-list-request@redhat.com</a> &lt; /dev/null
</pre>
<!-- body="end" -->
<p>
<ul>
<!-- next="start" -->
<li> <b>Next message:</b> <a href="1083.html">Scott McDermott: "Good AXP for home?"</a>
<li> <b>Previous message:</b> <a href="1081.html">ed bristol: "Re: Alpha C/C++ performance"</a>
<!-- nextthread="start" -->
<li> <b>Next in thread:</b> <a href="1164.html">Eric Smith: "Re: 21164PC &amp; 21264 info"</a>
<li> <b>Maybe reply:</b> <a href="1164.html">Eric Smith: "Re: 21164PC &amp; 21264 info"</a>
<!-- reply="end" -->
</ul>
<br clear=all>
<hr>
<center>
<a href="mailto:webmaster@redhat.com"   target="">Feedback</a> | 
<a href="http://www.redhat.com/products/"   target="">Store</a> | 
<a href="http://www.redhat.com/news/"   target="">News</a> | 
<a href="http://www.redhat.com/support/"   target="">Support</a> | 
<a href="http://www.redhat.com/support/docs/errata.html"   target="">Product Errata</a> | 
<a href="http://www.redhat.com/redhat/"   target="">About Us</a> | 
<a href="http://www.redhat.com/linux-info/"   target="">Linux Info</a> | 
<a href="http://www.redhat.com/search/"   target="">Search</a> | 
<a href="http://www.redhat.com/jumplist.phtml"   target="">JumpWords</a>
<br>
<a href="http://www.redhat.com/cgi-bin/frames.phtml?fr=n"  _top target="_top">No Frames</a> | 
<a href="http://www.redhat.com/cgi-bin/frames.phtml?fr=y"  _top target="_top">Show Frames</a>
</center>
<p align=center>
Copyright &copy; 1995-1997 Red Hat Software. <a href="http://www.redhat.com/redhat/website.html#legal"   target="">Legal notices</a>
</p>
</BODY></HTML>
