
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ucas/prj5-dnn-XinyiYuan/hardware/scripts/mk.tcl
# if {$argc != 3} {
# 	puts "Error: The argument should be hw_act val output_dir"
# 	exit
# } else {
# 	set act [lindex $argv 0]
# 	set val [lindex $argv 1]
# 	set out_dir [lindex $argv 2]
# }
# set project_name prj_5
# if {$act == "bhv_sim" || $act == "pst_sim" } {
# 	set bd_design bram_bd
# } else {
# 	set bd_design mpsoc
# }
# set device xczu2eg-sfva625-1-e
# set board interwiser:none:part0:2.0
# set mips_dir sources/ip_catalog/mips_core
# set dnn_acc_dir sources/ip_catalog/dnn_acc
# set mips_top_dir sources/hdl
# set dnn_acc_vh_dir sources/include
# set tb_dir sources/testbench
# set prj_file ${project_name}/${project_name}.xpr
# set script_dir [file dirname [info script]]
# set rtl_chk_dir ${script_dir}/../vivado_out/rtl_chk
# set synth_rpt_dir ${script_dir}/../vivado_out/synth_rpt
# set impl_rpt_dir ${script_dir}/../vivado_out/impl_rpt
# set dcp_dir ${script_dir}/../vivado_out/dcp
# set sim_out_dir ${script_dir}/../vivado_out/sim
# set bench_dir ${script_dir}/../../benchmark
# if {$act == "rtl_chk" || $act == "sch_gen" || $act == "bhv_sim" || $act == "pst_sim" || $act == "bit_gen"} {
# 
# 	# setting up the project
# 	create_project ${project_name} -force -dir "./${project_name}" -part ${device}
# 	set_property board_part ${board} [current_project]
# 	
# 	# MIPS source files
# 	add_files -norecurse -fileset sources_1 ${script_dir}/../${mips_dir}/
# 
# 	# MIPS top module and ideal memory
# 	add_files -norecurse -fileset sources_1 ${script_dir}/../${mips_top_dir}/mips_cpu_top.v
# 
# 	# complete project setup
# 	if {$act == "rtl_chk" || $act == "sch_gen" } {
# 		if {$act == "sch_gen"} {
# 			set module_src [get_files *${val}.v]
# 			if {${module_src} == ""} {
# 				puts "Error: No such specified module for RTL schematics generation"
# 				exit
# 			}
# 			set top_module ${val}
# 
# 		} else {
# 			set top_module mips_cpu_top
# 		}
# 
# 	} else {
# 		if {$act == "bhv_sim" || $act == "pst_sim" } {
# 			add_files -fileset constrs_1 -norecurse ${script_dir}/../constraints/mips_cpu_simu.xdc
# 
# 			#parse names of benchmark and suite it belongs to 
# 			set bench_suite [lindex $val 0]
# 			set bench_name [lindex $val 1]
# 			set sim_time [lindex $val 2]
# 
# 			if {$act == "bhv_sim"} {
# 				set_property verilog_define { {MIPS_CPU_FULL_SIMU} {UART_SIM} } [get_filesets sources_1]
# 				set_property verilog_define { {MIPS_CPU_FULL_SIMU} {UART_SIM} } [get_filesets sim_1]
# 			} else {
# 				set_property verilog_define { {MIPS_CPU_FULL_SIMU} } [get_filesets sources_1]
# 				set_property verilog_define { {MIPS_CPU_FULL_SIMU} } [get_filesets sim_1]
# 			}
# 
# 			# add instruction stream for simulation
# 			exec cp ${bench_dir}/${bench_suite}/sim/${bench_name}.coe ${sim_out_dir}/inst.coe
# 			puts $bench_name
# 
# 			# Generate IPs of AXI bram controller and block ram for simulation 
# 			source ${script_dir}/mips_bram.tcl
# 
# 			set_property synth_checkpoint_mode None [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd]
# 			generate_target all [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd]
# 		
# 			make_wrapper -files [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd] -top
# 			import_files -force -norecurse -fileset sources_1 ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/hdl/${bd_design}_wrapper.v
# 
# 			validate_bd_design
# 			save_bd_design
# 			close_bd_design ${bd_design}
# 
# 			# set verilog simulator 
# 			set_property target_simulator "XSim" [current_project]
# 
# 			# add testbed file and set top module to sim_1
# 			add_files -norecurse -fileset sim_1 ${script_dir}/../${tb_dir}/mips_cpu_test.v
# 			add_files -norecurse -fileset sim_1 ${script_dir}/../${tb_dir}/uart_recv_sim.v
# 			set_property "top" mips_cpu_test [get_filesets sim_1]
# 			update_compile_order -fileset [get_filesets sim_1]
# 
# 		} else {
# 			
# 			# create Board Design (BD) with ZynqMP
# 			add_files -norecurse -fileset sources_1 ${script_dir}/../${mips_top_dir}/axi_lite_if.v
# 
# 			set hw_acc [lindex $val 0]
# 			set ila_cfg_num [lindex $val 1] 
# 
# 			# Add dnn_acc dcp file
# 			if {$hw_acc == "acc"} {
# 				add_files -norecurse -fileset sources_1 ${script_dir}/../${dnn_acc_dir}/dnn_acc_top.dcp
# 				set_property verilog_define { {USE_DDR} {USE_DNN_ACC} } [get_filesets sources_1]
# 			} else {
# 				set_property verilog_define { {USE_DDR} } [get_filesets sources_1]
# 			}
# 		
# 			# Generate block design of mpsoc for implementation 
# 			source ${script_dir}/mpsoc.tcl
# 		
# 			set_property synth_checkpoint_mode None [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd]
# 			generate_target all [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd]
# 		
# 			make_wrapper -files [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd] -top
# 			import_files -force -norecurse -fileset sources_1 ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/hdl/${bd_design}_wrapper.v
# 
# 			validate_bd_design
# 			save_bd_design
# 			close_bd_design mpsoc
# 
# 			# setup ILA hardware debugger if HW_ACT is specified 
# 			if {${ila_cfg_num} != "0"} {
# 				set i 0
# 				while {$i < ${ila_cfg_num}} {
# 					set idx [expr $i + 2]
# 					set ila_conf [lindex $val $idx]
# 					source ${script_dir}/ila.tcl
# 					
# 					set_property synth_checkpoint_mode None [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${ila_conf}/${ila_conf}.bd]
# 					generate_target all [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${ila_conf}/${ila_conf}.bd]
# 				
# 					make_wrapper -files [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${ila_conf}/${ila_conf}.bd] -top
# 					import_files -force -norecurse -fileset sources_1 ./${project_name}/${project_name}.srcs/sources_1/bd/${ila_conf}/hdl/${ila_conf}_wrapper.v
# 				
# 					validate_bd_design
# 					save_bd_design
# 					close_bd_design ${ila_conf}
# 
# 					incr i 1
# 				}
# 			}
# 		}
# 		
# 		# setting top module of sources_1
# 		add_files -norecurse -fileset sources_1 ${script_dir}/../${mips_top_dir}/mips_cpu_fpga.v
# 		set top_module mips_cpu_fpga
# 	}
# 
# 	set_property "top" ${top_module} [get_filesets sources_1]
# 	update_compile_order -fileset [get_filesets sources_1]
# 	
# 	if {$act == "pst_sim" || $act == "bit_gen"} {
# 		# setting Synthesis options
# 		set_property strategy {Vivado Synthesis defaults} [get_runs synth_1]
# 		# keep module port names in the netlist
# 		set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY {none} [get_runs synth_1]
# 
# 		# setting Implementation options
# 		set_property steps.phys_opt_design.is_enabled true [get_runs impl_1]
# 		# the following implementation options will increase runtime, but get the best timing results
# 		set_property strategy Performance_Explore [get_runs impl_1]
# 
# 		# Generate HDF
# 		if {$act == "bit_gen"} {
# 			write_hwdef -force -file ${out_dir}/system.hdf
# 		}
# 	}
# 
# 	set_property source_mgmt_mode None [current_project]
# 	# Vivado operations
# 	if {$act == "rtl_chk" || $act == "sch_gen"} {
# 
# 		# calling elabrated design
# 		synth_design -rtl -rtl_skip_constraints -rtl_skip_ip -top ${top_module}
# 
# 		if {$act == "sch_gen"} {
# 			write_schematic -format pdf -force ${rtl_chk_dir}/${top_module}_sch.pdf
# 		}
# 
# 	} elseif {$act == "pst_sim" || $act == "bit_gen"} {
# 		if {$act == "pst_sim"} {
# 			set rpt_prefix pst_sim
# 		} else {
# 			set rpt_prefix synth
# 		}
# 
# 		# synthesizing design
# 		synth_design -top mips_cpu_fpga -part ${device} -flatten_hierarchy none
# 
# 		# setup output logs and reports
# 		write_checkpoint -force ${dcp_dir}/${rpt_prefix}.dcp
# 
# 		report_utilization -hierarchical -file ${synth_rpt_dir}/${rpt_prefix}_util_hier.rpt
# 		report_utilization -file ${synth_rpt_dir}/${rpt_prefix}_util.rpt
# 		report_timing_summary -file ${synth_rpt_dir}/${rpt_prefix}_timing.rpt -delay_type max -max_paths 1000
# 
# 		# Processing opt_design, placement, routing and bitstream generation
# 		if {$act == "bit_gen"} {
# 
# 			# Design optimization
# 			opt_design
# 			
# 			# Save debug nets file
# 			write_debug_probes -force ${out_dir}/debug_nets.ltx
# 
# 			# Placement
# 			place_design
# 
# 			report_clock_utilization -file ${impl_rpt_dir}/clock_util.rpt
# 
# 			# Physical design optimization
# 			phys_opt_design
# 		
# 			write_checkpoint -force ${dcp_dir}/place.dcp
# 
# 			report_utilization -file ${impl_rpt_dir}/post_place_util.rpt
# 			report_timing_summary -file ${impl_rpt_dir}/post_place_timing.rpt -delay_type max -max_paths 1000
# 
# 			# routing
# 			route_design
# 
# 			write_checkpoint -force ${dcp_dir}/route.dcp
# 	
# 			report_utilization -file ${impl_rpt_dir}/post_route_util.rpt
# 			report_timing_summary -file ${impl_rpt_dir}/post_route_timing.rpt -delay_type max -max_paths 1000
# 
# 			report_route_status -file ${impl_rpt_dir}/post_route_status.rpt
# 
# 			# bitstream generation
# 			write_bitstream -force ${out_dir}/system.bit
# 		}
# 	}
# 
# 	# launching simulation
# 	if {$act == "bhv_sim" || $act == "pst_sim"} { 
# 
# 		# launch simulation
# 		set_property runtime ${sim_time}us [get_filesets sim_1]
# 		set_property xsim.simulate.custom_tcl ${script_dir}/sim/xsim_run.tcl [get_filesets sim_1]
# 
# 		if {$act == "bhv_sim"} {
# 			launch_simulation -mode behavioral -simset [get_filesets sim_1] 
# 		} else {
# 			launch_simulation -mode post-synthesis -type timing -simset [get_filesets sim_1]
# 		}
# 	}
# 	close_project
# 
# 	if {$act == "sch_gen"} {
# 		exit
# 	}
# 
# } elseif {$act == "wav_chk"} {
# 
# 	if {$val != "pst" && $val != "bhv"} {
# 		puts "Error: Please specify the name of waveform to be opened"
# 		exit
# 	}
# 
# 	current_fileset
# 
# 	if {$val == "bhv"} {
# 		set file_name behav
# 	} else {
# 		set file_name time_synth
# 	}
# 
# 	open_wave_database ${sim_out_dir}/${file_name}.wdb
# 	open_wave_config ${sim_out_dir}/${file_name}.wcfg
# 
# } else {
# 	puts "Error: No specified actions for Vivado hardware project"
# 	exit
# }
Command: synth_design -rtl -rtl_skip_constraints -rtl_skip_ip -top mips_cpu_top
Starting synth_design
Using part: xczu2eg-sfva625-1-e
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1390.000 ; gain = 0.000 ; free physical = 649 ; free virtual = 5148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_cpu_top' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'mips_cpu' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/reg_file.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (2#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/reg_file.v:6]
WARNING: [Synth 8-3848] Net mips_perf_cnt_2 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:41]
WARNING: [Synth 8-3848] Net mips_perf_cnt_3 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:42]
WARNING: [Synth 8-3848] Net mips_perf_cnt_4 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:43]
WARNING: [Synth 8-3848] Net mips_perf_cnt_5 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:44]
WARNING: [Synth 8-3848] Net mips_perf_cnt_6 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:45]
WARNING: [Synth 8-3848] Net mips_perf_cnt_7 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:46]
WARNING: [Synth 8-3848] Net mips_perf_cnt_8 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:47]
WARNING: [Synth 8-3848] Net mips_perf_cnt_9 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:48]
WARNING: [Synth 8-3848] Net mips_perf_cnt_10 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:49]
WARNING: [Synth 8-3848] Net mips_perf_cnt_11 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:50]
WARNING: [Synth 8-3848] Net mips_perf_cnt_12 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:51]
WARNING: [Synth 8-3848] Net mips_perf_cnt_13 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:52]
WARNING: [Synth 8-3848] Net mips_perf_cnt_14 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:53]
WARNING: [Synth 8-3848] Net mips_perf_cnt_15 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:54]
INFO: [Synth 8-6155] done synthesizing module 'mips_cpu' (3#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mips_cpu_top' (4#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_top.v:13]
WARNING: [Synth 8-3917] design mips_cpu_top has port mips_cpu_axi_if_bready driven by constant 1
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[31]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[30]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[29]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[28]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[27]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[26]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[25]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[24]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[23]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[22]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[21]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[20]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[19]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[18]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[17]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[16]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[15]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[14]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[13]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[12]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[11]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[10]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[9]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[8]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[7]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[6]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[5]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[4]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[3]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[2]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[1]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_2[0]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[31]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[30]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[29]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[28]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[27]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[26]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[25]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[24]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[23]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[22]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[21]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[20]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[19]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[18]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[17]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[16]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[15]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[14]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[13]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[12]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[11]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[10]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[9]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[8]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[7]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[6]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[5]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[4]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[3]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[2]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[1]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_3[0]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[31]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[30]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[29]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[28]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[27]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[26]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[25]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[24]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[23]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[22]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[21]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[20]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[19]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[18]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[17]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[16]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[15]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[14]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[13]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[12]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[11]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[10]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[9]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[8]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[7]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[6]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[5]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[4]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[3]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[2]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[1]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_4[0]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_5[31]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_5[30]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_5[29]
WARNING: [Synth 8-3331] design mips_cpu has unconnected port mips_perf_cnt_5[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1397.996 ; gain = 7.996 ; free physical = 653 ; free virtual = 5155
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1397.996 ; gain = 7.996 ; free physical = 653 ; free virtual = 5155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1397.996 ; gain = 7.996 ; free physical = 653 ; free virtual = 5155
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu2eg-sfva625-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.816 ; gain = 0.000 ; free physical = 415 ; free virtual = 4607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2244.816 ; gain = 854.816 ; free physical = 418 ; free virtual = 4610
12 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2244.816 ; gain = 854.816 ; free physical = 418 ; free virtual = 4610
INFO: [Common 17-206] Exiting Vivado at Sat Jun 27 22:23:52 2020...
