
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197400                       # Simulator instruction rate (inst/s)
host_op_rate                                   253180                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36679                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376684                       # Number of bytes of host memory used
host_seconds                                 33980.58                       # Real time elapsed on the host
sim_insts                                  6707778120                       # Number of instructions simulated
sim_ops                                    8603207975                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        41728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        76800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        76416                       # Number of bytes read from this memory
system.physmem.bytes_read::total               312960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22016                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       147840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            147840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          326                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          600                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          597                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2445                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1155                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1155                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33479164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     61618094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     61310003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               251093732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17663854                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         118614830                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              118614830                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         118614830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33479164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     61618094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     61310003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              369708562                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398273     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257320                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262476                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14501                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29063                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106740     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766146                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211164     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001022                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          234363                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       192348                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        24868                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        97056                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           90247                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23524                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1099                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2249362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1336708                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             234363                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       113771                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               292991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          70558                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        112874                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           140125                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        24552                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2700484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953139                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2407493     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           31022      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           37239      1.38%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           19878      0.74%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           22547      0.83%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           13095      0.48%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8796      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           22632      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          137782      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2700484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078410                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447218                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2230111                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       132776                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           290430                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2282                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44876                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        37696                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1629082                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44876                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2234066                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          32651                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        89764                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           288777                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        10342                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1626704                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2392                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4940                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2264121                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      7571269                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      7571269                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1908758                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          355316                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29910                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       155186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        83786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2057                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1622363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1525498                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1832                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       215045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       501160                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2700484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.564898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.256578                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2057152     76.18%     76.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       259554      9.61%     85.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       138850      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        96059      3.56%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        83751      3.10%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        42627      1.58%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        10590      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6820      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         5081      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2700484                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            414     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1408     42.31%     54.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1506     45.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1278347     83.80%     83.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        23862      1.56%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       140089      9.18%     94.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        83014      5.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1525498                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.510381                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3328                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002182                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5756640                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1837863                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1499472                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1528826                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         3914                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        28748                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1842                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           94                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44876                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          27036                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1522                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1622785                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       155186                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        83786                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        13822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        14277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        28099                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1502172                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       131996                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        23326                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              214973                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          209659                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             82977                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.502577                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1499557                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1499472                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           893150                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2335696                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.501674                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382391                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1120926                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1375077                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       247733                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        24853                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2655608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.517801                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.335159                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2093640     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       260686      9.82%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       109442      4.12%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        65387      2.46%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        45259      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        29343      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        15554      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        12105      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24192      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2655608                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1120926                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1375077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                208374                       # Number of memory references committed
system.switch_cpus1.commit.loads               126433                       # Number of loads committed
system.switch_cpus1.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            196649                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1239823                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        27975                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24192                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4254226                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3290536                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 288455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1120926                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1375077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1120926                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.666491                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.666491                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.375025                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.375025                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6776882                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        2084595                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1520735                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          234137                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       192191                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        24848                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        96946                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           90144                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           23493                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1096                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2247017                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1335523                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             234137                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       113637                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               292727                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          70511                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        115189                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           139983                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2700163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.604707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2407436     89.16%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           31000      1.15%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           37203      1.38%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           19852      0.74%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           22532      0.83%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           13076      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            8788      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           22598      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          137678      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2700163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078334                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.446822                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2227795                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       135062                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           290165                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2283                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         44849                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        37644                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1627638                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         44849                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2231749                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          33383                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        91343                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           288514                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        10317                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1625250                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2387                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4920                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      2262284                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      7564556                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      7564556                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1907133                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          355151                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            29869                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       155019                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        83679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2044                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        17080                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1620910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1524098                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1832                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       214945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       500974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2700163                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.564447                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.256239                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2057470     76.20%     76.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       259272      9.60%     85.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       138716      5.14%     90.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        95946      3.55%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        83692      3.10%     97.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        42592      1.58%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        10577      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6818      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         5080      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2700163                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            415     12.49%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1403     42.23%     54.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1504     45.27%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1277244     83.80%     83.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        23836      1.56%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       139924      9.18%     94.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        82908      5.44%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1524098                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.509913                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3322                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5753513                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1836310                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1498089                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1527420                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3907                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        28739                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1842                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         44849                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27814                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1516                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1621332                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       155019                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        83679                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        13806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14270                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        28076                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1500781                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       131831                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        23317                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              214702                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          209446                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             82871                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.502112                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1498174                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1498089                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           892379                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2333868                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.501211                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382361                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1119884                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1373784                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       247609                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        24833                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2655314                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.517372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.334699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2093891     78.86%     78.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       260423      9.81%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       109337      4.12%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        65323      2.46%     95.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        45215      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        29318      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        15545      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        12098      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        24164      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2655314                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1119884                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1373784                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                208117                       # Number of memory references committed
system.switch_cpus2.commit.loads               126280                       # Number of loads committed
system.switch_cpus2.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            196461                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1238632                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        27939                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        24164                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4252543                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3287639                       # The number of ROB writes
system.switch_cpus2.timesIdled                  36492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 288776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1119884                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1373784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1119884                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.668972                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.668972                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.374676                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.374676                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6770557                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2082876                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1519305                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          222605                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       200363                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        13711                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        99769                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77964                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           12215                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          621                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2350692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1397736                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             222605                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        90179                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               275887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          43287                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        143805                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           136772                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        13573                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2799632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.586650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.908898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2523745     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9651      0.34%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           20232      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            8380      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           44988      1.61%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           40489      1.45%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7988      0.29%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16447      0.59%     95.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          127712      4.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2799632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074476                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.467636                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2336312                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       158671                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           274666                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          951                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         29023                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        19771                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1638801                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1365                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         29023                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2339381                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         128672                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        21701                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           272665                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8181                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1636336                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          3202                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         3179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           67                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      1930214                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7702513                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7702513                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1672048                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          258163                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          200                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          107                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            22807                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       382874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       192303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1912                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         9558                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1630476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1555731                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1296                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       148221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       361175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2799632                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.555691                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.349715                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2243480     80.13%     80.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       168512      6.02%     86.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       136742      4.88%     91.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        59677      2.13%     93.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        74322      2.65%     95.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        71186      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        40470      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         3278      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1965      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2799632                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3905     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         30028     86.26%     97.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          877      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       979911     62.99%     62.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        13548      0.87%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       370733     23.83%     87.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       191447     12.31%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1555731                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.520496                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              34810                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022375                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5947200                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1778964                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1540423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1590541                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2773                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        19129                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2066                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         29023                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         123696                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         2188                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1630685                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       382874                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       192303                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         7268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         8361                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        15629                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1543361                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       369289                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        12370                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              560699                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          202107                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            191410                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.516357                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1540541                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1540423                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           833543                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1647869                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.515375                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.505831                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1240793                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1458341                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       172498                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        13767                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2770609                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.526361                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.346583                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2239868     80.84%     80.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       194860      7.03%     87.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91238      3.29%     91.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        89400      3.23%     94.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        24411      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       103312      3.73%     99.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         7917      0.29%     99.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         5725      0.21%     99.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        13878      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2770609                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1240793                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1458341                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                553980                       # Number of memory references committed
system.switch_cpus3.commit.loads               363745                       # Number of loads committed
system.switch_cpus3.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            192686                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1296796                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        14169                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        13878                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4387557                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3290719                       # The number of ROB writes
system.switch_cpus3.timesIdled                  52740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 189307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1240793                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1458341                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1240793                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.408894                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.408894                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.415128                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.415128                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         7621426                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1794205                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1941505                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          233554                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       191693                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        24800                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        96672                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           89934                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           23440                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1096                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2241574                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1332123                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             233554                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       113374                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               291993                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          70349                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        116593                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           139648                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        24472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2695289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.604265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.951829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2403296     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           30922      1.15%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           37114      1.38%     91.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           19809      0.73%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           22474      0.83%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           13047      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            8755      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           22546      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          137326      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2695289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078139                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.445684                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2222424                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       136392                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           289442                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2274                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         44748                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        37559                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1623506                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         44748                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2226369                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          30966                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        95125                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           287802                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        10271                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1621129                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2377                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4902                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      2256558                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7545490                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7545490                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1902275                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          354281                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            29733                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       154645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        83486                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         2039                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17017                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1616860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1520288                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1829                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       214431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       499730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2695289                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.564054                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.255818                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2054115     76.21%     76.21% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       258733      9.60%     85.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       138362      5.13%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        95723      3.55%     94.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        83464      3.10%     97.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        42475      1.58%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        10554      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6797      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         5066      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2695289                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            414     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1402     42.28%     54.76% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1500     45.24%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1274031     83.80%     83.80% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        23764      1.56%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       139590      9.18%     94.56% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        82717      5.44%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1520288                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.508638                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3316                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002181                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5741010                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1831746                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1494338                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1523604                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3896                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        28662                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1838                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked           31                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         44748                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          25428                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1509                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1617282                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          116                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       154645                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        83486                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13781                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        28022                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1497018                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       131513                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        23270                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              214193                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          208930                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             82680                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.500853                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1494423                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1494338                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           890169                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2327996                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.499956                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.382376                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1117074                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1370322                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       247019                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        24785                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2650541                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.516997                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.334226                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2090467     78.87%     78.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       259844      9.80%     88.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       109062      4.11%     92.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        65154      2.46%     95.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45113      1.70%     96.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        29233      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        15502      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        12065      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        24101      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2650541                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1117074                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1370322                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                207630                       # Number of memory references committed
system.switch_cpus4.commit.loads               125982                       # Number of loads committed
system.switch_cpus4.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            195971                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1235517                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        27870                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        24101                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4243781                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3279436                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 293650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1117074                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1370322                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1117074                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.675686                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.675686                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.373736                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.373736                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6753690                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2077632                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1515489                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          205291                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       167410                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21506                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        83461                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           78164                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20342                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          952                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1985349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1212735                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             205291                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        98506                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               248790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          67809                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        139882                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           123783                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2419521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2170731     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           13171      0.54%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20979      0.87%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31174      1.29%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13258      0.55%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15569      0.64%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15920      0.66%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11271      0.47%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          127448      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2419521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.068684                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.405741                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1958657                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       167361                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246778                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1594                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         45128                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        33213                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1468763                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         45128                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1963928                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          73942                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        75221                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           243267                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        18032                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1465177                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          669                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3514                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         8242                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2733                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2003877                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6829266                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6829266                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1649850                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          354009                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          369                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            46644                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       148568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        82088                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4300                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        17165                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1460369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1360949                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2220                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       226216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       527607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2419521                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.562487                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.246307                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1837336     75.94%     75.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       237068      9.80%     85.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       131007      5.41%     91.15% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        85860      3.55%     94.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        77600      3.21%     97.91% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        23650      0.98%     98.88% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17235      0.71%     99.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5893      0.24%     99.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3872      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2419521                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            358     10.79%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1463     44.08%     54.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1498     45.13%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1120243     82.31%     82.31% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        24999      1.84%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          151      0.01%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       135124      9.93%     94.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        80432      5.91%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1360949                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.455328                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3319                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002439                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5146957                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1687033                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1335976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1364268                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6535                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31505                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5488                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1059                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         45128                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          59741                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2076                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1460745                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       148568                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        82088                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24952                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1341268                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       128055                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19680                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              208353                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          182340                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             80298                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.448744                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1336112                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1335976                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           790130                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2004703                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.446973                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394138                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       989088                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1206093                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       255508                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21878                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2374393                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.507958                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.355747                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1884907     79.38%     79.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       233549      9.84%     89.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        96883      4.08%     93.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        49389      2.08%     95.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        36811      1.55%     96.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20967      0.88%     97.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12929      0.54%     98.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10706      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28252      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2374393                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       989088                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1206093                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                193660                       # Number of memory references committed
system.switch_cpus5.commit.loads               117060                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            167739                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1090154                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23518                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28252                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3807729                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2968353                       # The number of ROB writes
system.switch_cpus5.timesIdled                  35599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 569418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             989088                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1206093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       989088                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.021914                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.021914                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.330916                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.330916                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6087046                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1824639                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1392977                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          267685                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       222973                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        26064                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       104864                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           95591                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           28409                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1209                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2324001                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1470567                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             267685                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       124000                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               305501                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          73394                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        107938                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           145852                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        24799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2784529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.649606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.025582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2479028     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           18484      0.66%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           23404      0.84%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           37327      1.34%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           15309      0.55%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           20001      0.72%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           23285      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           10906      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          156785      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2784529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089559                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492003                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2310086                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       123485                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           303900                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          177                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         46875                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        40478                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1796463                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         46875                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2313015                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles           7699                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       108817                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           301114                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7004                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1784086                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4798                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2492947                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      8293112                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      8293112                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      2052019                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          440928                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            25816                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       168741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        86336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          985                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        19551                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1739662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1656907                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2155                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       232258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       492102                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2784529                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.595040                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.317626                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2083280     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       319036     11.46%     86.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       130811      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        74103      2.66%     93.63% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        98520      3.54%     97.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        31332      1.13%     98.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        30228      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        15920      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2784529                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          11543     78.89%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.89% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1602     10.95%     89.84% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1486     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1396068     84.26%     84.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        22449      1.35%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       152327      9.19%     94.82% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        85860      5.18%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1656907                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.554346                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              14631                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008830                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      6115129                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1972370                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1611943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1671538                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         1303                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        35483                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         46875                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           5887                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          719                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1740093                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       168741                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        86336                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        14820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        29790                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1627120                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       149503                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        29787                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              235326                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          229444                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             85823                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.544380                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1611982                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1611943                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           965988                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2596867                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.539303                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371982                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1193519                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1470390                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       269724                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        26077                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2737654                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.537099                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.356212                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2114803     77.25%     77.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       316010     11.54%     88.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       114590      4.19%     92.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        56871      2.08%     95.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        52189      1.91%     96.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        21933      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        21771      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10356      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        29131      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2737654                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1193519                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1470390                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                217866                       # Number of memory references committed
system.switch_cpus6.commit.loads               133258                       # Number of loads committed
system.switch_cpus6.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            213066                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1323824                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        30321                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        29131                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4448624                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3527109                       # The number of ROB writes
system.switch_cpus6.timesIdled                  37184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 204410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1193519                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1470390                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1193519                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.504308                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.504308                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.399312                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.399312                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7318509                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2255123                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1659550                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           412                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          204776                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       166845                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        83545                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           78216                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           20356                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          945                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1988845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1211119                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             204776                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        98572                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               248376                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          68078                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        136176                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           124148                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21720                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2418935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.608494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.966313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2170559     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           13028      0.54%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20823      0.86%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           31040      1.28%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13342      0.55%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           15637      0.65%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           16015      0.66%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           11457      0.47%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          127034      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2418935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.068511                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.405200                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1963146                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       162654                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           246420                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1549                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         45163                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        33278                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1467246                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1366                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         45163                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1968208                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          71350                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        74519                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           243046                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        16646                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1463773                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          554                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          3063                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         8151                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1992                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      2001522                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6823692                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6823692                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1648372                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          353150                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          364                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          214                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            45450                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       148479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        81936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         4271                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17010                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1459170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1360240                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         2238                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       224915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       526054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2418935                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.562330                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.246774                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1837404     75.96%     75.96% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       237046      9.80%     85.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       130221      5.38%     91.14% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        85656      3.54%     94.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        77869      3.22%     97.90% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        23784      0.98%     98.89% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17162      0.71%     99.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5928      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3865      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2418935                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            357     10.61%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1456     43.27%     53.88% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1552     46.12%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1120159     82.35%     82.35% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        25009      1.84%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       134705      9.90%     94.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        80217      5.90%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1360240                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.455091                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3365                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002474                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5145018                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1684525                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1335441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1363605                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         6272                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        31535                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         5432                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1058                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         45163                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          56487                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2127                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1459542                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           41                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       148479                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        81936                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          214                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11715                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13353                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25068                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1340600                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       127586                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19640                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              207669                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          182259                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             80083                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.448520                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1335601                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1335441                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           789457                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2003617                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.446794                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.394016                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       988176                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1204927                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       255493                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22107                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2373772                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.507600                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355103                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1884809     79.40%     79.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       233267      9.83%     89.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        96599      4.07%     93.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        49457      2.08%     95.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        36867      1.55%     96.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        21006      0.88%     97.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12922      0.54%     98.36% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10699      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        28146      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2373772                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       988176                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1204927                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                193448                       # Number of memory references committed
system.switch_cpus7.commit.loads               116944                       # Number of loads committed
system.switch_cpus7.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            167554                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1089085                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23479                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        28146                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3806033                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2966019                       # The number of ROB writes
system.switch_cpus7.timesIdled                  35761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 570004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             988176                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1204927                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       988176                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      3.024703                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                3.024703                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.330611                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.330611                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6083729                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1824016                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1390836                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           306                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152432                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925268                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950537                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13309454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89774667                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103084121                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13309454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89774667                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103084121                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13309454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89774667                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103084121                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453407.409091                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466443.986425                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453407.409091                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466443.986425                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 578671.913043                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453407.409091                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466443.986425                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75551433                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87208517                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75551433                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87208517                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11657084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75551433                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87208517                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381572.893939                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394608.674208                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381572.893939                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394608.674208                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506829.739130                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381572.893939                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394608.674208                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           174                       # number of replacements
system.l21.tagsinuse                      4095.339330                       # Cycle average of tags in use
system.l21.total_refs                          291216                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l21.avg_refs                         68.200468                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          203.820391                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.818769                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    88.828168                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3788.872003                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.049761                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003374                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.021687                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.925018                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999839                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          451                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    451                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             245                       # number of Writeback hits
system.l21.Writeback_hits::total                  245                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          451                       # number of demand (read+write) hits
system.l21.demand_hits::total                     451                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          451                       # number of overall hits
system.l21.overall_hits::total                    451                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          159                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          160                       # number of demand (read+write) misses
system.l21.demand_misses::total                   174                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          160                       # number of overall misses
system.l21.overall_misses::total                  174                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8192586                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     74396324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       82588910                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       392944                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       392944                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8192586                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     74789268                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        82981854                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8192586                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     74789268                       # number of overall miss cycles
system.l21.overall_miss_latency::total       82981854                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          610                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                624                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          245                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              245                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          611                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 625                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          611                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                625                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260656                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.277244                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.261866                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.278400                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.261866                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.278400                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 467901.408805                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 477392.543353                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       392944                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       392944                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 467432.925000                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 476907.206897                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 585184.714286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 467432.925000                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 476907.206897                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 115                       # number of writebacks
system.l21.writebacks::total                      115                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          159                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          160                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          160                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     62913837                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     70094525                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       320394                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       320394                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     63234231                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     70414919                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7180688                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     63234231                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     70414919                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260656                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.277244                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.261866                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.278400                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.261866                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.278400                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 395684.509434                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 405170.664740                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       320394                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       320394                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 395213.943750                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 404683.442529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 512906.285714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 395213.943750                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 404683.442529                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           174                       # number of replacements
system.l22.tagsinuse                      4095.341536                       # Cycle average of tags in use
system.l22.total_refs                          291214                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l22.avg_refs                         68.200000                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          203.821341                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.820363                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    88.835195                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3788.864637                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.049761                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003374                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.021688                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.925016                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999839                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          449                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    449                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             245                       # number of Writeback hits
system.l22.Writeback_hits::total                  245                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          449                       # number of demand (read+write) hits
system.l22.demand_hits::total                     449                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          449                       # number of overall hits
system.l22.overall_hits::total                    449                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          159                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          160                       # number of demand (read+write) misses
system.l22.demand_misses::total                   174                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          160                       # number of overall misses
system.l22.overall_misses::total                  174                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6764455                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     74779221                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       81543676                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       392917                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       392917                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6764455                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     75172138                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        81936593                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6764455                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     75172138                       # number of overall miss cycles
system.l22.overall_miss_latency::total       81936593                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          608                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                622                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          245                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              245                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          609                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 623                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          609                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                623                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.261513                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.278135                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.262726                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.279294                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.262726                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.279294                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 483175.357143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 470309.566038                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 471350.728324                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       392917                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       392917                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 483175.357143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 469825.862500                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 470899.959770                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 483175.357143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 469825.862500                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 470899.959770                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 115                       # number of writebacks
system.l22.writebacks::total                      115                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          159                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          160                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          160                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5759255                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     63363021                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     69122276                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       321117                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       321117                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5759255                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     63684138                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     69443393                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5759255                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     63684138                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     69443393                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261513                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.278135                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.262726                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.279294                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.262726                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.279294                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 411375.357143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 398509.566038                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 399550.728324                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       321117                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       321117                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 411375.357143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 398025.862500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 399099.959770                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 411375.357143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 398025.862500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 399099.959770                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           353                       # number of replacements
system.l23.tagsinuse                      4095.640079                       # Cycle average of tags in use
system.l23.total_refs                          260508                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4449                       # Sample count of references to valid blocks.
system.l23.avg_refs                         58.554282                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           10.640079                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    25.872664                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   168.862388                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3890.264948                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002598                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006317                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.041226                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.949772                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999912                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          600                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    601                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l23.Writeback_hits::total                  244                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          603                       # number of demand (read+write) hits
system.l23.demand_hits::total                     604                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          603                       # number of overall hits
system.l23.overall_hits::total                    604                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          326                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  353                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          326                       # number of demand (read+write) misses
system.l23.demand_misses::total                   353                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          326                       # number of overall misses
system.l23.overall_misses::total                  353                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     20326483                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    166122837                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      186449320                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     20326483                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    166122837                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       186449320                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     20326483                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    166122837                       # number of overall miss cycles
system.l23.overall_miss_latency::total      186449320                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          926                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                954                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          929                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 957                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          929                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                957                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.352052                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.370021                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.350915                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.368861                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.350915                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.368861                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 752832.703704                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 509579.254601                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 528185.042493                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 752832.703704                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 509579.254601                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 528185.042493                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 752832.703704                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 509579.254601                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 528185.042493                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  67                       # number of writebacks
system.l23.writebacks::total                       67                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          326                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             353                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          326                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              353                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          326                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             353                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     18386130                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    142704527                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    161090657                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     18386130                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    142704527                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    161090657                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     18386130                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    142704527                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    161090657                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.352052                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.370021                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.350915                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.368861                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.350915                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.368861                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 680967.777778                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 437743.947853                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 456347.470255                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 680967.777778                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 437743.947853                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 456347.470255                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 680967.777778                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 437743.947853                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 456347.470255                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           174                       # number of replacements
system.l24.tagsinuse                      4095.338745                       # Cycle average of tags in use
system.l24.total_refs                          291212                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l24.avg_refs                         68.199532                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          203.832082                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.819449                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    88.443738                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3789.243477                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.049764                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003374                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.021593                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.925108                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999839                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          448                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l24.Writeback_hits::total                  244                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          448                       # number of demand (read+write) hits
system.l24.demand_hits::total                     448                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          448                       # number of overall hits
system.l24.overall_hits::total                    448                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          159                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          160                       # number of demand (read+write) misses
system.l24.demand_misses::total                   174                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          160                       # number of overall misses
system.l24.overall_misses::total                  174                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      7064200                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     77880887                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       84945087                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data       393127                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total       393127                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      7064200                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     78274014                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        85338214                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      7064200                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     78274014                       # number of overall miss cycles
system.l24.overall_miss_latency::total       85338214                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          607                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                621                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          608                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 622                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          608                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                622                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.261944                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.278583                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.263158                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.279743                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.263158                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.279743                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 504585.714286                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 489816.899371                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 491012.063584                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data       393127                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total       393127                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 504585.714286                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 489212.587500                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 490449.505747                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 504585.714286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 489212.587500                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 490449.505747                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 115                       # number of writebacks
system.l24.writebacks::total                      115                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          159                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          160                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          160                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      6059000                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     66461090                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     72520090                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data       321327                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total       321327                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      6059000                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     66782417                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     72841417                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      6059000                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     66782417                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     72841417                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.261944                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.278583                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.263158                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.279743                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.263158                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.279743                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 432785.714286                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 417994.276730                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 419191.271676                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data       321327                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total       321327                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 432785.714286                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 417390.106250                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 418628.833333                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 432785.714286                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 417390.106250                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 418628.833333                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           628                       # number of replacements
system.l25.tagsinuse                      4089.449421                       # Cycle average of tags in use
system.l25.total_refs                          351863                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4722                       # Sample count of references to valid blocks.
system.l25.avg_refs                         74.515671                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          300.075361                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    25.727415                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   266.168703                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3497.477942                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.073261                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006281                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.064983                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.853876                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998401                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          592                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    593                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             596                       # number of Writeback hits
system.l25.Writeback_hits::total                  596                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            2                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          594                       # number of demand (read+write) hits
system.l25.demand_hits::total                     595                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          594                       # number of overall hits
system.l25.overall_hits::total                    595                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          525                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  552                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           75                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 75                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          600                       # number of demand (read+write) misses
system.l25.demand_misses::total                   627                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          600                       # number of overall misses
system.l25.overall_misses::total                  627                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34077938                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    294482336                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      328560274                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     33646574                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     33646574                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34077938                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    328128910                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       362206848                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34077938                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    328128910                       # number of overall miss cycles
system.l25.overall_miss_latency::total      362206848                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         1117                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               1145                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          596                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              596                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           77                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         1194                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                1222                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         1194                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               1222                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.470009                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.482096                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.974026                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.974026                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.502513                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.513093                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.502513                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.513093                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1262145.851852                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 560918.735238                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 595217.887681                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 448620.986667                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 448620.986667                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1262145.851852                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 546881.516667                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 577682.373206                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1262145.851852                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 546881.516667                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 577682.373206                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 325                       # number of writebacks
system.l25.writebacks::total                      325                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          525                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             552                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           75                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            75                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          600                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              627                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          600                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             627                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     32138759                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    256782143                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    288920902                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     28261129                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     28261129                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     32138759                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    285043272                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    317182031                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     32138759                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    285043272                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    317182031                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.470009                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.482096                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.502513                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.513093                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.502513                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.513093                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1190324.407407                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 489108.843810                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 523407.431159                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 376815.053333                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 376815.053333                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1190324.407407                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 475072.120000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 505872.457735                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1190324.407407                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 475072.120000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 505872.457735                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            99                       # number of replacements
system.l26.tagsinuse                      4095.128449                       # Cycle average of tags in use
system.l26.total_refs                          208177                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l26.avg_refs                         49.636862                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          132.128449                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    18.838263                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    40.060670                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3904.101066                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.032258                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004599                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.009780                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.953150                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          383                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    385                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l26.Writeback_hits::total                  116                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          386                       # number of demand (read+write) hits
system.l26.demand_hits::total                     388                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          386                       # number of overall hits
system.l26.overall_hits::total                    388                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           72                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           72                       # number of demand (read+write) misses
system.l26.demand_misses::total                    99                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           72                       # number of overall misses
system.l26.overall_misses::total                   99                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     44112322                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     40821984                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       84934306                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     44112322                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     40821984                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        84934306                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     44112322                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     40821984                       # number of overall miss cycles
system.l26.overall_miss_latency::total       84934306                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           29                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          455                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                484                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           29                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          458                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 487                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           29                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          458                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                487                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.158242                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.204545                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.157205                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.203285                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.931034                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.157205                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.203285                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1633789.703704                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data       566972                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 857922.282828                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1633789.703704                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data       566972                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 857922.282828                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1633789.703704                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data       566972                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 857922.282828                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  63                       # number of writebacks
system.l26.writebacks::total                       63                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           72                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           72                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           72                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     42173722                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     35644247                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     77817969                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     42173722                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     35644247                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     77817969                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     42173722                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     35644247                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     77817969                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.158242                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.157205                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.203285                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.931034                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.157205                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.203285                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1561989.703704                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 495058.986111                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 786040.090909                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1561989.703704                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 495058.986111                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 786040.090909                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1561989.703704                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 495058.986111                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 786040.090909                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           624                       # number of replacements
system.l27.tagsinuse                      4089.603128                       # Cycle average of tags in use
system.l27.total_refs                          351859                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4719                       # Sample count of references to valid blocks.
system.l27.avg_refs                         74.562195                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          303.657660                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    24.833433                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   259.962380                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3501.149654                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.074135                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006063                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.063467                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.854773                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.998438                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          591                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    592                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             597                       # number of Writeback hits
system.l27.Writeback_hits::total                  597                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            2                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          593                       # number of demand (read+write) hits
system.l27.demand_hits::total                     594                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          593                       # number of overall hits
system.l27.overall_hits::total                    594                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           26                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          519                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  545                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           78                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 78                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           26                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          597                       # number of demand (read+write) misses
system.l27.demand_misses::total                   623                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           26                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          597                       # number of overall misses
system.l27.overall_misses::total                  623                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30715693                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    293845783                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      324561476                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data     32941635                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total     32941635                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30715693                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    326787418                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       357503111                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30715693                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    326787418                       # number of overall miss cycles
system.l27.overall_miss_latency::total      357503111                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           27                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         1110                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               1137                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          597                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              597                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           80                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               80                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           27                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         1190                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                1217                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           27                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         1190                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               1217                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.467568                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.479332                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.975000                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.975000                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.501681                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.511915                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.962963                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.501681                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.511915                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1181372.807692                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 566176.845857                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 595525.644037                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 422328.653846                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 422328.653846                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1181372.807692                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 547382.609715                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 573841.269663                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1181372.807692                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 547382.609715                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 573841.269663                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 323                       # number of writebacks
system.l27.writebacks::total                      323                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           26                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          519                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             545                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           78                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            78                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           26                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          597                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              623                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           26                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          597                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             623                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28847270                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    256557458                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    285404728                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data     27334964                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total     27334964                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28847270                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    283892422                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    312739692                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28847270                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    283892422                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    312739692                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.467568                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.479332                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.975000                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.975000                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.501681                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.511915                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.962963                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.501681                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.511915                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1109510.384615                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 494330.362235                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 523678.400000                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 350448.256410                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 350448.256410                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1109510.384615                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 475531.695142                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 501989.874799                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1109510.384615                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 475531.695142                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 501989.874799                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151656                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16797924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16797924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16797924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16797924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479940.685714                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479940.685714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479940.685714                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13583937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13583937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13583937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565997.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565997.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056814                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943186                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531282933                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531282933                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532223048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532223048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532223048                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532223048                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242042.338497                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242042.338497                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241261.581142                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241261.581142                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241261.581142                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241261.581142                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120356507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120356507                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120548807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120548807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120548807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120548807                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188351.341158                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188351.341158                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187770.727414                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187770.727414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187770.727414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187770.727414                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.817957                       # Cycle average of tags in use
system.cpu1.icache.total_refs               845325135                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1704284.546371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.817957                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022144                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       140107                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         140107                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       140107                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          140107                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       140107                       # number of overall hits
system.cpu1.icache.overall_hits::total         140107                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10023337                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10023337                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10023337                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10023337                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10023337                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10023337                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       140125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       140125                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       140125                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       140125                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       140125                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       140125                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000128                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000128                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000128                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000128                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 556852.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 556852.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 556852.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 556852.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8309427                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8309427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8309427                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8309427                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 593530.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 593530.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   611                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               132976420                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   867                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              153375.340254                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   176.751460                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    79.248540                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.690435                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.309565                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96389                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        81408                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         81408                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          196                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       177797                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          177797                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       177797                       # number of overall hits
system.cpu1.dcache.overall_hits::total         177797                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2095                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          133                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2228                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2228                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2228                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2228                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    473231479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    473231479                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     59640244                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     59640244                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    532871723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    532871723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    532871723                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    532871723                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        98484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        98484                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        81541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        81541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       180025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       180025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       180025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       180025                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021272                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021272                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.001631                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001631                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012376                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012376                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012376                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012376                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225886.147494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225886.147494                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 448422.887218                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 448422.887218                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 239170.432226                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 239170.432226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 239170.432226                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 239170.432226                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       498414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       166138                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu1.dcache.writebacks::total              245                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1485                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1485                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1617                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1617                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          610                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          611                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          611                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    105215456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    105215456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       401244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       401244                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    105616700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    105616700                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    105616700                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    105616700                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006194                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006194                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003394                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003394                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003394                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172484.354098                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172484.354098                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       401244                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       401244                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172858.756137                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.819557                       # Cycle average of tags in use
system.cpu2.icache.total_refs               845324993                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1704284.260081                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.819557                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022147                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794583                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       139965                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         139965                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       139965                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          139965                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       139965                       # number of overall hits
system.cpu2.icache.overall_hits::total         139965                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8406102                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8406102                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8406102                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8406102                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8406102                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8406102                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       139983                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       139983                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       139983                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       139983                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       139983                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       139983                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000129                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000129                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 467005.666667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 467005.666667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 467005.666667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 467005.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 467005.666667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 467005.666667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6881296                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6881296                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6881296                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6881296                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6881296                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6881296                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 491521.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 491521.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 491521.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 491521.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 491521.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 491521.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   609                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               132976185                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   865                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              153729.693642                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   176.820117                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    79.179883                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.690704                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.309296                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        96258                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          96258                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        81304                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         81304                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          196                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          186                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       177562                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          177562                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       177562                       # number of overall hits
system.cpu2.dcache.overall_hits::total         177562                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2087                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2087                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          133                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2220                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2220                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2220                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2220                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    472866726                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    472866726                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     59765531                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     59765531                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    532632257                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    532632257                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    532632257                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    532632257                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        98345                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        98345                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        81437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        81437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       179782                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       179782                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       179782                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       179782                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021221                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021221                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.001633                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001633                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012348                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012348                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012348                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012348                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 226577.252516                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 226577.252516                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 449364.894737                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 449364.894737                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 239924.440090                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 239924.440090                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 239924.440090                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 239924.440090                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       497499                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       165833                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu2.dcache.writebacks::total              245                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1479                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1479                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          132                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1611                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1611                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1611                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1611                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          608                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          608                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          609                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          609                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          609                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          609                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    105473047                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    105473047                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       401217                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       401217                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    105874264                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    105874264                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    105874264                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    105874264                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006182                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003387                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003387                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003387                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003387                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 173475.406250                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 173475.406250                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       401217                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       401217                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 173849.366174                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 173849.366174                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 173849.366174                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 173849.366174                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               568.870600                       # Cycle average of tags in use
system.cpu3.icache.total_refs               868084680                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1520288.406305                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    26.825147                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   542.045452                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.042989                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868663                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.911652                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       136722                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         136722                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       136722                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          136722                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       136722                       # number of overall hits
system.cpu3.icache.overall_hits::total         136722                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     33018740                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     33018740                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     33018740                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     33018740                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     33018740                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     33018740                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       136772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       136772                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       136772                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       136772                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       136772                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       136772                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000366                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000366                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000366                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000366                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 660374.800000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 660374.800000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 660374.800000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 660374.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 660374.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 660374.800000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     20623822                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     20623822                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     20623822                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     20623822                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     20623822                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     20623822                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 736565.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 736565.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 736565.071429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 736565.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 736565.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 736565.071429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   929                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               332274480                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  1185                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              280400.405063                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   106.358236                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   149.641764                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.415462                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.584538                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       348407                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         348407                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       190028                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        190028                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           99                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           94                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       538435                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          538435                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       538435                       # number of overall hits
system.cpu3.dcache.overall_hits::total         538435                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         3291                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3291                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           10                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3301                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3301                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3301                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3301                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    794675460                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    794675460                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       699641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       699641                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    795375101                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    795375101                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    795375101                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    795375101                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       351698                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       351698                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       190038                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       190038                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       541736                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       541736                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       541736                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       541736                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009357                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009357                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000053                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006093                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006093                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006093                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006093                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 241469.298086                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 241469.298086                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 69964.100000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 69964.100000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 240949.742805                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 240949.742805                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 240949.742805                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 240949.742805                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu3.dcache.writebacks::total              244                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         2365                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         2365                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         2372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2372                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         2372                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2372                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          926                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          926                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          929                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          929                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          929                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          929                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    209752020                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    209752020                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       197429                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       197429                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    209949449                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    209949449                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    209949449                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    209949449                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002633                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001715                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001715                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001715                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001715                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 226514.060475                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 226514.060475                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65809.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65809.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 225995.101184                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 225995.101184                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 225995.101184                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 225995.101184                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.818642                       # Cycle average of tags in use
system.cpu4.icache.total_refs               845324658                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1704283.584677                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.818642                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022145                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794581                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       139630                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         139630                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       139630                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          139630                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       139630                       # number of overall hits
system.cpu4.icache.overall_hits::total         139630                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8311673                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8311673                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8311673                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8311673                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8311673                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8311673                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       139648                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       139648                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       139648                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       139648                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       139648                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       139648                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000129                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000129                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 461759.611111                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 461759.611111                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 461759.611111                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 461759.611111                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 461759.611111                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 461759.611111                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7181041                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7181041                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7181041                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7181041                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7181041                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7181041                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 512931.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 512931.500000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 512931.500000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 512931.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 512931.500000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 512931.500000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   608                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               132975787                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   864                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              153907.160880                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   176.447929                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    79.552071                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.689250                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.310750                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        96049                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          96049                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        81115                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         81115                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          196                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          186                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       177164                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          177164                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       177164                       # number of overall hits
system.cpu4.dcache.overall_hits::total         177164                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2083                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2083                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          133                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2216                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2216                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2216                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2216                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    490437536                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    490437536                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     56815721                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     56815721                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    547253257                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    547253257                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    547253257                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    547253257                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        98132                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        98132                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        81248                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        81248                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       179380                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       179380                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       179380                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       179380                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021227                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021227                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.001637                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001637                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012354                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012354                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012354                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012354                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235447.688910                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235447.688910                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 427185.872180                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 427185.872180                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 246955.440884                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 246955.440884                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 246955.440884                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 246955.440884                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets       346832                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 115610.666667                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu4.dcache.writebacks::total              244                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1476                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1476                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          132                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1608                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1608                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1608                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1608                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          607                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          608                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          608                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    108525889                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    108525889                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       401427                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       401427                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    108927316                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    108927316                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    108927316                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    108927316                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006186                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006186                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003389                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003389                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003389                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003389                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 178790.591433                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 178790.591433                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data       401427                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total       401427                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 179156.769737                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 179156.769737                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 179156.769737                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 179156.769737                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.698191                       # Cycle average of tags in use
system.cpu5.icache.total_refs               849084191                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1639158.669884                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.698191                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.042786                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828042                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       123743                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         123743                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       123743                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          123743                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       123743                       # number of overall hits
system.cpu5.icache.overall_hits::total         123743                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     43854689                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     43854689                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     43854689                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     43854689                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     43854689                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     43854689                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       123783                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       123783                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       123783                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       123783                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       123783                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       123783                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000323                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000323                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1096367.225000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1096367.225000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1096367.225000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1096367.225000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1096367.225000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1096367.225000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     34369080                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     34369080                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     34369080                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     34369080                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     34369080                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     34369080                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1227467.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1227467.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1194                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               141309247                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1450                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              97454.653103                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   199.161025                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    56.838975                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.777973                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.222027                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        93755                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          93755                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        75568                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         75568                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          200                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          200                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          153                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       169323                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          169323                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       169323                       # number of overall hits
system.cpu5.dcache.overall_hits::total         169323                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2791                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2791                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          623                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3414                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3414                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3414                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3414                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    912913058                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    912913058                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    283508997                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    283508997                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1196422055                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1196422055                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1196422055                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1196422055                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        96546                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        96546                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        76191                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        76191                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       172737                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       172737                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       172737                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       172737                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.028908                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028908                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.008177                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.008177                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.019764                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019764                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.019764                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019764                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 327091.744178                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 327091.744178                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 455070.621188                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 455070.621188                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 350445.827475                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 350445.827475                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 350445.827475                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 350445.827475                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          596                       # number of writebacks
system.cpu5.dcache.writebacks::total              596                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1674                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1674                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          546                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          546                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2220                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2220                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2220                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2220                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1117                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1117                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           77                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1194                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1194                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    338683157                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    338683157                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     34397274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     34397274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    373080431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    373080431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    373080431                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    373080431                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011570                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011570                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006912                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006912                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006912                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006912                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 303207.839749                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 303207.839749                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 446717.844156                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 446717.844156                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               474.848203                       # Cycle average of tags in use
system.cpu6.icache.total_refs               847786384                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1751624.760331                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    19.848203                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.031808                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.760975                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       145809                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         145809                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       145809                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          145809                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       145809                       # number of overall hits
system.cpu6.icache.overall_hits::total         145809                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           43                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           43                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           43                       # number of overall misses
system.cpu6.icache.overall_misses::total           43                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     76106763                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     76106763                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     76106763                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     76106763                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     76106763                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     76106763                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       145852                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       145852                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       145852                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       145852                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       145852                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       145852                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000295                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000295                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000295                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000295                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000295                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000295                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1769924.720930                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1769924.720930                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1769924.720930                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1769924.720930                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1769924.720930                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1769924.720930                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           29                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           29                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     44491767                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     44491767                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     44491767                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     44491767                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     44491767                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     44491767                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1534198.862069                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1534198.862069                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1534198.862069                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1534198.862069                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1534198.862069                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1534198.862069                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   458                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               123775282                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              173354.736695                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   151.924535                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   104.075465                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.593455                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.406545                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       114574                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         114574                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        84182                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         84182                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          210                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          206                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       198756                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          198756                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       198756                       # number of overall hits
system.cpu6.dcache.overall_hits::total         198756                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1170                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1178                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1178                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1178                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1178                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    164928736                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    164928736                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data       751269                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total       751269                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    165680005                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    165680005                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    165680005                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    165680005                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       115744                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       115744                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        84190                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        84190                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       199934                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       199934                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       199934                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       199934                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010109                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010109                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000095                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005892                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005892                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005892                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005892                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 140964.731624                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 140964.731624                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 93908.625000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 93908.625000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 140645.165535                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 140645.165535                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 140645.165535                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 140645.165535                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu6.dcache.writebacks::total              116                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          715                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          720                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          720                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          455                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          458                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          458                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     66424161                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     66424161                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       208429                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       208429                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     66632590                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     66632590                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     66632590                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     66632590                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003931                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003931                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002291                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002291                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002291                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002291                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 145987.167033                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 145987.167033                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69476.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69476.333333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 145486.004367                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 145486.004367                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 145486.004367                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 145486.004367                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               515.806642                       # Cycle average of tags in use
system.cpu7.icache.total_refs               849084555                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1642329.893617                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    25.806642                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          490                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.041357                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.785256                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.826613                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       124107                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         124107                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       124107                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          124107                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       124107                       # number of overall hits
system.cpu7.icache.overall_hits::total         124107                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.cpu7.icache.overall_misses::total           41                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     43944401                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     43944401                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     43944401                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     43944401                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     43944401                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     43944401                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       124148                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       124148                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       124148                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       124148                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       124148                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       124148                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000330                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000330                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1071814.658537                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1071814.658537                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1071814.658537                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1071814.658537                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1071814.658537                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1071814.658537                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           14                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           14                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31020418                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31020418                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31020418                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31020418                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31020418                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31020418                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1148904.370370                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1148904.370370                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1148904.370370                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1148904.370370                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1148904.370370                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1148904.370370                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1190                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               141309008                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1446                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              97724.071923                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   199.707022                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    56.292978                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.780106                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.219894                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        93611                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          93611                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        75475                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         75475                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          198                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          198                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          153                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       169086                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          169086                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       169086                       # number of overall hits
system.cpu7.dcache.overall_hits::total         169086                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2739                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2739                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          621                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          621                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3360                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3360                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3360                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3360                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    895289172                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    895289172                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    280284442                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    280284442                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1175573614                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1175573614                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1175573614                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1175573614                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        96350                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        96350                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        76096                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        76096                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       172446                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       172446                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       172446                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       172446                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.028428                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028428                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.008161                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.008161                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.019484                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.019484                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.019484                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019484                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 326867.167579                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 326867.167579                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 451343.706924                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 451343.706924                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 349873.099405                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 349873.099405                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 349873.099405                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 349873.099405                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          597                       # number of writebacks
system.cpu7.dcache.writebacks::total              597                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1629                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1629                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          541                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          541                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2170                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2170                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2170                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2170                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         1110                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1110                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           80                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           80                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1190                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1190                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1190                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1190                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    337914893                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    337914893                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     33717235                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     33717235                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    371632128                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    371632128                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    371632128                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    371632128                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.011520                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011520                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.001051                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.001051                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006901                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006901                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006901                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006901                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 304427.831532                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 304427.831532                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 421465.437500                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 421465.437500                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 312295.905882                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 312295.905882                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 312295.905882                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 312295.905882                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
