// Seed: 635561498
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input wor   id_2,
    input uwire id_3
);
  wire id_5;
  wire id_6;
  tri  id_7 = id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output tri0 id_9,
    output wor id_10,
    input tri1 id_11,
    input tri0 id_12
);
  wire id_14;
  xor primCall (id_9, id_7, id_12, id_11, id_4, id_0, id_2, id_14, id_5, id_6, id_1);
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_7
  );
endmodule
