// Seed: 1073322639
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4
);
endmodule
module module_1 (
    input tri id_0
    , id_8,
    output tri id_1,
    input supply1 id_2,
    output wire id_3,
    input wire id_4,
    output tri1 id_5,
    input supply1 id_6
);
  assign id_3 = 1;
  wire id_9;
  assign id_8 = 1 | 1;
  logic [7:0] id_10;
  supply0 id_11;
  assign id_8  = 1;
  assign id_11 = id_6;
  id_12 :
  assert property (@(id_2) id_6) begin
    id_10[1] = id_6;
  end
  module_0(
      id_4, id_3, id_12, id_4, id_0
  );
  wire id_13, id_14;
endmodule
