{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701924300093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701924300093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 01:44:59 2023 " "Processing started: Thu Dec 07 01:44:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701924300093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924300093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lot -c Lot " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924300093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701924300553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701924300553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lot.v(36) " "Verilog HDL information at Lot.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701924311535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lot.v 1 1 " "Found 1 design units, including 1 entities, in source file lot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lot " "Found entity 1: Lot" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701924311535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lot_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lot_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lot_tb " "Found entity 1: lot_tb" {  } { { "lot_tb.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/lot_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701924311550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701924311550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701924311550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701924311613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lot Lot:lt " "Elaborating entity \"Lot\" for hierarchy \"Lot:lt\"" {  } { { "Top.v" "lt" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701924311613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Lot.v(51) " "Verilog HDL assignment warning at Lot.v(51): truncated value with size 32 to match size of target (5)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Lot.v(56) " "Verilog HDL assignment warning at Lot.v(56): truncated value with size 32 to match size of target (5)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(76) " "Verilog HDL assignment warning at Lot.v(76): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(88) " "Verilog HDL assignment warning at Lot.v(88): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(99) " "Verilog HDL assignment warning at Lot.v(99): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lot.v(118) " "Verilog HDL assignment warning at Lot.v(118): truncated value with size 32 to match size of target (4)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "premio Lot.v(36) " "Verilog HDL Always Construct warning at Lot.v(36): inferring latch(es) for variable \"premio\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1 Lot.v(36) " "Verilog HDL Always Construct warning at Lot.v(36): inferring latch(es) for variable \"p1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2 Lot.v(36) " "Verilog HDL Always Construct warning at Lot.v(36): inferring latch(es) for variable \"p2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[0\] Lot.v(36) " "Inferred latch for \"p2\[0\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[1\] Lot.v(36) " "Inferred latch for \"p2\[1\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[2\] Lot.v(36) " "Inferred latch for \"p2\[2\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[3\] Lot.v(36) " "Inferred latch for \"p2\[3\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2\[4\] Lot.v(36) " "Inferred latch for \"p2\[4\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[0\] Lot.v(36) " "Inferred latch for \"p1\[0\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[1\] Lot.v(36) " "Inferred latch for \"p1\[1\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[2\] Lot.v(36) " "Inferred latch for \"p1\[2\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[3\] Lot.v(36) " "Inferred latch for \"p1\[3\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1\[4\] Lot.v(36) " "Inferred latch for \"p1\[4\]\" at Lot.v(36)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311644 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "premio\[0\] Lot.v(43) " "Inferred latch for \"premio\[0\]\" at Lot.v(43)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311660 "|Top|Lot:lt"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "premio\[1\] Lot.v(43) " "Inferred latch for \"premio\[1\]\" at Lot.v(43)" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311660 "|Top|Lot:lt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:ds " "Elaborating entity \"Display\" for hierarchy \"Display:ds\"" {  } { { "Top.v" "ds" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display.v(60) " "Verilog HDL Case Statement warning at Display.v(60): incomplete case statement has no default case item" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 60 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display.v(108) " "Verilog HDL Case Statement warning at Display.v(108): incomplete case statement has no default case item" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display.v(56) " "Verilog HDL Case Statement warning at Display.v(56): incomplete case statement has no default case item" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledp1 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"ledp1\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ledp2 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"ledp2\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 Display.v(48) " "Verilog HDL Always Construct warning at Display.v(48): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sled Display.v(165) " "Verilog HDL Always Construct warning at Display.v(165): variable \"sled\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] Display.v(48) " "Inferred latch for \"hex1\[6\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] Display.v(48) " "Inferred latch for \"hex1\[5\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] Display.v(48) " "Inferred latch for \"hex1\[4\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] Display.v(48) " "Inferred latch for \"hex1\[3\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] Display.v(48) " "Inferred latch for \"hex1\[2\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] Display.v(48) " "Inferred latch for \"hex1\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] Display.v(48) " "Inferred latch for \"hex1\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] Display.v(48) " "Inferred latch for \"hex0\[6\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] Display.v(48) " "Inferred latch for \"hex0\[5\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] Display.v(48) " "Inferred latch for \"hex0\[4\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] Display.v(48) " "Inferred latch for \"hex0\[3\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] Display.v(48) " "Inferred latch for \"hex0\[2\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] Display.v(48) " "Inferred latch for \"hex0\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] Display.v(48) " "Inferred latch for \"hex0\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] Display.v(48) " "Inferred latch for \"hex2\[6\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] Display.v(48) " "Inferred latch for \"hex2\[5\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] Display.v(48) " "Inferred latch for \"hex2\[4\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] Display.v(48) " "Inferred latch for \"hex2\[3\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] Display.v(48) " "Inferred latch for \"hex2\[2\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] Display.v(48) " "Inferred latch for \"hex2\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] Display.v(48) " "Inferred latch for \"hex2\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] Display.v(48) " "Inferred latch for \"hex3\[6\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] Display.v(48) " "Inferred latch for \"hex3\[5\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] Display.v(48) " "Inferred latch for \"hex3\[4\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] Display.v(48) " "Inferred latch for \"hex3\[3\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] Display.v(48) " "Inferred latch for \"hex3\[2\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] Display.v(48) " "Inferred latch for \"hex3\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] Display.v(48) " "Inferred latch for \"hex3\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledp2\[1\] Display.v(48) " "Inferred latch for \"ledp2\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledp2\[0\] Display.v(48) " "Inferred latch for \"ledp2\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledp1\[1\] Display.v(48) " "Inferred latch for \"ledp1\[1\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledp1\[0\] Display.v(48) " "Inferred latch for \"ledp1\[0\]\" at Display.v(48)" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924311675 "|Top|Display:ds"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701924312222 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[0\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[0\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[1\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[1\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[2\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[2\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[3\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[3\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex1\[4\] Display:ds\|hex1\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex1\[4\]\" merged with LATCH primitive \"Display:ds\|hex1\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[0\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[0\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[1\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[1\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[2\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[2\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[3\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[3\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|hex3\[4\] Display:ds\|hex3\[5\] " "Duplicate LATCH primitive \"Display:ds\|hex3\[4\]\" merged with LATCH primitive \"Display:ds\|hex3\[5\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|ledp1\[0\] Display:ds\|ledp1\[1\] " "Duplicate LATCH primitive \"Display:ds\|ledp1\[0\]\" merged with LATCH primitive \"Display:ds\|ledp1\[1\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:ds\|ledp2\[0\] Display:ds\|ledp2\[1\] " "Duplicate LATCH primitive \"Display:ds\|ledp2\[0\]\" merged with LATCH primitive \"Display:ds\|ledp2\[1\]\"" {  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1701924312238 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[6\] " "Latch Display:ds\|hex0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[5\] " "Latch Display:ds\|hex0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[4\] " "Latch Display:ds\|hex0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[3\] " "Latch Display:ds\|hex0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[2\] " "Latch Display:ds\|hex0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[1\] " "Latch Display:ds\|hex0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex0\[0\] " "Latch Display:ds\|hex0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p1\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p1\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex1\[6\] " "Latch Display:ds\|hex1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex1\[5\] " "Latch Display:ds\|hex1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[6\] " "Latch Display:ds\|hex2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[5\] " "Latch Display:ds\|hex2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[4\] " "Latch Display:ds\|hex2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[3\] " "Latch Display:ds\|hex2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[2\] " "Latch Display:ds\|hex2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[1\] " "Latch Display:ds\|hex2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex2\[0\] " "Latch Display:ds\|hex2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|p2\[4\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|p2\[4\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex3\[6\] " "Latch Display:ds\|hex3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|hex3\[5\] " "Latch Display:ds\|hex3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|ledp1\[1\] " "Latch Display:ds\|ledp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display:ds\|ledp2\[1\] " "Latch Display:ds\|ledp2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|premio\[1\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|premio\[1\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lot:lt\|premio\[1\] " "Latch Lot:lt\|premio\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|state\[3\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lot:lt\|premio\[0\] " "Latch Lot:lt\|premio\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lot:lt\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Lot:lt\|state\[3\]" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701924312238 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701924312238 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[3\] Lot:lt\|state\[3\]~_emulated Lot:lt\|state\[3\]~1 " "Register \"Lot:lt\|state\[3\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[3\]~_emulated\" and latch \"Lot:lt\|state\[3\]~1\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701924312253 "|Top|Lot:lt|state[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[2\] Lot:lt\|state\[2\]~_emulated Lot:lt\|state\[2\]~6 " "Register \"Lot:lt\|state\[2\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[2\]~_emulated\" and latch \"Lot:lt\|state\[2\]~6\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701924312253 "|Top|Lot:lt|state[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[1\] Lot:lt\|state\[1\]~_emulated Lot:lt\|state\[1\]~11 " "Register \"Lot:lt\|state\[1\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[1\]~_emulated\" and latch \"Lot:lt\|state\[1\]~11\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701924312253 "|Top|Lot:lt|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Lot:lt\|state\[0\] Lot:lt\|state\[0\]~_emulated Lot:lt\|state\[0\]~16 " "Register \"Lot:lt\|state\[0\]\" is converted into an equivalent circuit using register \"Lot:lt\|state\[0\]~_emulated\" and latch \"Lot:lt\|state\[0\]~16\"" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701924312253 "|Top|Lot:lt|state[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701924312253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701924312456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.map.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924312909 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701924313019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701924313019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701924313065 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701924313065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701924313065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701924313065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701924313097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 01:45:13 2023 " "Processing ended: Thu Dec 07 01:45:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701924313097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701924313097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701924313097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701924313097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701924314487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701924314487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 01:45:14 2023 " "Processing started: Thu Dec 07 01:45:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701924314487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701924314487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lot -c Lot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701924314487 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701924314628 ""}
{ "Info" "0" "" "Project  = Lot" {  } {  } 0 0 "Project  = Lot" 0 0 "Fitter" 0 0 1701924314628 ""}
{ "Info" "0" "" "Revision = Lot" {  } {  } 0 0 "Revision = Lot" 0 0 "Fitter" 0 0 1701924314628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701924314690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701924314690 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lot EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701924314690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701924314753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701924314753 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701924315081 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701924315081 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701924315237 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701924315237 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701924315237 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701924315237 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701924315237 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701924315237 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 51 " "No exact pin location assignment(s) for 4 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701924316002 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701924316221 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lot.sdc " "Synopsys Design Constraints File file not found: 'Lot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701924316221 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701924316221 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ds\|sled~0\|datad " "Node \"ds\|sled~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "ds\|sled~0\|combout " "Node \"ds\|sled~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701924316221 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|p2\[0\]~0\|combout " "Node \"lt\|p2\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|p2\[0\]~0\|datab " "Node \"lt\|p2\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701924316221 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|p1\[0\]~0\|combout " "Node \"lt\|p1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|p1\[0\]~0\|datab " "Node \"lt\|p1\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701924316221 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|state\[0\]~17\|combout " "Node \"lt\|state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|dataa " "Node \"lt\|state~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|combout " "Node \"lt\|state~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[3\]~2\|datac " "Node \"lt\|state\[3\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[3\]~2\|combout " "Node \"lt\|state\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datad " "Node \"lt\|state~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|combout " "Node \"lt\|state~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[0\]~17\|datac " "Node \"lt\|state\[0\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datad " "Node \"lt\|state~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|combout " "Node \"lt\|state~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[2\]~7\|datac " "Node \"lt\|state\[2\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[2\]~7\|combout " "Node \"lt\|state\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~49\|datac " "Node \"lt\|state~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~49\|combout " "Node \"lt\|state~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[1\]~12\|datac " "Node \"lt\|state\[1\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[1\]~12\|combout " "Node \"lt\|state\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~49\|datab " "Node \"lt\|state~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datab " "Node \"lt\|state~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datab " "Node \"lt\|state~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datac " "Node \"lt\|state~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datac " "Node \"lt\|state~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datac " "Node \"lt\|state~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datad " "Node \"lt\|state~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~49\|datad " "Node \"lt\|state~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|dataa " "Node \"lt\|state~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|dataa " "Node \"lt\|state~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924316221 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1701924316221 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~17\|datab  to: lt\|state\[1\]~12\|combout " "From: lt\|state\[0\]~17\|datab  to: lt\|state\[1\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924316237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~17\|datad  to: lt\|state\[1\]~12\|combout " "From: lt\|state\[0\]~17\|datad  to: lt\|state\[1\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924316237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~12\|datab  to: lt\|state~49\|combout " "From: lt\|state\[1\]~12\|datab  to: lt\|state~49\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924316237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~12\|datad  to: lt\|state~49\|combout " "From: lt\|state\[1\]~12\|datad  to: lt\|state~49\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924316237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~7\|datab  to: lt\|state\[1\]~12\|combout " "From: lt\|state\[2\]~7\|datab  to: lt\|state\[1\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924316237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~7\|datad  to: lt\|state\[1\]~12\|combout " "From: lt\|state\[2\]~7\|datad  to: lt\|state\[1\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924316237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~2\|datab  to: lt\|state\[1\]~12\|combout " "From: lt\|state\[3\]~2\|datab  to: lt\|state\[1\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924316237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~2\|datad  to: lt\|state\[1\]~12\|combout " "From: lt\|state\[3\]~2\|datad  to: lt\|state\[1\]~12\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924316237 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701924316237 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701924316237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701924316237 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701924316237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701924316252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[0\]~_emulated " "Destination node Lot:lt\|state\[0\]~_emulated" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701924316252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[1\]~_emulated " "Destination node Lot:lt\|state\[1\]~_emulated" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701924316252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[2\]~_emulated " "Destination node Lot:lt\|state\[2\]~_emulated" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701924316252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lot:lt\|state\[3\]~_emulated " "Destination node Lot:lt\|state\[3\]~_emulated" {  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701924316252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701924316252 ""}  } { { "Top.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701924316252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:ds\|Mux15~4  " "Automatically promoted node Display:ds\|Mux15~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701924316252 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701924316252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:ds\|Mux7~4  " "Automatically promoted node Display:ds\|Mux7~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701924316252 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701924316252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:ds\|Mux18~0  " "Automatically promoted node Display:ds\|Mux18~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701924316252 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701924316252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701924316487 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701924316487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701924316487 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701924316487 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701924316487 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701924316487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701924316487 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701924316487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701924316487 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701924316487 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701924316487 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1701924316502 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1701924316502 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1701924316502 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701924316502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701924316502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701924316502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 66 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701924316502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 23 42 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701924316502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701924316502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 59 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701924316502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1701924316502 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1701924316502 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1701924316502 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701924316549 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701924316565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701924320657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701924320832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701924320864 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701924328673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701924328673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701924328907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701924332939 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701924332939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701924334909 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701924334909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701924334909 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.91 " "Total time spent on timing analysis during the Fitter is 0.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701924335034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701924335034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701924335284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701924335284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701924335503 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701924336221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.fit.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/output_files/Lot.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701924336690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5438 " "Peak virtual memory: 5438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701924337049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 01:45:37 2023 " "Processing ended: Thu Dec 07 01:45:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701924337049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701924337049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701924337049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701924337049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701924338393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701924338393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 01:45:38 2023 " "Processing started: Thu Dec 07 01:45:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701924338393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701924338393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lot -c Lot " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701924338393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701924338830 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701924341204 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701924341298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701924341579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 01:45:41 2023 " "Processing ended: Thu Dec 07 01:45:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701924341579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701924341579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701924341579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701924341579 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701924342251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701924343157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701924343157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 01:45:42 2023 " "Processing started: Thu Dec 07 01:45:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701924343157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701924343157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lot -c Lot " "Command: quartus_sta Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701924343157 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701924343329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701924343579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701924343579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924343673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924343673 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701924344188 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lot.sdc " "Synopsys Design Constraints File file not found: 'Lot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701924344204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344204 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fim fim " "create_clock -period 1.000 -name fim fim" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701924344204 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701924344204 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ds\|sled~0\|datad " "Node \"ds\|sled~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "ds\|sled~0\|combout " "Node \"ds\|sled~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""}  } { { "Display.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Display.v" 9 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701924344204 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|p2\[0\]~0\|combout " "Node \"lt\|p2\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|p2\[0\]~0\|dataa " "Node \"lt\|p2\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701924344204 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|p1\[0\]~0\|combout " "Node \"lt\|p1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|p1\[0\]~0\|datac " "Node \"lt\|p1\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 36 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701924344204 ""}
{ "Warning" "WSTA_SCC_LOOP" "26 " "Found combinational loop of 26 nodes" { { "Warning" "WSTA_SCC_NODE" "lt\|state\[0\]~17\|combout " "Node \"lt\|state\[0\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datad " "Node \"lt\|state~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|combout " "Node \"lt\|state~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[3\]~2\|dataa " "Node \"lt\|state\[3\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[3\]~2\|combout " "Node \"lt\|state\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~49\|dataa " "Node \"lt\|state~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~49\|combout " "Node \"lt\|state~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[1\]~12\|dataa " "Node \"lt\|state\[1\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[1\]~12\|combout " "Node \"lt\|state\[1\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~49\|datac " "Node \"lt\|state~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|dataa " "Node \"lt\|state~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|combout " "Node \"lt\|state~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[2\]~7\|dataa " "Node \"lt\|state\[2\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[2\]~7\|combout " "Node \"lt\|state\[2\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datac " "Node \"lt\|state~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|dataa " "Node \"lt\|state~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|combout " "Node \"lt\|state~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state\[0\]~17\|datab " "Node \"lt\|state\[0\]~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datac " "Node \"lt\|state~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~49\|datad " "Node \"lt\|state~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|dataa " "Node \"lt\|state~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datab " "Node \"lt\|state~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~48\|datab " "Node \"lt\|state~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datac " "Node \"lt\|state~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~47\|datad " "Node \"lt\|state~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""} { "Warning" "WSTA_SCC_NODE" "lt\|state~46\|datad " "Node \"lt\|state~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701924344204 ""}  } { { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 72 -1 0 } } { "Lot.v" "" { Text "C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/Lot.v" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1701924344204 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~17\|dataa  to: lt\|state~47\|combout " "From: lt\|state\[0\]~17\|dataa  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~17\|datad  to: lt\|state~47\|combout " "From: lt\|state\[0\]~17\|datad  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~12\|datab  to: lt\|state~47\|combout " "From: lt\|state\[1\]~12\|datab  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~12\|datac  to: lt\|state~47\|combout " "From: lt\|state\[1\]~12\|datac  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~7\|datab  to: lt\|state~47\|combout " "From: lt\|state\[2\]~7\|datab  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~7\|datac  to: lt\|state~47\|combout " "From: lt\|state\[2\]~7\|datac  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~2\|datab  to: lt\|state~47\|combout " "From: lt\|state\[3\]~2\|datab  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344219 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~2\|datac  to: lt\|state~47\|combout " "From: lt\|state\[3\]~2\|datac  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344219 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701924344219 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701924344219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701924344219 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701924344219 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701924344251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701924344313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701924344313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.269 " "Worst-case setup slack is -16.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.269            -204.578 fim  " "  -16.269            -204.578 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.468            -451.222 reset  " "  -15.468            -451.222 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.188             -86.111 clk  " "  -11.188             -86.111 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.841 " "Worst-case hold slack is -4.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.841             -42.507 reset  " "   -4.841             -42.507 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.051             -38.189 fim  " "   -4.051             -38.189 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 clk  " "    0.391               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.163 " "Worst-case recovery slack is -5.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.163             -55.736 fim  " "   -5.163             -55.736 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134             -50.468 reset  " "   -4.134             -50.468 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194             -15.741 clk  " "   -2.194             -15.741 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -4.071 " "Worst-case removal slack is -4.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.071             -37.366 fim  " "   -4.071             -37.366 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.976             -36.416 reset  " "   -3.976             -36.416 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.145               0.000 clk  " "    1.145               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.572 " "Worst-case minimum pulse width slack is -7.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.572            -814.853 fim  " "   -7.572            -814.853 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.483            -930.485 reset  " "   -6.483            -930.485 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 clk  " "   -3.000             -13.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344344 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701924344516 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701924344547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701924344875 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~17\|dataa  to: lt\|state~47\|combout " "From: lt\|state\[0\]~17\|dataa  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~17\|datad  to: lt\|state~47\|combout " "From: lt\|state\[0\]~17\|datad  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~12\|datab  to: lt\|state~47\|combout " "From: lt\|state\[1\]~12\|datab  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~12\|datac  to: lt\|state~47\|combout " "From: lt\|state\[1\]~12\|datac  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~7\|datab  to: lt\|state~47\|combout " "From: lt\|state\[2\]~7\|datab  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~7\|datac  to: lt\|state~47\|combout " "From: lt\|state\[2\]~7\|datac  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~2\|datab  to: lt\|state~47\|combout " "From: lt\|state\[3\]~2\|datab  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344922 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~2\|datac  to: lt\|state~47\|combout " "From: lt\|state\[3\]~2\|datac  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924344922 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701924344922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701924344922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701924344938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701924344938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.013 " "Worst-case setup slack is -15.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.013            -188.340 fim  " "  -15.013            -188.340 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.249            -417.155 reset  " "  -14.249            -417.155 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.274             -78.639 clk  " "  -10.274             -78.639 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.490 " "Worst-case hold slack is -4.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.490             -39.185 reset  " "   -4.490             -39.185 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.736             -35.393 fim  " "   -3.736             -35.393 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clk  " "    0.349               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.935 " "Worst-case recovery slack is -4.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.935             -53.116 fim  " "   -4.935             -53.116 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.983             -47.222 reset  " "   -3.983             -47.222 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.926             -13.566 clk  " "   -1.926             -13.566 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.815 " "Worst-case removal slack is -3.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.815             -34.788 fim  " "   -3.815             -34.788 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.715             -33.788 reset  " "   -3.715             -33.788 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 clk  " "    1.052               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924344985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924344985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.880 " "Worst-case minimum pulse width slack is -6.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.880            -737.301 fim  " "   -6.880            -737.301 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.873            -841.007 reset  " "   -5.873            -841.007 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 clk  " "   -3.000             -13.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924345000 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701924345219 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~17\|dataa  to: lt\|state~47\|combout " "From: lt\|state\[0\]~17\|dataa  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924345297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[0\]~17\|datad  to: lt\|state~47\|combout " "From: lt\|state\[0\]~17\|datad  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924345297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~12\|datab  to: lt\|state~47\|combout " "From: lt\|state\[1\]~12\|datab  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924345297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[1\]~12\|datac  to: lt\|state~47\|combout " "From: lt\|state\[1\]~12\|datac  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924345297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~7\|datab  to: lt\|state~47\|combout " "From: lt\|state\[2\]~7\|datab  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924345297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[2\]~7\|datac  to: lt\|state~47\|combout " "From: lt\|state\[2\]~7\|datac  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924345297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~2\|datab  to: lt\|state~47\|combout " "From: lt\|state\[3\]~2\|datab  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924345297 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: lt\|state\[3\]~2\|datac  to: lt\|state~47\|combout " "From: lt\|state\[3\]~2\|datac  to: lt\|state~47\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701924345297 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701924345297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701924345297 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701924345313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701924345313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.682 " "Worst-case setup slack is -7.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.682             -95.637 fim  " "   -7.682             -95.637 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.317            -208.583 reset  " "   -7.317            -208.583 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.150             -39.117 clk  " "   -5.150             -39.117 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924345313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.247 " "Worst-case hold slack is -2.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.247             -20.588 reset  " "   -2.247             -20.588 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.972             -18.830 fim  " "   -1.972             -18.830 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 clk  " "   -0.011              -0.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924345328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.482 " "Worst-case recovery slack is -2.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.482             -30.055 reset  " "   -2.482             -30.055 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.366             -24.639 fim  " "   -2.366             -24.639 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.301              -8.906 clk  " "   -1.301              -8.906 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924345328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.909 " "Worst-case removal slack is -1.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.909             -17.910 fim  " "   -1.909             -17.910 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.872             -17.384 reset  " "   -1.872             -17.384 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 clk  " "    0.335               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924345344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.949 " "Worst-case minimum pulse width slack is -3.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.949            -359.192 fim  " "   -3.949            -359.192 fim " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.418            -413.969 reset  " "   -3.418            -413.969 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.271 clk  " "   -3.000             -11.271 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701924345360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701924345360 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701924346156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701924346156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701924346281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 01:45:46 2023 " "Processing ended: Thu Dec 07 01:45:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701924346281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701924346281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701924346281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701924346281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701924347406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701924347406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 01:45:47 2023 " "Processing started: Thu Dec 07 01:45:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701924347406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701924347406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lot -c Lot " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lot -c Lot" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701924347406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701924348078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lot.vo C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/simulation/modelsim/ simulation " "Generated file Lot.vo in folder \"C:/Users/gabri/Documents/GitHub/Coding-System-CCF251/TP2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701924348140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701924348187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 01:45:48 2023 " "Processing ended: Thu Dec 07 01:45:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701924348187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701924348187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701924348187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701924348187 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 156 s " "Quartus Prime Full Compilation was successful. 0 errors, 156 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701924348843 ""}
