INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Bruno.Graziano/ece383_wksp/lab1/vga_signal_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_signal_generator'
