<def f='llvm/llvm/lib/Target/AMDGPU/GCNSubtarget.h' l='493' ll='495' type='bool llvm::GCNSubtarget::hasUnalignedScratchAccess() const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='370' u='c' c='_ZNK4llvm10GCNTTIImpl26isLegalToVectorizeMemChainEjNS_5AlignEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1425' u='c' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1432' u='c' c='_ZNK4llvm16SITargetLowering34allowsMisalignedMemoryAccessesImplEjjNS_5AlignENS_17MachineMemOperand5FlagsEPb'/>
