

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'
================================================================
* Date:           Wed Dec 27 21:19:38 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 11.560 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 75.000 ns | 75.000 ns |    4|    4| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 5 'read' 'data_2_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1116_75_cast = sext i16 %data_2_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 6 'sext' 'sext_ln1116_75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (5.58ns)   --->   "%mul_ln1118 = mul i26 -1852, %sext_ln1116_75_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'mul' 'mul_ln1118' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (5.58ns)   --->   "%mul_ln1118_85 = mul i26 1710, %sext_ln1116_75_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'mul' 'mul_ln1118_85' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_85, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_5_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 11 'read' 'data_5_V_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 12 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1116_76_cast = sext i16 %data_3_V_read_1 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 13 'sext' 'sext_ln1116_76_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (5.58ns)   --->   "%mul_ln1118_86 = mul i26 -1308, %sext_ln1116_76_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln708_79 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_86, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'partselect' 'trunc_ln708_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1116_78_cast = sext i16 %data_5_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 16 'sext' 'sext_ln1116_78_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (5.58ns)   --->   "%mul_ln1118_87 = mul i26 -1057, %sext_ln1116_78_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln708_80 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_87, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'partselect' 'trunc_ln708_80' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.48>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%data_6_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 19 'read' 'data_6_V_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1116_79_cast = sext i16 %data_6_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 20 'sext' 'sext_ln1116_79_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (5.58ns)   --->   "%mul_ln1118_88 = mul i26 1560, %sext_ln1116_79_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'mul' 'mul_ln1118_88' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln708_81 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_88, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'partselect' 'trunc_ln708_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (5.58ns)   --->   "%mul_ln1118_89 = mul i26 -1441, %sext_ln1116_79_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'mul' 'mul_ln1118_89' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln708_82 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_89, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'partselect' 'trunc_ln708_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_84 = add i16 -4, %trunc_ln708_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 25 'add' 'add_ln703_84' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_2_V = add i16 %add_ln703_84, %trunc_ln708_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 26 'add' 'acc_2_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 11.5>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%data_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 27 'read' 'data_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%data_7_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 28 'read' 'data_7_V_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 16, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 29 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [4 x i8]* @p_str24, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 30 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1116_80_cast = sext i16 %data_7_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 31 'sext' 'sext_ln1116_80_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (5.58ns)   --->   "%mul_ln1118_90 = mul i26 1488, %sext_ln1116_80_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'mul' 'mul_ln1118_90' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln708_83 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_90, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'partselect' 'trunc_ln708_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1116_81_cast = sext i16 %data_8_V_read_2 to i26" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 34 'sext' 'sext_ln1116_81_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i16 %data_8_V_read_2 to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i15.i11(i15 %trunc_ln1118, i11 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %data_8_V_read_2, i4 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %shl_ln1118_s to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.37ns)   --->   "%add_ln1118 = add i26 %sext_ln1118, %shl_ln" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'add' 'add_ln1118' <Predicate = true> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_84 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'trunc_ln708_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (5.58ns)   --->   "%mul_ln1118_91 = mul i26 -1383, %sext_ln1116_81_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 5.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln708_85 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_91, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln708_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i16 71, %trunc_ln708_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 43 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln703_80 = add i16 %add_ln703, %trunc_ln" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 44 'add' 'add_ln703_80' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_81 = add i16 %trunc_ln708_s, %trunc_ln708_79" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 45 'add' 'add_ln703_81' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%add_ln703_82 = add i16 -868, %trunc_ln708_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 46 'add' 'add_ln703_82' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i16 %add_ln703_82, %add_ln703_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 47 'add' 'acc_1_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_86 = add i16 -7, %trunc_ln708_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 48 'add' 'add_ln703_86' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 49 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%acc_3_V = add i16 %add_ln703_86, %trunc_ln708_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 49 'add' 'acc_3_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16 } undef, i16 %add_ln703_80, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 50 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 51 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 52 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 53 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16 } %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_2_V_read_2        (read             ) [ 00000]
sext_ln1116_75_cast    (sext             ) [ 00000]
mul_ln1118             (mul              ) [ 00000]
trunc_ln               (partselect       ) [ 00111]
mul_ln1118_85          (mul              ) [ 00000]
trunc_ln708_s          (partselect       ) [ 00111]
data_5_V_read_2        (read             ) [ 00000]
data_3_V_read_1        (read             ) [ 00000]
sext_ln1116_76_cast    (sext             ) [ 00000]
mul_ln1118_86          (mul              ) [ 00000]
trunc_ln708_79         (partselect       ) [ 00011]
sext_ln1116_78_cast    (sext             ) [ 00000]
mul_ln1118_87          (mul              ) [ 00000]
trunc_ln708_80         (partselect       ) [ 00010]
data_6_V_read_2        (read             ) [ 00000]
sext_ln1116_79_cast    (sext             ) [ 00000]
mul_ln1118_88          (mul              ) [ 00000]
trunc_ln708_81         (partselect       ) [ 00000]
mul_ln1118_89          (mul              ) [ 00000]
trunc_ln708_82         (partselect       ) [ 00001]
add_ln703_84           (add              ) [ 00000]
acc_2_V                (add              ) [ 00001]
data_8_V_read_2        (read             ) [ 00000]
data_7_V_read_2        (read             ) [ 00000]
specpipeline_ln26      (specpipeline     ) [ 00000]
specresourcelimit_ln33 (specresourcelimit) [ 00000]
sext_ln1116_80_cast    (sext             ) [ 00000]
mul_ln1118_90          (mul              ) [ 00000]
trunc_ln708_83         (partselect       ) [ 00000]
sext_ln1116_81_cast    (sext             ) [ 00000]
trunc_ln1118           (trunc            ) [ 00000]
shl_ln                 (bitconcatenate   ) [ 00000]
shl_ln1118_s           (bitconcatenate   ) [ 00000]
sext_ln1118            (sext             ) [ 00000]
add_ln1118             (add              ) [ 00000]
trunc_ln708_84         (partselect       ) [ 00000]
mul_ln1118_91          (mul              ) [ 00000]
trunc_ln708_85         (partselect       ) [ 00000]
add_ln703              (add              ) [ 00000]
add_ln703_80           (add              ) [ 00000]
add_ln703_81           (add              ) [ 00000]
add_ln703_82           (add              ) [ 00000]
acc_1_V                (add              ) [ 00000]
add_ln703_86           (add              ) [ 00000]
acc_3_V                (add              ) [ 00000]
mrv                    (insertvalue      ) [ 00000]
mrv_1                  (insertvalue      ) [ 00000]
mrv_2                  (insertvalue      ) [ 00000]
mrv_3                  (insertvalue      ) [ 00000]
ret_ln68               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_2_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_3_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_5_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_6_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_7_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_8_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i15.i11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i16.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="data_2_V_read_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_5_V_read_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_2/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_3_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_6_V_read_2_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_2/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_8_V_read_2_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_2/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_7_V_read_2_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_2/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 mul_ln1118_86/2 mul_ln1118_88/3 mul_ln1118_90/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_85/1 mul_ln1118_87/2 mul_ln1118_89/3 mul_ln1118_91/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="26" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="0" index="3" bw="6" slack="0"/>
<pin id="180" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 trunc_ln708_79/2 trunc_ln708_81/3 trunc_ln708_83/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="26" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/1 trunc_ln708_80/2 trunc_ln708_82/3 trunc_ln708_85/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="1"/>
<pin id="197" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_80 trunc_ln708_82 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln1116_75_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_75_cast/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln1116_76_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_76_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln1116_78_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_78_cast/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln1116_79_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_79_cast/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln703_84_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="0"/>
<pin id="224" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_84/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="acc_2_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="1"/>
<pin id="230" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln1116_80_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_80_cast/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln1116_81_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_81_cast/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln1118_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="shl_ln_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="26" slack="0"/>
<pin id="249" dir="0" index="1" bw="15" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln1118_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="20" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln1118_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="20" slack="0"/>
<pin id="265" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln1118_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="20" slack="0"/>
<pin id="269" dir="0" index="1" bw="26" slack="0"/>
<pin id="270" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1118/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln708_84_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="26" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_84/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln703_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="0"/>
<pin id="286" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln703_80_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="16" slack="3"/>
<pin id="292" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_80/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln703_81_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="3"/>
<pin id="296" dir="0" index="1" bw="16" slack="2"/>
<pin id="297" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_81/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln703_82_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_82/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="acc_1_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln703_86_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="16" slack="0"/>
<pin id="313" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_86/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="acc_3_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="1"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mrv_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="0"/>
<pin id="324" dir="0" index="1" bw="16" slack="0"/>
<pin id="325" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mrv_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="mrv_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="1"/>
<pin id="337" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="mrv_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="16" slack="0"/>
<pin id="342" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="345" class="1005" name="trunc_ln_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="3"/>
<pin id="347" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="350" class="1005" name="trunc_ln708_s_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="3"/>
<pin id="352" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="355" class="1005" name="trunc_ln708_79_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="2"/>
<pin id="357" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_79 "/>
</bind>
</comp>

<comp id="360" class="1005" name="acc_2_V_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="1"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="106" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="107" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="185" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="70" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="208"><net_src comp="82" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="213"><net_src comp="76" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="218"><net_src comp="88" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="175" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="195" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="100" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="241"><net_src comp="94" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="246"><net_src comp="94" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="94" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="247" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="18" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="273" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="175" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="294" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="185" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="195" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="289" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="304" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="334" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="316" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="175" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="353"><net_src comp="185" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="358"><net_src comp="175" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="363"><net_src comp="227" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="334" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 : data_2_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 : data_3_V_read | {2 }
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 : data_5_V_read | {2 }
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 : data_6_V_read | {3 }
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 : data_7_V_read | {4 }
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 : data_8_V_read | {4 }
  - Chain level:
	State 1
		mul_ln1118 : 1
		trunc_ln : 2
		mul_ln1118_85 : 1
		trunc_ln708_s : 2
	State 2
		mul_ln1118_86 : 1
		trunc_ln708_79 : 2
		mul_ln1118_87 : 1
		trunc_ln708_80 : 2
	State 3
		mul_ln1118_88 : 1
		trunc_ln708_81 : 2
		mul_ln1118_89 : 1
		trunc_ln708_82 : 2
		add_ln703_84 : 3
		acc_2_V : 4
	State 4
		mul_ln1118_90 : 1
		trunc_ln708_83 : 2
		shl_ln : 1
		sext_ln1118 : 1
		add_ln1118 : 2
		trunc_ln708_84 : 3
		mul_ln1118_91 : 1
		trunc_ln708_85 : 2
		add_ln703 : 4
		add_ln703_80 : 5
		add_ln703_82 : 3
		acc_1_V : 4
		add_ln703_86 : 3
		acc_3_V : 4
		mrv : 6
		mrv_1 : 7
		mrv_2 : 8
		mrv_3 : 9
		ret_ln68 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |     add_ln703_84_fu_221     |    0    |    0    |    16   |
|          |        acc_2_V_fu_227       |    0    |    0    |    16   |
|          |      add_ln1118_fu_267      |    0    |    0    |    33   |
|          |       add_ln703_fu_283      |    0    |    0    |    16   |
|    add   |     add_ln703_80_fu_289     |    0    |    0    |    16   |
|          |     add_ln703_81_fu_294     |    0    |    0    |    16   |
|          |     add_ln703_82_fu_298     |    0    |    0    |    23   |
|          |        acc_1_V_fu_304       |    0    |    0    |    16   |
|          |     add_ln703_86_fu_310     |    0    |    0    |    16   |
|          |        acc_3_V_fu_316       |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_106         |    1    |    0    |    6    |
|          |          grp_fu_107         |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_2_V_read_2_read_fu_70 |    0    |    0    |    0    |
|          |  data_5_V_read_2_read_fu_76 |    0    |    0    |    0    |
|   read   |  data_3_V_read_1_read_fu_82 |    0    |    0    |    0    |
|          |  data_6_V_read_2_read_fu_88 |    0    |    0    |    0    |
|          |  data_8_V_read_2_read_fu_94 |    0    |    0    |    0    |
|          | data_7_V_read_2_read_fu_100 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_175         |    0    |    0    |    0    |
|partselect|          grp_fu_185         |    0    |    0    |    0    |
|          |    trunc_ln708_84_fu_273    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  sext_ln1116_75_cast_fu_199 |    0    |    0    |    0    |
|          |  sext_ln1116_76_cast_fu_205 |    0    |    0    |    0    |
|          |  sext_ln1116_78_cast_fu_210 |    0    |    0    |    0    |
|   sext   |  sext_ln1116_79_cast_fu_215 |    0    |    0    |    0    |
|          |  sext_ln1116_80_cast_fu_233 |    0    |    0    |    0    |
|          |  sext_ln1116_81_cast_fu_238 |    0    |    0    |    0    |
|          |      sext_ln1118_fu_263     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln1118_fu_243     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        shl_ln_fu_247        |    0    |    0    |    0    |
|          |     shl_ln1118_s_fu_255     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_322         |    0    |    0    |    0    |
|insertvalue|         mrv_1_fu_328        |    0    |    0    |    0    |
|          |         mrv_2_fu_334        |    0    |    0    |    0    |
|          |         mrv_3_fu_339        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |    0    |   196   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    acc_2_V_reg_360   |   16   |
|        reg_195       |   16   |
|trunc_ln708_79_reg_355|   16   |
| trunc_ln708_s_reg_350|   16   |
|   trunc_ln_reg_345   |   16   |
+----------------------+--------+
|         Total        |   80   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_106 |  p0  |   4  |  12  |   48   ||    9    |
| grp_fu_106 |  p1  |   4  |  16  |   64   ||    21   |
| grp_fu_107 |  p0  |   4  |  12  |   48   ||    9    |
| grp_fu_107 |  p1  |   4  |  16  |   64   ||    21   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   224  ||  7.442  ||    60   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   196  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   60   |
|  Register |    -   |    -   |   80   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   80   |   256  |
+-----------+--------+--------+--------+--------+
