{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 10,
    "design__inferred_latch__count": 0,
    "design__instance__count": 8736,
    "design__instance__area": 93350.9,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 24,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.004923988599330187,
    "power__switching__total": 0.0051079802215099335,
    "power__leakage__total": 1.9902772692148574e-06,
    "power__total": 0.010033958591520786,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": 0.3028218872481889,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": 0.3028218872481889,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.11775797337218818,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 3.9464894691457357,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.117758,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 6.099473,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 24,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": 0.6771116081703091,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": 0.6771116081703091,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.4116804791367438,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": -1.4346479965636376,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": -18.281344955296312,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": -1.4346479965636376,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.41168,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 16,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 0.416245,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 24,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": 0.4423850300187661,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": 0.4423850300187661,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.2615259194339994,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 1.9531261605300383,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.261526,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 4.016295,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 24,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.6771116081703091,
    "clock__skew__worst_setup": 0.3028218872481889,
    "timing__hold__ws": 0.11775797337218818,
    "timing__setup__ws": -1.4346479965636376,
    "timing__hold__tns": 0,
    "timing__setup__tns": -18.281344955296312,
    "timing__hold__wns": 0,
    "timing__setup__wns": -1.4346479965636376,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.117758,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 16,
    "timing__setup_r2r__ws": 0.416245,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 500.0 200.0",
    "design__core__bbox": "2.88 3.78 496.8 192.78",
    "design__io": 45,
    "design__die__area": 100000,
    "design__core__area": 93350.9,
    "design__instance__count__stdcell": 5083,
    "design__instance__area__stdcell": 70612.8,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.756424,
    "design__instance__utilization__stdcell": 0.756424,
    "design__rows": 50,
    "design__rows:CoreSite": 50,
    "design__sites": 51450,
    "design__sites:CoreSite": 51450,
    "design__instance__count__class:buffer": 7,
    "design__instance__area__class:buffer": 88.9056,
    "design__instance__count__class:inverter": 247,
    "design__instance__area__class:inverter": 1344.47,
    "design__instance__count__class:clock_gate_cell": 1,
    "design__instance__area__class:clock_gate_cell": 27.216,
    "design__instance__count__class:sequential_cell": 475,
    "design__instance__area__class:sequential_cell": 23269.7,
    "design__instance__count__class:multi_input_combinational_cell": 3272,
    "design__instance__area__class:multi_input_combinational_cell": 31817.3,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "flow__warnings__type_count": 1,
    "flow__warnings__count:ORD-0039": 1,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 5565.12,
    "design__instance__displacement__mean": 1.094,
    "design__instance__displacement__max": 19.02,
    "route__wirelength__estimated": 149087,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 961,
    "design__instance__area__class:timing_repair_buffer": 11075.1,
    "design__instance__count__class:clock_buffer": 82,
    "design__instance__area__class:clock_buffer": 2761.52,
    "design__instance__count__class:clock_inverter": 38,
    "design__instance__area__class:clock_inverter": 228.614,
    "flow__warnings__count:CTS-0041": 13,
    "design__instance__count__setup_buffer": 4,
    "design__instance__count__hold_buffer": 450,
    "global_route__vias": 35865,
    "global_route__wirelength": 249991,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 5072,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 1942,
    "route__wirelength__iter:0": 171153,
    "route__drc_errors__iter:1": 975,
    "route__wirelength__iter:1": 169939,
    "route__drc_errors__iter:2": 801,
    "route__wirelength__iter:2": 169624,
    "route__drc_errors__iter:3": 69,
    "route__wirelength__iter:3": 169393,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 169379,
    "route__drc_errors": 0,
    "route__wirelength": 169379,
    "route__vias": 35230,
    "route__vias__singlecut": 35230,
    "route__vias__multicut": 0,
    "flow__warnings__count:DRT-0349": 10,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 551.98,
    "design__instance__count__class:fill_cell": 3653,
    "design__instance__area__class:fill_cell": 22738.1,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 30,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 30,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 30,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 30,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.1845,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19939,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.0155047,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.0100916,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 0.000524498,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.0100916,
    "design_powergrid__voltage__worst": 0.0100916,
    "design_powergrid__voltage__worst__net:VPWR": 1.1845,
    "design_powergrid__drop__worst": 0.0155047,
    "design_powergrid__drop__worst__net:VPWR": 0.0155047,
    "design_powergrid__voltage__worst__net:VGND": 0.0100916,
    "design_powergrid__drop__worst__net:VGND": 0.0100916,
    "ir__voltage__worst": 1.18,
    "ir__drop__avg": 0.000607,
    "ir__drop__worst": 0.0155,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}