{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 09:08:58 2017 " "Info: Processing started: Mon Nov 13 09:08:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SR_latch -c SR_latch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SR_latch -c SR_latch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "D_latch_block:inst\|inst5 " "Warning: Node \"D_latch_block:inst\|inst5\" is a latch" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_MS_D_latch:inst2\|D_latch_block:inst1\|inst5~1 " "Warning: Node \"Positive_MS_D_latch:inst2\|D_latch_block:inst1\|inst5~1\" is a latch" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_MS_D_latch:inst2\|D_latch_block:inst\|inst5 " "Warning: Node \"Positive_MS_D_latch:inst2\|D_latch_block:inst\|inst5\" is a latch" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Negative_MS_D_latch:inst1\|D_latch_block:inst1\|inst5~1 " "Warning: Node \"Negative_MS_D_latch:inst1\|D_latch_block:inst1\|inst5~1\" is a latch" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5 " "Warning: Node \"Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5\" is a latch" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clk " "Info: Assuming node \"Clk\" is a latch enable. Will not compute fmax for this pin." {  } { { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5 register Negative_MS_D_latch:inst1\|D_latch_block:inst1\|inst5~1 396.2 MHz 2.524 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 396.2 MHz between source register \"Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5\" and destination register \"Negative_MS_D_latch:inst1\|D_latch_block:inst1\|inst5~1\" (period= 2.524 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5 1 REG LCCOMB_X29_Y30_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y30_N0; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 0.396 ns Negative_MS_D_latch:inst1\|D_latch_block:inst1\|inst5~1 2 REG LCCOMB_X29_Y30_N12 1 " "Info: 2: + IC(0.246 ns) + CELL(0.150 ns) = 0.396 ns; Loc. = LCCOMB_X29_Y30_N12; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1\|D_latch_block:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 37.88 % ) " "Info: Total cell delay = 0.150 ns ( 37.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.246 ns ( 62.12 % ) " "Info: Total interconnect delay = 0.246 ns ( 62.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 {} Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 {} } { 0.000ns 0.246ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.117 ns - Smallest " "Info: - Smallest clock skew is 0.117 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.769 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.275 ns) 2.769 ns Negative_MS_D_latch:inst1\|D_latch_block:inst1\|inst5~1 3 REG LCCOMB_X29_Y30_N12 1 " "Info: 3: + IC(1.377 ns) + CELL(0.275 ns) = 2.769 ns; Loc. = LCCOMB_X29_Y30_N12; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1\|D_latch_block:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 46.01 % ) " "Info: Total cell delay = 1.274 ns ( 46.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.495 ns ( 53.99 % ) " "Info: Total interconnect delay = 1.495 ns ( 53.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { Clk Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 {} } { 0.000ns 0.000ns 0.118ns 1.377ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.652 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.150 ns) 2.652 ns Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5 3 REG LCCOMB_X29_Y30_N0 1 " "Info: 3: + IC(1.385 ns) + CELL(0.150 ns) = 2.652 ns; Loc. = LCCOMB_X29_Y30_N0; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.33 % ) " "Info: Total cell delay = 1.149 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.503 ns ( 56.67 % ) " "Info: Total interconnect delay = 1.503 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { Clk Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 0.118ns 1.385ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { Clk Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 {} } { 0.000ns 0.000ns 0.118ns 1.377ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { Clk Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 0.118ns 1.385ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.983 ns + " "Info: + Micro setup delay of destination is 0.983 ns" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 {} Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 {} } { 0.000ns 0.246ns } { 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { Clk Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 {} } { 0.000ns 0.000ns 0.118ns 1.377ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { Clk Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 0.118ns 1.385ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5 D Clk 0.721 ns register " "Info: tsu for register \"Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5\" (data pin = \"D\", clock pin = \"Clk\") is 0.721 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.510 ns + Longest pin register " "Info: + Longest pin to register delay is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 144 96 264 160 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.438 ns) 2.510 ns Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5 2 REG LCCOMB_X29_Y30_N0 1 " "Info: 2: + IC(1.093 ns) + CELL(0.438 ns) = 2.510 ns; Loc. = LCCOMB_X29_Y30_N0; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { D Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 56.45 % ) " "Info: Total cell delay = 1.417 ns ( 56.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 43.55 % ) " "Info: Total interconnect delay = 1.093 ns ( 43.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { D Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { D {} D~combout {} Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 1.093ns } { 0.000ns 0.979ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.863 ns + " "Info: + Micro setup delay of destination is 0.863 ns" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.652 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.150 ns) 2.652 ns Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5 3 REG LCCOMB_X29_Y30_N0 1 " "Info: 3: + IC(1.385 ns) + CELL(0.150 ns) = 2.652 ns; Loc. = LCCOMB_X29_Y30_N0; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1\|D_latch_block:inst\|inst5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.33 % ) " "Info: Total cell delay = 1.149 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.503 ns ( 56.67 % ) " "Info: Total interconnect delay = 1.503 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { Clk Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 0.118ns 1.385ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { D Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { D {} D~combout {} Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 1.093ns } { 0.000ns 0.979ns 0.438ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { Clk Clk~clkctrl Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 0.118ns 1.385ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q2 Positive_MS_D_latch:inst2\|D_latch_block:inst1\|inst5~1 8.361 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q2\" through register \"Positive_MS_D_latch:inst2\|D_latch_block:inst1\|inst5~1\" is 8.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.766 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.378 ns) + CELL(0.271 ns) 2.766 ns Positive_MS_D_latch:inst2\|D_latch_block:inst1\|inst5~1 3 REG LCCOMB_X29_Y30_N2 1 " "Info: 3: + IC(1.378 ns) + CELL(0.271 ns) = 2.766 ns; Loc. = LCCOMB_X29_Y30_N2; Fanout = 1; REG Node = 'Positive_MS_D_latch:inst2\|D_latch_block:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { Clk~clkctrl Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.270 ns ( 45.91 % ) " "Info: Total cell delay = 1.270 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.496 ns ( 54.09 % ) " "Info: Total interconnect delay = 1.496 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { Clk Clk~clkctrl Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 {} } { 0.000ns 0.000ns 0.118ns 1.378ns } { 0.000ns 0.999ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.595 ns + Longest register pin " "Info: + Longest register to pin delay is 5.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Positive_MS_D_latch:inst2\|D_latch_block:inst1\|inst5~1 1 REG LCCOMB_X29_Y30_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y30_N2; Fanout = 1; REG Node = 'Positive_MS_D_latch:inst2\|D_latch_block:inst1\|inst5~1'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.807 ns) + CELL(2.788 ns) 5.595 ns Q2 2 PIN PIN_V11 0 " "Info: 2: + IC(2.807 ns) + CELL(2.788 ns) = 5.595 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'Q2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.595 ns" { Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 Q2 } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 280 592 768 296 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 49.83 % ) " "Info: Total cell delay = 2.788 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 50.17 % ) " "Info: Total interconnect delay = 2.807 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.595 ns" { Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 Q2 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.595 ns" { Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 {} Q2 {} } { 0.000ns 2.807ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { Clk Clk~clkctrl Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 {} } { 0.000ns 0.000ns 0.118ns 1.378ns } { 0.000ns 0.999ns 0.000ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.595 ns" { Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 Q2 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.595 ns" { Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 {} Q2 {} } { 0.000ns 2.807ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Positive_MS_D_latch:inst2\|D_latch_block:inst\|inst5 D Clk 0.168 ns register " "Info: th for register \"Positive_MS_D_latch:inst2\|D_latch_block:inst\|inst5\" (data pin = \"D\", clock pin = \"Clk\") is 0.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.651 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 176 96 264 192 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.150 ns) 2.651 ns Positive_MS_D_latch:inst2\|D_latch_block:inst\|inst5 3 REG LCCOMB_X29_Y30_N6 1 " "Info: 3: + IC(1.384 ns) + CELL(0.150 ns) = 2.651 ns; Loc. = LCCOMB_X29_Y30_N6; Fanout = 1; REG Node = 'Positive_MS_D_latch:inst2\|D_latch_block:inst\|inst5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { Clk~clkctrl Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.34 % ) " "Info: Total cell delay = 1.149 ns ( 43.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.502 ns ( 56.66 % ) " "Info: Total interconnect delay = 1.502 ns ( 56.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { Clk Clk~clkctrl Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 0.118ns 1.384ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.483 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "comparison_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/comparison_block.bdf" { { 144 96 264 160 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.413 ns) 2.483 ns Positive_MS_D_latch:inst2\|D_latch_block:inst\|inst5 2 REG LCCOMB_X29_Y30_N6 1 " "Info: 2: + IC(1.091 ns) + CELL(0.413 ns) = 2.483 ns; Loc. = LCCOMB_X29_Y30_N6; Fanout = 1; REG Node = 'Positive_MS_D_latch:inst2\|D_latch_block:inst\|inst5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { D Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 } "NODE_NAME" } } { "D_latch_block.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6/D_latch_block.bdf" { { 24 568 632 72 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.392 ns ( 56.06 % ) " "Info: Total cell delay = 1.392 ns ( 56.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 43.94 % ) " "Info: Total interconnect delay = 1.091 ns ( 43.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { D Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { D {} D~combout {} Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.979ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { Clk Clk~clkctrl Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 0.118ns 1.384ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { D Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { D {} D~combout {} Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 {} } { 0.000ns 0.000ns 1.091ns } { 0.000ns 0.979ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 09:08:58 2017 " "Info: Processing ended: Mon Nov 13 09:08:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
