# single-master-serial-controller-with-ack-interrupt
Single-master serial controller in Verilog using I2C-style START/STOP timing, ACK detection, and interrupt signaling. Designed with an FSM and verified through simulation using a behavioral slave model
