Timing Analyzer report for seg_display
Tue Jan 16 22:19:21 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; seg_display                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
; Clock Name                                                        ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                              ; Targets                                                               ;
+-------------------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------+
; clk                                                               ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                     ; { clk }                                                               ;
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk    ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|inclk[0] ; { counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                      ;
+------------+-----------------+-------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note ;
+------------+-----------------+-------------------------------------------------------------------+------+
; 159.62 MHz ; 159.62 MHz      ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                           ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 99993.735 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                        ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                             ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; clk                                                               ; 9.858     ; 0.000         ;
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 49999.719 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 99993.735 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 6.183      ;
; 99993.735 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 6.183      ;
; 99993.735 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 6.183      ;
; 99993.914 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 6.004      ;
; 99993.914 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 6.004      ;
; 99993.914 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 6.004      ;
; 99994.051 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.867      ;
; 99994.051 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.867      ;
; 99994.051 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.867      ;
; 99994.248 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.670      ;
; 99994.251 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.669      ;
; 99994.251 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.669      ;
; 99994.251 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.669      ;
; 99994.254 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.666      ;
; 99994.254 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.666      ;
; 99994.254 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.666      ;
; 99994.256 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.662      ;
; 99994.256 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.662      ;
; 99994.256 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.662      ;
; 99994.427 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.491      ;
; 99994.485 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.433      ;
; 99994.485 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.433      ;
; 99994.485 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.433      ;
; 99994.506 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.414      ;
; 99994.506 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.414      ;
; 99994.506 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.414      ;
; 99994.512 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.406      ;
; 99994.512 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.406      ;
; 99994.512 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.406      ;
; 99994.513 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.406      ;
; 99994.513 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.406      ;
; 99994.513 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.406      ;
; 99994.520 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.399      ;
; 99994.520 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.399      ;
; 99994.520 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.399      ;
; 99994.564 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.354      ;
; 99994.582 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.337      ;
; 99994.582 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.337      ;
; 99994.582 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.337      ;
; 99994.595 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.323      ;
; 99994.595 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.323      ;
; 99994.595 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.323      ;
; 99994.655 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.265      ;
; 99994.655 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.265      ;
; 99994.655 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.265      ;
; 99994.757 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.162      ;
; 99994.757 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.162      ;
; 99994.757 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.162      ;
; 99994.764 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.156      ;
; 99994.767 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.153      ;
; 99994.769 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.149      ;
; 99994.783 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.137      ;
; 99994.783 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.137      ;
; 99994.783 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 5.137      ;
; 99994.837 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.082      ;
; 99994.837 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.082      ;
; 99994.837 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 5.082      ;
; 99994.867 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.051      ;
; 99994.867 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.051      ;
; 99994.867 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 5.051      ;
; 99994.958 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.961      ;
; 99994.958 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.961      ;
; 99994.958 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.961      ;
; 99994.998 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.920      ;
; 99995.019 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.901      ;
; 99995.025 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.893      ;
; 99995.026 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.893      ;
; 99995.033 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.886      ;
; 99995.091 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.828      ;
; 99995.091 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.828      ;
; 99995.091 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.828      ;
; 99995.095 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.824      ;
; 99995.108 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.810      ;
; 99995.127 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.791      ;
; 99995.127 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.791      ;
; 99995.127 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.791      ;
; 99995.129 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.789      ;
; 99995.129 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.789      ;
; 99995.129 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.789      ;
; 99995.168 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.752      ;
; 99995.233 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.685      ;
; 99995.233 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.685      ;
; 99995.233 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.685      ;
; 99995.270 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.649      ;
; 99995.296 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.081     ; 4.624      ;
; 99995.350 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.569      ;
; 99995.378 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.540      ;
; 99995.378 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.540      ;
; 99995.378 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.540      ;
; 99995.380 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.538      ;
; 99995.471 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.448      ;
; 99995.604 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.315      ;
; 99995.640 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.278      ;
; 99995.642 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.276      ;
; 99995.746 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.172      ;
; 99995.757 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[19] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.162      ;
; 99995.783 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[18] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.136      ;
; 99995.851 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[19] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.068      ;
; 99995.878 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[18] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.082     ; 4.041      ;
; 99995.891 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.083     ; 4.027      ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; seg_counter:counter_3|count[3]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.553 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.846      ;
; 0.560 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.853      ;
; 0.742 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[1]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[2]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[21] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.761 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.765 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[0]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.798 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.091      ;
; 0.808 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.101      ;
; 0.808 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.101      ;
; 0.809 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.102      ;
; 0.816 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.906 ; seg_counter:counter_3|count[3]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.199      ;
; 0.923 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.216      ;
; 0.923 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.216      ;
; 1.062 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.355      ;
; 1.062 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.355      ;
; 1.098 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[2]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.101 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.395      ;
; 1.106 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.399      ;
; 1.107 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[1]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[21] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.115 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[2]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.119 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
; 1.124 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.126 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.134 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.426      ;
; 1.136 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.162 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.455      ;
; 1.162 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.455      ;
; 1.163 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.456      ;
; 1.163 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.456      ;
; 1.228 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.521      ;
; 1.229 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.521      ;
; 1.230 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.230 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.523      ;
; 1.232 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.233 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.526      ;
; 1.239 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.243 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.535      ;
; 1.246 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
; 1.250 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.543      ;
; 1.256 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.265 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.266 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.275 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.276 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.569      ;
; 1.306 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.309 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.602      ;
; 1.363 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.656      ;
; 1.369 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.661      ;
; 1.370 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.370 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.663      ;
; 1.374 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.666      ;
; 1.378 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.671      ;
; 1.379 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.672      ;
; 1.383 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|clk_counter[21] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.676      ;
; 1.387 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.387 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.680      ;
; 1.387 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.679      ;
; 1.388 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.681      ;
; 1.396 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.396 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.405 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.697      ;
; 1.407 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.700      ;
; 1.415 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.708      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                       ;
+------------+-----------------+-------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                        ; Note ;
+------------+-----------------+-------------------------------------------------------------------+------+
; 168.27 MHz ; 168.27 MHz      ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                            ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 99994.057 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                         ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; clk                                                               ; 9.855     ; 0.000         ;
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 49999.718 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 99994.057 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.872      ;
; 99994.057 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.872      ;
; 99994.057 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.872      ;
; 99994.212 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.717      ;
; 99994.212 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.717      ;
; 99994.212 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.717      ;
; 99994.324 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.605      ;
; 99994.324 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.605      ;
; 99994.324 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.605      ;
; 99994.497 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.432      ;
; 99994.497 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.432      ;
; 99994.497 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.432      ;
; 99994.499 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.432      ;
; 99994.499 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.432      ;
; 99994.499 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.432      ;
; 99994.500 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.431      ;
; 99994.500 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.431      ;
; 99994.500 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.431      ;
; 99994.529 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.400      ;
; 99994.684 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.245      ;
; 99994.727 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.202      ;
; 99994.727 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.202      ;
; 99994.727 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.202      ;
; 99994.742 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.189      ;
; 99994.742 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.189      ;
; 99994.742 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.189      ;
; 99994.796 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.133      ;
; 99994.806 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 5.124      ;
; 99994.806 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 5.124      ;
; 99994.806 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 5.124      ;
; 99994.813 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 5.117      ;
; 99994.813 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 5.117      ;
; 99994.813 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 5.117      ;
; 99994.824 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.105      ;
; 99994.824 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.105      ;
; 99994.824 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.105      ;
; 99994.841 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.088      ;
; 99994.841 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.088      ;
; 99994.841 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 5.088      ;
; 99994.882 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 5.048      ;
; 99994.882 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 5.048      ;
; 99994.882 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 5.048      ;
; 99994.891 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.040      ;
; 99994.891 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.040      ;
; 99994.891 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 5.040      ;
; 99994.969 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.960      ;
; 99994.971 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 4.960      ;
; 99994.972 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 4.959      ;
; 99994.998 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 4.933      ;
; 99994.998 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 4.933      ;
; 99994.998 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 4.933      ;
; 99995.033 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.897      ;
; 99995.033 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.897      ;
; 99995.033 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.897      ;
; 99995.094 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.836      ;
; 99995.094 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.836      ;
; 99995.094 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.836      ;
; 99995.140 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.789      ;
; 99995.140 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.789      ;
; 99995.140 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.789      ;
; 99995.199 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.730      ;
; 99995.201 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.729      ;
; 99995.201 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.729      ;
; 99995.201 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.729      ;
; 99995.214 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 4.717      ;
; 99995.278 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.652      ;
; 99995.285 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.645      ;
; 99995.296 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.633      ;
; 99995.313 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.616      ;
; 99995.328 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.602      ;
; 99995.328 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.602      ;
; 99995.328 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.602      ;
; 99995.354 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.576      ;
; 99995.362 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.567      ;
; 99995.362 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.567      ;
; 99995.362 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.567      ;
; 99995.363 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 4.568      ;
; 99995.364 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.565      ;
; 99995.364 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.565      ;
; 99995.364 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.565      ;
; 99995.460 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.469      ;
; 99995.460 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.469      ;
; 99995.460 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.469      ;
; 99995.470 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.071     ; 4.461      ;
; 99995.505 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.425      ;
; 99995.566 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.364      ;
; 99995.592 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.337      ;
; 99995.592 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.337      ;
; 99995.592 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.337      ;
; 99995.612 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.317      ;
; 99995.673 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.257      ;
; 99995.800 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 4.130      ;
; 99995.834 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.095      ;
; 99995.836 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 4.093      ;
; 99995.932 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.997      ;
; 99996.064 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.073     ; 3.865      ;
; 99996.142 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[19] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 3.786      ;
; 99996.186 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.744      ;
; 99996.186 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.072     ; 3.744      ;
; 99996.188 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[18] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.074     ; 3.740      ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; seg_counter:counter_3|count[3]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.509 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.521 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.788      ;
; 0.690 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[2]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[1]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[21] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.705 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.708 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.710 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.722 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[0]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.747 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.758 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.025      ;
; 0.762 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.029      ;
; 0.762 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.029      ;
; 0.771 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.038      ;
; 0.852 ; seg_counter:counter_3|count[3]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.119      ;
; 0.863 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.130      ;
; 0.863 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.130      ;
; 0.990 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.257      ;
; 0.990 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.257      ;
; 1.012 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.279      ;
; 1.014 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[2]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.017 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[1]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[21] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.027 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[2]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.045 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.311      ;
; 1.046 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.081 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.348      ;
; 1.081 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.348      ;
; 1.084 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.351      ;
; 1.084 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.351      ;
; 1.108 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.374      ;
; 1.112 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.379      ;
; 1.114 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.381      ;
; 1.116 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.383      ;
; 1.117 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.384      ;
; 1.118 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.385      ;
; 1.127 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.134 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.136 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.404      ;
; 1.137 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.404      ;
; 1.139 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.140 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.143 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.409      ;
; 1.149 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.416      ;
; 1.151 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.417      ;
; 1.151 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.153 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.419      ;
; 1.154 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.421      ;
; 1.154 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.421      ;
; 1.165 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.433      ;
; 1.167 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.434      ;
; 1.168 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.221 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.489      ;
; 1.230 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.496      ;
; 1.234 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.501      ;
; 1.236 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|clk_counter[21] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.504      ;
; 1.238 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.505      ;
; 1.240 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.506      ;
; 1.243 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.510      ;
; 1.256 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.523      ;
; 1.258 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.525      ;
; 1.260 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.526      ;
; 1.261 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.263 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.530      ;
; 1.271 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.538      ;
; 1.272 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.538      ;
; 1.273 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.539      ;
; 1.274 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.541      ;
; 1.276 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.543      ;
; 1.280 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.548      ;
; 1.289 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.556      ;
; 1.291 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.557      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                            ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 99997.264 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                         ;
+-------------------------------------------------------------------+-------+---------------+
; Clock                                                             ; Slack ; End Point TNS ;
+-------------------------------------------------------------------+-------+---------------+
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+-------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                              ;
+-------------------------------------------------------------------+-----------+---------------+
; Clock                                                             ; Slack     ; End Point TNS ;
+-------------------------------------------------------------------+-----------+---------------+
; clk                                                               ; 9.423     ; 0.000         ;
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 49999.797 ; 0.000         ;
+-------------------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 99997.264 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.684      ;
; 99997.264 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.684      ;
; 99997.264 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.684      ;
; 99997.341 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.607      ;
; 99997.341 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.607      ;
; 99997.341 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.607      ;
; 99997.396 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.552      ;
; 99997.396 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.552      ;
; 99997.396 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.552      ;
; 99997.424 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.524      ;
; 99997.424 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.524      ;
; 99997.424 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.524      ;
; 99997.431 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.519      ;
; 99997.431 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.519      ;
; 99997.431 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.519      ;
; 99997.440 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.510      ;
; 99997.440 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.510      ;
; 99997.440 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.510      ;
; 99997.469 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.479      ;
; 99997.531 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.419      ;
; 99997.531 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.419      ;
; 99997.531 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.419      ;
; 99997.545 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.403      ;
; 99997.545 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.403      ;
; 99997.545 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.403      ;
; 99997.546 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.402      ;
; 99997.587 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.361      ;
; 99997.587 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.361      ;
; 99997.587 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.361      ;
; 99997.596 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.353      ;
; 99997.596 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.353      ;
; 99997.596 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.353      ;
; 99997.597 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.351      ;
; 99997.597 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.351      ;
; 99997.597 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.351      ;
; 99997.600 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.349      ;
; 99997.600 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.349      ;
; 99997.600 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.349      ;
; 99997.601 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.347      ;
; 99997.611 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.339      ;
; 99997.611 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.339      ;
; 99997.611 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.339      ;
; 99997.629 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.319      ;
; 99997.636 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.314      ;
; 99997.645 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.305      ;
; 99997.647 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.302      ;
; 99997.647 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.302      ;
; 99997.647 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.302      ;
; 99997.670 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.280      ;
; 99997.670 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.280      ;
; 99997.670 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.280      ;
; 99997.724 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.225      ;
; 99997.724 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.225      ;
; 99997.724 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.225      ;
; 99997.731 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.218      ;
; 99997.731 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.218      ;
; 99997.731 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.218      ;
; 99997.736 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.214      ;
; 99997.750 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.198      ;
; 99997.757 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.191      ;
; 99997.757 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.191      ;
; 99997.757 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.191      ;
; 99997.784 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.164      ;
; 99997.784 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.164      ;
; 99997.784 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.164      ;
; 99997.787 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.161      ;
; 99997.787 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.161      ;
; 99997.787 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.161      ;
; 99997.792 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.156      ;
; 99997.801 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.148      ;
; 99997.802 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.146      ;
; 99997.805 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.144      ;
; 99997.811 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.138      ;
; 99997.811 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.138      ;
; 99997.811 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.138      ;
; 99997.816 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.134      ;
; 99997.849 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.099      ;
; 99997.849 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.099      ;
; 99997.849 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.099      ;
; 99997.852 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.097      ;
; 99997.868 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.081      ;
; 99997.868 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.081      ;
; 99997.868 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.081      ;
; 99997.875 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.037     ; 2.075      ;
; 99997.921 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.027      ;
; 99997.921 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.027      ;
; 99997.921 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 2.027      ;
; 99997.929 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.020      ;
; 99997.936 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 2.013      ;
; 99997.962 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 1.986      ;
; 99997.989 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 1.959      ;
; 99997.992 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 1.956      ;
; 99998.016 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 1.933      ;
; 99998.054 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 1.894      ;
; 99998.073 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 1.876      ;
; 99998.126 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.039     ; 1.822      ;
; 99998.138 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[19] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 1.811      ;
; 99998.141 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[18] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 1.808      ;
; 99998.150 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[19] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 1.799      ;
; 99998.186 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[18] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.038     ; 1.763      ;
+-----------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                         ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; seg_counter:counter_3|count[3]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[0]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.219 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.229 ; seg_counter:counter_3|count[2]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.296 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[2]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[1]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; seg_counter:counter_3|clk_counter[23] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[21] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[0]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.326 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.446      ;
; 0.332 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[2]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.337 ; seg_counter:counter_3|count[1]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.342 ; seg_counter:counter_3|count[0]        ; seg_counter:counter_3|count[3]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.370 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.370 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.490      ;
; 0.384 ; seg_counter:counter_3|count[3]        ; seg_counter:counter_3|count[1]        ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.429 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.429 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.446 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.565      ;
; 0.447 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[2]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.570      ;
; 0.454 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[1]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[21] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[2]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.464 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.466 ; seg_counter:counter_3|clk_counter[22] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.472 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[9]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.509 ; seg_counter:counter_3|clk_counter[13] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.628      ;
; 0.510 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; seg_counter:counter_3|clk_counter[21] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.515 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.517 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.518 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; seg_counter:counter_3|clk_counter[12] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[3]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; seg_counter:counter_3|clk_counter[20] ; seg_counter:counter_3|clk_counter[23] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.527 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[4]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.646      ;
; 0.530 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; seg_counter:counter_3|clk_counter[10] ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.533 ; seg_counter:counter_3|clk_counter[4]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.535 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.537 ; seg_counter:counter_3|clk_counter[14] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.540 ; seg_counter:counter_3|clk_counter[18] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.661      ;
; 0.563 ; seg_counter:counter_3|clk_counter[6]  ; seg_counter:counter_3|clk_counter[6]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.683      ;
; 0.575 ; seg_counter:counter_3|clk_counter[11] ; seg_counter:counter_3|clk_counter[15] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.694      ;
; 0.576 ; seg_counter:counter_3|clk_counter[1]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.578 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|clk_counter[21] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.699      ;
; 0.579 ; seg_counter:counter_3|clk_counter[15] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.580 ; seg_counter:counter_3|clk_counter[9]  ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.699      ;
; 0.580 ; seg_counter:counter_3|clk_counter[3]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.581 ; seg_counter:counter_3|clk_counter[19] ; seg_counter:counter_3|clk_counter[22] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.583 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[11] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.587 ; seg_counter:counter_3|clk_counter[7]  ; seg_counter:counter_3|clk_counter[12] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; seg_counter:counter_3|clk_counter[5]  ; seg_counter:counter_3|clk_counter[10] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[7]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; seg_counter:counter_3|clk_counter[0]  ; seg_counter:counter_3|clk_counter[5]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; seg_counter:counter_3|clk_counter[8]  ; seg_counter:counter_3|clk_counter[13] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.709      ;
; 0.591 ; seg_counter:counter_3|clk_counter[2]  ; seg_counter:counter_3|clk_counter[8]  ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.592 ; seg_counter:counter_3|clk_counter[16] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.713      ;
; 0.593 ; seg_counter:counter_3|clk_counter[17] ; seg_counter:counter_3|clk_counter[20] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.714      ;
+-------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+--------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                              ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                   ; 99993.735 ; 0.187 ; N/A      ; N/A     ; 9.423               ;
;  clk                                                               ; N/A       ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 99993.735 ; 0.187 ; N/A      ; N/A     ; 49999.718           ;
; Design-wide TNS                                                    ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                               ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; seg[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 576      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                        ; To Clock                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; 576      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                            ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-----------+-------------+
; Target                                                            ; Clock                                                             ; Type      ; Status      ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-----------+-------------+
; clk                                                               ; clk                                                               ; Base      ; Constrained ;
; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jan 16 22:19:18 2024
Info: Command: quartus_sta seg_display -c seg_display
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'seg_display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {counter_3|clock_10KHz|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]} {counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 99993.735
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 99993.735               0.000 counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.858
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.858               0.000 clk 
    Info (332119): 49999.719               0.000 counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 99994.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 99994.057               0.000 counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.855               0.000 clk 
    Info (332119): 49999.718               0.000 counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 99997.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 99997.264               0.000 counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119): 49999.797               0.000 counter_3|clock_10KHz|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4729 megabytes
    Info: Processing ended: Tue Jan 16 22:19:21 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


