
---------- Begin Simulation Statistics ----------
simSeconds                                   0.146693                       # Number of seconds simulated (Second)
simTicks                                 146692980000                       # Number of ticks simulated (Tick)
finalTick                                146692980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1304.80                       # Real time elapsed on the host (Second)
hostTickRate                                112426045                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     710688                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      100000001                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    76640                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      76640                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        293385961                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       102411926                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       29                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      102315857                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    435                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              2411954                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1660176                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  13                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           293350163                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.348784                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.256620                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 263021776     89.66%     89.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9520390      3.25%     92.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7526234      2.57%     95.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    239596      0.08%     95.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    288689      0.10%     95.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    884336      0.30%     95.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  11679882      3.98%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    145597      0.05%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     43663      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             293350163                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   38987     78.92%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     78.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   9710     19.66%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   703      1.42%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           16      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      36624068     35.80%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     35.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1347701      1.32%     37.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     64344072     62.89%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      102315857                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.348741                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               49400                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000483                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                498031712                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               104824063                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       101542142                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   102365241                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                         50192                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                         206869                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         4168                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                  102411955                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                     1136                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                      1359185                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    64352253                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        29                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            46                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         3502                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                163                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect               2824                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect            3752                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                     6576                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                         102299631                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1339831                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     16226                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           65682909                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       16207356                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     64343078                       # Number of stores executed (Count)
system.cpu.numRate                           0.348686                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                    102291240                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                   101542142                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      21630183                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                      83608216                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.346104                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.258709                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             315                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           35798                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     100000001                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.933860                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.933860                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.340848                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.340848                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  183727511                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  21750503                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                        16                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1359185                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      64352253                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       155243                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        16935                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                16574433                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          16561680                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              6396                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             16516745                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                16516001                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBMissPct             0.000045                       # BTB Miss Percentage (Ratio)
system.cpu.branchPred.BTBHitRatio            0.999955                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            4662                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               2916                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1746                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          475                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1401286                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              6083                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    293137846                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.341136                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.258316                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       263616911     89.93%     89.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         9650701      3.29%     93.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         7232399      2.47%     95.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          108745      0.04%     95.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            8867      0.00%     95.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          752574      0.26%     95.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        11165022      3.81%     99.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           51219      0.02%     99.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          551408      0.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    293137846                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              100000001                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    64194500                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1305861                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   15851234                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   100000001                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  7269                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     35805501     35.81%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     35.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1305861      1.31%     37.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     62888639     62.89%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    100000001                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        551408                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1355282                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1355282                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1355282                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1355282                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     62717641                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        62717641                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     62717641                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       62717641                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 4411636770989                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 4411636770989                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 4411636770989                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 4411636770989                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     64072923                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      64072923                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     64072923                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     64072923                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.978848                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.978848                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.978848                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.978848                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 70341.242123                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 70341.242123                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 70341.242123                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 70341.242123                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        53884                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          804                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          607                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      88.771005                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          201                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      3922342                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           3922342                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     58794934                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      58794934                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     58794934                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     58794934                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      3922707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3922707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      3922707                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3922707                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 396961606495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 396961606495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 396961606495                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 396961606495                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.061223                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.061223                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.061223                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.061223                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 101195.834024                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 101195.834024                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 101195.834024                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 101195.834024                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                3922449                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1183845                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1183845                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          444                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           444                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     34411500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     34411500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1184289                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1184289                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000375                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000375                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 77503.378378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 77503.378378                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          286                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          286                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          158                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          158                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     13516000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     13516000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000133                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000133                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 85544.303797                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 85544.303797                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       171437                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         171437                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     62717197                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     62717197                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 4411602359489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 4411602359489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     62888634                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     62888634                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.997274                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.997274                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 70341.191420                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 70341.191420                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     58794648                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     58794648                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      3922549                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      3922549                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 396948090495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 396948090495                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.062373                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.062373                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 101196.464466                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 101196.464466                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.993203                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5277987                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3922705                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.345497                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              349500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.993203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999973                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          132068551                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         132068551                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  4429944                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             275893577                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2123859                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              10852591                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  50192                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             16163219                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   322                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              102529553                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1214                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             459491                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      104707197                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    16574433                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           16518917                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     292839747                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  101010                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  266                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          154                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    448068                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  2687                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          293350163                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.356936                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.304280                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                269659512     91.92%     91.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    74279      0.03%     91.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  6403042      2.18%     94.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    24451      0.01%     94.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  6371036      2.17%     96.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    22294      0.01%     96.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 10093780      3.44%     99.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    18965      0.01%     99.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   682804      0.23%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            293350163                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.056494                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.356892                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         447306                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            447306                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        447306                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           447306                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          761                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             761                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          761                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            761                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     57218499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     57218499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     57218499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     57218499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       448067                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        448067                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       448067                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       448067                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001698                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001698                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001698                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001698                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75188.566360                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 75188.566360                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75188.566360                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 75188.566360                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs         1054                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      87.833333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          307                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               307                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          219                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           219                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          219                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          219                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          542                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          542                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          542                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          542                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     43718999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     43718999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     43718999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     43718999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001210                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001210                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 80662.359779                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 80662.359779                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 80662.359779                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 80662.359779                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    307                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       447306                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          447306                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          761                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           761                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     57218499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     57218499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       448067                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       448067                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001698                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001698                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75188.566360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75188.566360                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          219                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          219                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          542                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          542                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     43718999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     43718999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001210                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001210                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 80662.359779                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 80662.359779                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           208.259673                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               447848                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                542                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             826.287823                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   208.259673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.813514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.813514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          235                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          235                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.917969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             896676                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            896676                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      151137                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   53324                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   78                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 163                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1463614                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    607                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1305861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.598587                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             9.251408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1301833     99.69%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   41      0.00%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   94      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   19      0.00%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   26      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   52      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   66      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    5      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.00%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    6      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                827      0.06%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1413      0.11%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 35      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                343      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                374      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 92      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                212      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                149      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  8      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 18      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 14      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  8      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  4      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              205      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1305861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  50192                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7874915                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  218277                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            792                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9487205                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             275718782                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              102465210                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   638                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  59436                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   4612                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              272264824                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            21901521                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   183957946                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                183957946                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps              21267397                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   634124                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      32                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  32                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  54130352                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        393416193                       # The number of ROB reads (Count)
system.cpu.rob.writes                       203015035                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100000001                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    16                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     87                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                    219                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       306                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    87                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                   219                       # number of overall hits (Count)
system.l2.overallHits::total                      306                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  455                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              3922488                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 3922943                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 455                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             3922488                       # number of overall misses (Count)
system.l2.overallMisses::total                3922943                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        41941000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    391075162500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       391117103500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       41941000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   391075162500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      391117103500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                542                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            3922707                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               3923249                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               542                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           3922707                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3923249                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.839483                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999944                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999922                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.839483                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999944                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999922                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 92178.021978                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 99700.792584                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    99699.920060                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 92178.021978                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 99700.792584                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   99699.920060                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              3889620                       # number of writebacks (Count)
system.l2.writebacks::total                   3889620                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              455                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          3922488                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             3922943                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             455                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         3922488                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            3922943                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     37391000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 351850302500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   351887693500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     37391000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 351850302500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  351887693500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.839483                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999944                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999922                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.839483                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999944                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999922                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 82178.021978                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 89700.797682                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 89699.925158                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 82178.021978                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 89700.797682                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 89699.925158                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                        3890294                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst              87                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 87                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           455                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              455                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     41941000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     41941000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            542                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.839483                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.839483                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 92178.021978                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 92178.021978                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          455                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          455                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     37391000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     37391000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.839483                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.839483                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 82178.021978                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 82178.021978                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                192                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   192                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          3922357                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             3922357                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 391062176500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   391062176500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        3922549                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           3922549                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999951                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999951                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 99700.811655                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 99700.811655                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      3922357                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         3922357                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 351838626500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 351838626500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999951                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999951                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 89700.816754                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 89700.816754                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             27                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                27                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          131                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             131                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     12986000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     12986000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          158                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           158                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.829114                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.829114                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 99129.770992                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 99129.770992                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          131                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          131                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     11676000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     11676000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.829114                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.829114                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 89129.770992                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 89129.770992                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          306                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              306                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          306                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          306                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      3922342                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          3922342                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      3922342                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      3922342                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32664.388565                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      7846002                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    3923062                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.999969                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.977506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         4.316217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     32659.094842                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000030                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000132                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.996676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.996838                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  277                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2450                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                24487                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 5554                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   66691094                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  66691094                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   3889620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.inst::samples       455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu.data::samples   3922486.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000074272500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       243072                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       243072                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            10693671                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            3651534                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3922941                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    3889620                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3922941                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  3889620                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.70                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3922941                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              3889620                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1431191                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 1310370                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1181022                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     350                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  62981                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 133027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 242692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 243081                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 243839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 274321                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 245053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 243392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 298816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 297146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 243512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 243385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 272175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 243252                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 355429                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 247106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       243072                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.138971                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     15.956027                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     66.528354                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047       243071    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        243072                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       243072                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.001818                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.001656                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.076840                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           242927     99.94%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               35      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               62      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               46      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        243072                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               251068224                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            248935680                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1711521737.44101453                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1696984272.86704516                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  146692960500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      18776.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        29120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    251039104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    248934016                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 198509.840075510088                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1711323227.600939035416                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1696972929.447612285614                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          455                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      3922486                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      3889620                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     18609000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 190303897750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3688465543750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     40898.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     48516.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    948284.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        29120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    251039104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      251068224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        29120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        29120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    248935680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    248935680                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          455                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      3922486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3922941                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      3889620                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        3889620                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         198510                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1711323228                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1711521737                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       198510                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        198510                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1696984273                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1696984273                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1696984273                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        198510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1711323228                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       3408506010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3922941                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             3889594                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       245374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       245322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       245194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       245156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       245200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       245145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       245145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       245280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       245143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       245264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       245234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       244994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       245054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       245085                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       245154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       245197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       243317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       243272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       243142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       243093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       243072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       243072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       243086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       243147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       243092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       243125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       243080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       242881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       242964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       243023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       243090                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       243138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            116767363000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           19614705000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       190322506750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                29765.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           48515.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             3574781                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            3613556                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.90                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       624198                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   801.031468                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   673.313214                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   325.619780                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        10211      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        65691     10.52%     12.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        21860      3.50%     15.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        38182      6.12%     21.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        29642      4.75%     26.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        10302      1.65%     28.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        24882      3.99%     32.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023       123715     19.82%     51.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       299713     48.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       624198                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             251068224                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten          248934016                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW             1711.521737                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1696.972929                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   26.63                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               13.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              13.26                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2227365840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1183873020                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    14007366240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   10153949220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 11579817600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  37814274810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  24486587520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  101453234250                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   691.602517                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  62087230750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4898170000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  79707579250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2229407880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1184958390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    14002432500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   10149731460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 11579817600.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  37765779210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  24527431200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  101439558240                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   691.509289                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  62185959750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4898156250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  79608864000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 586                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       3889620                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               318                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            3922355                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           3922355                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            586                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     11735820                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                11735820                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    500003904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                500003904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3922941                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3922941    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3922941                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         24993073500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        20103131750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        7812879                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3889938                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                700                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      7811962                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          307                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              781                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           3922549                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          3922547                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            542                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           158                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1391                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11767861                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               11769252                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        54336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    502083008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               502137344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         3890294                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 248935680                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           7813543                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000046                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.006759                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 7813186    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     357      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             7813543                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 146692980000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         7845651500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            813000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        5884057500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       7846005                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3922756                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             356                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          356                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
