-- VHDL for IBM SMS ALD page 14.16.02.1
-- Title: AR BUS GATD OUTPUT TO AR CHAN-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/21/2020 1:29:27 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_16_02_1_AR_BUS_GATD_OUTPUT_TO_AR_CHAN_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_THP4B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_HP4B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TTHP4B:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_4_DIGIT:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_UP4B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TP4B:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_5_DIGIT:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_6_DIGIT:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_HP8B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_THP8B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TTHP8B:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_7_DIGIT:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_TP8B:	 in STD_LOGIC;
		MS_AR_BUS_GTD_OUT_UP8B:	 in STD_LOGIC;
		MS_ADDR_EXIT_0_INSERT:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_8_DIGIT:	 in STD_LOGIC;
		MS_REAL_TIME_CLOCK_9_DIGIT:	 in STD_LOGIC;
		MS_RTC_BUSY_9_INSERT:	 in STD_LOGIC;
		MS_CONS_ADDR_REG_EXIT_GATE:	 in STD_LOGIC;
		PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY:	 in STD_LOGIC;
		MS_RTC_BUSY:	 in STD_LOGIC;
		PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR:	 out STD_LOGIC;
		PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR:	 out STD_LOGIC;
		PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR:	 out STD_LOGIC;
		PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR:	 out STD_LOGIC;
		PS_GATE_REAL_TIME_CLOCK:	 out STD_LOGIC);
end ALD_14_16_02_1_AR_BUS_GATD_OUTPUT_TO_AR_CHAN_ACC;

architecture behavioral of ALD_14_16_02_1_AR_BUS_GATD_OUTPUT_TO_AR_CHAN_ACC is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_4B_G: STD_LOGIC;
	signal OUT_2B_Q: STD_LOGIC;
	signal OUT_4C_D: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_4F_E: STD_LOGIC;
	signal OUT_4G_F: STD_LOGIC;
	signal OUT_4H_K: STD_LOGIC;
	signal OUT_2H_D: STD_LOGIC;
	signal OUT_4I_B: STD_LOGIC;
	signal OUT_DOT_4B: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;

begin

	OUT_4A_G <= NOT(MS_AR_BUS_GTD_OUT_THP4B AND MS_AR_BUS_GTD_OUT_HP4B AND MS_AR_BUS_GTD_OUT_TTHP4B );
	OUT_4B_G <= NOT(MS_REAL_TIME_CLOCK_4_DIGIT AND MS_AR_BUS_GTD_OUT_UP4B AND MS_AR_BUS_GTD_OUT_TP4B );
	OUT_2B_Q <= OUT_DOT_4B;
	OUT_4C_D <= NOT(MS_REAL_TIME_CLOCK_5_DIGIT AND MS_REAL_TIME_CLOCK_6_DIGIT AND MS_REAL_TIME_CLOCK_7_DIGIT );
	OUT_4D_G <= NOT(MS_AR_BUS_GTD_OUT_HP8B AND MS_AR_BUS_GTD_OUT_THP8B AND MS_AR_BUS_GTD_OUT_TTHP8B );
	OUT_4E_G <= NOT(MS_AR_BUS_GTD_OUT_TP8B AND MS_AR_BUS_GTD_OUT_UP8B AND MS_ADDR_EXIT_0_INSERT );
	OUT_2E_C <= OUT_DOT_4E;
	OUT_4F_E <= NOT(MS_REAL_TIME_CLOCK_7_DIGIT AND MS_REAL_TIME_CLOCK_8_DIGIT AND MS_REAL_TIME_CLOCK_9_DIGIT );
	OUT_4G_F <= NOT MS_RTC_BUSY_9_INSERT;
	OUT_4H_K <= NOT(MS_CONS_ADDR_REG_EXIT_GATE AND PS_STORE_ADDR_REGS_OP_DOT_T_DOT_C_CY );
	OUT_2H_D <= NOT OUT_DOT_4H;
	OUT_4I_B <= NOT MS_RTC_BUSY;
	OUT_DOT_4B <= OUT_4A_G OR OUT_4B_G OR OUT_4C_D;
	OUT_DOT_4E <= OUT_4D_G OR OUT_4E_G OR OUT_4F_E OR OUT_4G_F;
	OUT_DOT_4H <= OUT_4H_K OR OUT_4I_B;

	PS_AR_CH_4_BIT_STAR_TRANSLATOR_STAR <= OUT_2B_Q;
	PS_AR_CH_4_BIT_STAR_VAL_CHK_STAR <= OUT_2B_Q;
	PS_AR_CH_8_BIT_STAR_TRANSLATOR_STAR <= OUT_2E_C;
	PS_AR_CH_8_BIT_STAR_VAL_CHK_STAR <= OUT_2E_C;
	PS_GATE_REAL_TIME_CLOCK <= OUT_2H_D;


end;
