var structmxc__spixr__regs__t =
[
    [ "data32", "structmxc__spixr__regs__t.html#abf4598e6b6401e68b54614250834a231", null ],
    [ "data16", "structmxc__spixr__regs__t.html#a3f2c53c0ee00b0486ed88ee3c1c45481", null ],
    [ "data8", "structmxc__spixr__regs__t.html#a903143d87a5110b8d223a093ee28682c", null ],
    [ "ctrl1", "structmxc__spixr__regs__t.html#a661e2879ea52ba18153757482845a8f0", null ],
    [ "ctrl2", "structmxc__spixr__regs__t.html#a753c4fc439e94fa35b6d29a6075add3d", null ],
    [ "ctrl3", "structmxc__spixr__regs__t.html#a36ae9d4c3d470f49dc519eed1a8ac02a", null ],
    [ "ctrl4", "structmxc__spixr__regs__t.html#a6a681c5f9aa124a8105168e58539c1fa", null ],
    [ "brg_ctrl", "structmxc__spixr__regs__t.html#a959af8bccf851f69ace9c85e4d16f930", null ],
    [ "i2s_ctrl", "structmxc__spixr__regs__t.html#a90608b29b3f3212205facf083fc3864e", null ],
    [ "dma", "structmxc__spixr__regs__t.html#a22c165cb4836264617f9ca7084933cba", null ],
    [ "irq", "structmxc__spixr__regs__t.html#a0e2efcc6a2ea9a09315cd1bf411f1612", null ],
    [ "irqe", "structmxc__spixr__regs__t.html#a694583dda0ca9d64b70e997c6ed41584", null ],
    [ "wake", "structmxc__spixr__regs__t.html#a8be3ba10d6c326e1e6cf5fb74788032a", null ],
    [ "wakee", "structmxc__spixr__regs__t.html#ad3be5055a12fdff0e232874b09de6cf8", null ],
    [ "stat", "structmxc__spixr__regs__t.html#a483ed058b60736400e947a6abdec6c53", null ],
    [ "xmem_ctrl", "structmxc__spixr__regs__t.html#a5ba44f6f49bfb1e8245abb85bba9a215", null ]
];