{"version":"1.1.0","info":[["/home/jan/git/coge/dataset/designs/ALU.sv",[[[[[["ALU",[[0,0],[15,2]],[[0,7],[0,10]],[],["module"]],[104,9]],[[["CLK",[[1,4],[1,19]],[[1,16],[1,19]],["ALU"],["port","logic"]],["RST",[[2,4],[2,19]],[[2,16],[2,19]],["ALU"],["port","logic"]],["ACT",[[3,4],[3,19]],[[3,16],[3,19]],["ALU"],["port","logic"]],["OP",[[5,4],[5,24]],[[5,22],[5,24]],["ALU"],["port","logic"]],["MOVI",[[6,4],[6,26]],[[6,22],[6,26]],["ALU"],["port","logic"]],["REG_A",[[7,4],[7,27]],[[7,22],[7,27]],["ALU"],["port","logic"]],["REG_B",[[8,4],[8,27]],[[8,22],[8,27]],["ALU"],["port","logic"]],["MEM",[[9,4],[9,25]],[[9,22],[9,25]],["ALU"],["port","logic"]],["IMM",[[10,4],[10,25]],[[10,22],[10,25]],["ALU"],["port","logic"]],["DATA",[[12,4],[12,27]],[[12,23],[12,27]],["ALU"],["port","logic"]],["RDY",[[13,4],[13,26]],[[13,23],[13,26]],["ALU"],["port","logic"]],["VLD",[[14,4],[14,26]],[[14,23],[14,26]],["ALU"],["port","logic"]],["INIT",[[18,8],[18,12]],[[18,8],[18,12]],["ALU"],["enum_member","#AnonymousEnum0"]],["FIRST_STAGE",[[19,8],[19,19]],[[19,8],[19,19]],["ALU"],["enum_member","#AnonymousEnum0"]],["MUL_FIRST_STAGE",[[20,8],[20,23]],[[20,8],[20,23]],["ALU"],["enum_member","#AnonymousEnum0"]],["MUL_SECOND_STAGE",[[21,8],[21,24]],[[21,8],[21,24]],["ALU"],["enum_member","#AnonymousEnum0"]],["state_type",[[17,4],[22,17]],[[22,6],[22,16]],["ALU"],["typedef","#AnonymousEnum0"]],["state_curr",[[24,4],[24,25]],[[24,15],[24,25]],["ALU"],["variable","state_type"]],["state_next",[[25,4],[25,25]],[[25,15],[25,25]],["ALU"],["variable","state_type"]],["operand_A",[[27,4],[27,25]],[[27,16],[27,25]],["ALU"],["variable","logic"]],["operand_B",[[28,4],[28,25]],[[28,16],[28,25]],["ALU"],["variable","logic"]],["norm_res",[[30,4],[30,24]],[[30,16],[30,24]],["ALU"],["variable","logic"]],["mult_res",[[31,4],[31,24]],[[31,16],[31,24]],["ALU"],["variable","logic"]],["mult_req",[[32,4],[32,24]],[[32,16],[32,24]],["ALU"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/src/prev/arithmetic_unit.sv",[[[[[["arithmetic_unit",[[0,0],[16,2]],[[0,7],[0,22]],[],["module"]],[85,null]],[[["CLK",[[1,4],[1,19]],[[1,16],[1,19]],["arithmetic_unit"],["port","logic"]],["RST",[[2,4],[2,19]],[[2,16],[2,19]],["arithmetic_unit"],["port","logic"]],["ACT",[[3,4],[3,19]],[[3,16],[3,19]],["arithmetic_unit"],["port","logic"]],["COV",[[5,4],[5,19]],[[5,16],[5,19]],["arithmetic_unit"],["port","logic"]],["OP_CODE",[[7,4],[7,30]],[[7,23],[7,30]],["arithmetic_unit"],["port","logic"]],["MOVI",[[8,4],[8,27]],[[8,23],[8,27]],["arithmetic_unit"],["port","logic"]],["REG_A",[[9,4],[9,28]],[[9,23],[9,28]],["arithmetic_unit"],["port","logic"]],["REG_B",[[10,4],[10,28]],[[10,23],[10,28]],["arithmetic_unit"],["port","logic"]],["MEM",[[11,4],[11,26]],[[11,23],[11,26]],["arithmetic_unit"],["port","logic"]],["IMM",[[12,4],[12,26]],[[12,23],[12,26]],["arithmetic_unit"],["port","logic"]],["DATA",[[14,4],[14,28]],[[14,24],[14,28]],["arithmetic_unit"],["port","logic"]],["DATA_VALID",[[15,4],[15,34]],[[15,24],[15,34]],["arithmetic_unit"],["port","logic"]],["ADD",[[30,26],[31,16]],[[30,26],[31,4]],["arithmetic_unit"],["enum_member","#AnonymousEnum0"]],["SUB",[[31,26],[33,28]],[[31,26],[33,4]],["arithmetic_unit"],["enum_member","#AnonymousEnum0"]],["MUL",[[35,15],[36,18]],[[35,15],[35,21]],["arithmetic_unit"],["enum_member","#AnonymousEnum0"]],["DIV",[[37,12],[37,36]],[[37,12],[37,17]],["arithmetic_unit"],["enum_member","#AnonymousEnum0"]],["opcode_t",[[27,14],[38,29]],[[38,14],[38,28]],["arithmetic_unit"],["typedef","#AnonymousEnum0"]],["operand_a",[[38,35],[40,12]],[[39,29],[40,12]],["arithmetic_unit"],["variable","logic"]],["operand_b",[[40,18],[44,4]],[[42,4],[44,4]],["arithmetic_unit"],["variable","logic"]],["mul_counter",[[59,24],[61,59]],[[61,20],[61,59]],["arithmetic_unit"],["variable","logic"]],["mul_busy",[[62,26],[63,24]],[[62,40],[63,24]],["arithmetic_unit"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/src/prev/logs/arithmetic_unit.sv",[[[[[["arithmetic_unit",[[1,8],[15,10]],[[1,15],[1,30]],[],["module"]],[79,8]],[[["CLK",[[2,1],[2,27]],[[2,24],[2,27]],["arithmetic_unit"],["port","logic"]],["RST",[[3,1],[3,27]],[[3,24],[3,27]],["arithmetic_unit"],["port","logic"]],["ACT",[[4,1],[4,27]],[[4,24],[4,27]],["arithmetic_unit"],["port","logic"]],["OP_CODE",[[6,1],[6,38]],[[6,31],[6,38]],["arithmetic_unit"],["port","logic"]],["MOVI",[[7,1],[7,35]],[[7,31],[7,35]],["arithmetic_unit"],["port","logic"]],["REG_A",[[8,1],[8,36]],[[8,31],[8,36]],["arithmetic_unit"],["port","logic"]],["REG_B",[[9,1],[9,36]],[[9,31],[9,36]],["arithmetic_unit"],["port","logic"]],["MEM",[[10,1],[10,34]],[[10,31],[10,34]],["arithmetic_unit"],["port","logic"]],["IMM",[[11,1],[11,34]],[[11,31],[11,34]],["arithmetic_unit"],["port","logic"]],["DATA",[[13,1],[13,36]],[[13,32],[13,36]],["arithmetic_unit"],["port","logic"]],["DATA_VALID",[[14,1],[14,42]],[[14,32],[14,42]],["arithmetic_unit"],["port","logic"]],["ADD",[[18,16],[18,27]],[[18,16],[18,19]],["arithmetic_unit"],["enum_member","#AnonymousEnum2"]],["SUB",[[19,16],[19,27]],[[19,16],[19,19]],["arithmetic_unit"],["enum_member","#AnonymousEnum2"]],["MUL",[[20,16],[20,27]],[[20,16],[20,19]],["arithmetic_unit"],["enum_member","#AnonymousEnum2"]],["DIV",[[21,16],[21,27]],[[21,16],[21,19]],["arithmetic_unit"],["enum_member","#AnonymousEnum2"]],["opcode_t",[[17,12],[22,23]],[[22,14],[22,22]],["arithmetic_unit"],["typedef","#AnonymousEnum2"]],["operand_a",[[24,1],[24,34]],[[24,25],[24,34]],["arithmetic_unit"],["variable","logic"]],["operand_b",[[25,1],[25,34]],[[25,25],[25,34]],["arithmetic_unit"],["variable","logic"]],["mul_counter",[[29,1],[38,36]],[[38,25],[38,36]],["arithmetic_unit"],["variable","logic"]],["mul_busy",[[39,1],[39,33]],[[39,25],[39,33]],["arithmetic_unit"],["variable","logic"]]]]]]],null,0]],["/home/jan/git/coge/tmp/ALU_2025-06-23_10-49-275029/line_visit_0/ALU.sv",[[[[[["ALU",[[1,8],[16,10]],[[1,15],[1,18]],[],["module"]],[106,8]],[[["CLK",[[2,1],[2,27]],[[2,24],[2,27]],["ALU"],["port","logic"]],["RST",[[3,1],[3,27]],[[3,24],[3,27]],["ALU"],["port","logic"]],["ACT",[[4,1],[4,27]],[[4,24],[4,27]],["ALU"],["port","logic"]],["OP",[[6,1],[6,32]],[[6,30],[6,32]],["ALU"],["port","logic"]],["MOVI",[[7,1],[7,34]],[[7,30],[7,34]],["ALU"],["port","logic"]],["REG_A",[[8,1],[8,35]],[[8,30],[8,35]],["ALU"],["port","logic"]],["REG_B",[[9,1],[9,35]],[[9,30],[9,35]],["ALU"],["port","logic"]],["MEM",[[10,1],[10,33]],[[10,30],[10,33]],["ALU"],["port","logic"]],["IMM",[[11,1],[11,33]],[[11,30],[11,33]],["ALU"],["port","logic"]],["DATA",[[13,0],[13,35]],[[13,31],[13,35]],["ALU"],["port","logic"]],["RDY",[[14,1],[14,34]],[[14,31],[14,34]],["ALU"],["port","logic"]],["VLD",[[15,1],[15,34]],[[15,31],[15,34]],["ALU"],["port","logic"]],["INIT",[[19,16],[19,20]],[[19,16],[19,20]],["ALU"],["enum_member","#AnonymousEnum3"]],["FIRST_STAGE",[[20,16],[20,27]],[[20,16],[20,27]],["ALU"],["enum_member","#AnonymousEnum3"]],["MUL_FIRST_STAGE",[[21,16],[21,31]],[[21,16],[21,31]],["ALU"],["enum_member","#AnonymousEnum3"]],["MUL_SECOND_STAGE",[[22,16],[22,32]],[[22,16],[22,32]],["ALU"],["enum_member","#AnonymousEnum3"]],["state_type",[[18,12],[23,25]],[[23,14],[23,24]],["ALU"],["typedef","#AnonymousEnum3"]],["state_curr",[[25,1],[25,33]],[[25,23],[25,33]],["ALU"],["variable","state_type"]],["state_next",[[26,1],[26,33]],[[26,23],[26,33]],["ALU"],["variable","state_type"]],["operand_A",[[28,1],[28,33]],[[28,24],[28,33]],["ALU"],["variable","logic"]],["operand_B",[[29,1],[29,33]],[[29,24],[29,33]],["ALU"],["variable","logic"]],["norm_res",[[31,1],[31,32]],[[31,24],[31,32]],["ALU"],["variable","logic"]],["mult_res",[[32,1],[32,32]],[[32,24],[32,32]],["ALU"],["variable","logic"]],["mult_req",[[33,1],[33,32]],[[33,24],[33,32]],["ALU"],["variable","logic"]]]]]]],null,0]]]}