<stg><name>Block__proc</name>


<trans_list>

<trans id="672" from="1" to="2">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="2" to="3">
<condition id="122">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="2" to="34">
<condition id="167">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="3" to="4">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="4" to="5">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="5" to="6">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="6" to="7">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="7" to="8">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="8" to="9">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="9" to="10">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="10" to="11">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="11" to="12">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="12" to="13">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="13" to="14">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="14" to="15">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="15" to="16">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="16" to="17">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="17" to="18">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="18" to="19">
<condition id="141">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="18" to="25">
<condition id="140">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="19" to="20">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="20" to="21">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="21" to="22">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="22" to="23">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="23" to="24">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="24" to="18">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="25" to="26">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="26" to="27">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="27" to="28">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="28" to="29">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="29" to="30">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="30" to="31">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="31" to="32">
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i_i5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="31" to="33">
<condition id="162">
<or_exp><and_exp><literal name="exitcond_i_i5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="32" to="31">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="33" to="2">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="34" to="35">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="35" to="36">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="36" to="37">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="37" to="38">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="38" to="39">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="39" to="40">
<condition id="176">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="39" to="46">
<condition id="175">
<or_exp><and_exp><literal name="exitcond2_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="40" to="41">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="41" to="42">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="42" to="43">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="43" to="44">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="44" to="45">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="45" to="39">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="46" to="47">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="47" to="48">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="48" to="49">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="49" to="50">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="50" to="51">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="51" to="52">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="52" to="53">
<condition id="194">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="52" to="54">
<condition id="193">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="53" to="52">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="54" to="55">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="55" to="56">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="56" to="57">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="57" to="58">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="58" to="59">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="59" to="60">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="60" to="61">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="61" to="62">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="62" to="63">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="63" to="64">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="64" to="65">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="65" to="66">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="66" to="67">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="67" to="68">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="68" to="69">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="69" to="70">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="70" to="71">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="71" to="72">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="72" to="73">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="73" to="74">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="74" to="75">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="75" to="76">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="76" to="77">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="77" to="2">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore([3 x i32]* %test_data, [1 x i8]* @p_str, [12 x i8]* @p_str11, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore([3 x i32]* %compressed, [1 x i8]* @p_str, [12 x i8]* @p_str11, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecMemCore([3 x i32]* %dec_result, [1 x i8]* @p_str, [12 x i8]* @p_str11, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3  %size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size) nounwind

]]></Node>
<StgValue><ssdm name="size_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4  %select_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %select_r) nounwind

]]></Node>
<StgValue><ssdm name="select_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5  %tmp = icmp eq i32 %select_read, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:6  br i1 %tmp, label %.preheader.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = add nsw i32 %size_read, -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %dec_result_addr = getelementptr [3 x i32]* %dec_result, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dec_result_addr"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_33 = add i32 %size_read, 1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_33, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %p_neg3 = xor i32 %size_read, -1

]]></Node>
<StgValue><ssdm name="p_neg3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_lshr3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr3"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %p_neg_t3 = sub i31 0, %p_lshr3

]]></Node>
<StgValue><ssdm name="p_neg_t3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_35 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_33, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:8  %tmp_36 = select i1 %tmp_34, i31 %p_neg_t3, i31 %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:9  %tmp_37 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_36, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_28 = add i32 %size_read, 1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_28, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %p_neg2 = xor i32 %size_read, -1

]]></Node>
<StgValue><ssdm name="p_neg2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:3  %p_lshr2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr2"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.preheader:4  %p_neg_t2 = sub i31 0, %p_lshr2

]]></Node>
<StgValue><ssdm name="p_neg_t2"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp_30 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_28, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader.preheader:6  %tmp_31 = select i1 %tmp_29, i31 %p_neg_t2, i31 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
.preheader.preheader:7  %tmp_32 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_31, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i_0_i1 = phi i32 [ 0, %0 ], [ %i_7, %18 ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_39 = icmp eq i32 %i_0_i1, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_39, label %adpcm_enc_main.exit.loopexit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_0_i1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %p_neg1 = sub i32 0, %i_0_i1

]]></Node>
<StgValue><ssdm name="p_neg1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_lshr1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="31">
<![CDATA[
:3  %tmp_12 = zext i31 %p_lshr1 to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %p_neg_t1 = sub i32 0, %tmp_12

]]></Node>
<StgValue><ssdm name="p_neg_t1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %p_lshr_f1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %i_0_i1, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr_f1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="31">
<![CDATA[
:6  %tmp_14 = zext i31 %p_lshr_f1 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %tmp_44 = select i1 %tmp_43, i32 %p_neg_t1, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="32">
<![CDATA[
:8  %tmp_45 = sext i32 %tmp_44 to i64

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %compressed_addr = getelementptr [3 x i32]* %compressed, i64 0, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="compressed_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2">
<![CDATA[
:10  %compressed_load = load i32* %compressed_addr, align 4

]]></Node>
<StgValue><ssdm name="compressed_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
adpcm_enc_main.exit.loopexit:0  br label %adpcm_enc_main.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %i_0_i = phi i32 [ %i_6, %encode.exit.i ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %tmp_38 = icmp eq i32 %i_0_i, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_38, label %adpcm_enc_main.exit.loopexit27, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
:14  %tqmf_load_1 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
adpcm_enc_main.exit.loopexit27:0  br label %adpcm_enc_main.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_39" val="1"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0">
<![CDATA[
adpcm_enc_main.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="2">
<![CDATA[
:10  %compressed_load = load i32* %compressed_addr, align 4

]]></Node>
<StgValue><ssdm name="compressed_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32">
<![CDATA[
:11  %tmp_46 = trunc i32 %compressed_load to i6

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_15 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %compressed_load, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="26">
<![CDATA[
:15  %tmp_47 = sext i26 %tmp_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store i32 %tmp_47, i32* @ih, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:29  %tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %compressed_load, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
:89  %ih_load = load i32* @ih, align 4

]]></Node>
<StgValue><ssdm name="ih_load"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="32">
<![CDATA[
:90  %tmp_65 = sext i32 %ih_load to i64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %qq2_code2_table_addr = getelementptr [4 x i14]* @qq2_code2_table, i64 0, i64 %tmp_65

]]></Node>
<StgValue><ssdm name="qq2_code2_table_addr"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="2">
<![CDATA[
:92  %qq2_code2_table_load = load i14* %qq2_code2_table_addr, align 2

]]></Node>
<StgValue><ssdm name="qq2_code2_table_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="2">
<![CDATA[
:92  %qq2_code2_table_load = load i14* %qq2_code2_table_addr, align 2

]]></Node>
<StgValue><ssdm name="qq2_code2_table_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="4">
<![CDATA[
:30  %tmp_50 = zext i4 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %qq4_code4_table_addr = getelementptr [16 x i16]* @qq4_code4_table, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="qq4_code4_table_addr"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="4">
<![CDATA[
:32  %qq4_code4_table_load = load i16* %qq4_code4_table_addr, align 2

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
:38  %il_load = load i32* @il, align 4

]]></Node>
<StgValue><ssdm name="il_load"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
:39  %tmp_54 = sext i32 %il_load to i64

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %qq6_code6_table_addr = getelementptr [64 x i16]* @qq6_code6_table, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="qq6_code6_table_addr"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="6">
<![CDATA[
:41  %qq6_code6_table_load = load i16* %qq6_code6_table_addr, align 2

]]></Node>
<StgValue><ssdm name="qq6_code6_table_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
:87  %dec_deth_load = load i32* @dec_deth, align 4

]]></Node>
<StgValue><ssdm name="dec_deth_load"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="45" op_0_bw="32">
<![CDATA[
:88  %tmp_93_cast = sext i32 %dec_deth_load to i45

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="45" op_0_bw="14">
<![CDATA[
:93  %tmp_95_cast = sext i14 %qq2_code2_table_load to i45

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
:94  %tmp_66 = mul i45 %tmp_95_cast, %tmp_93_cast

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="148" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="4">
<![CDATA[
:32  %qq4_code4_table_load = load i16* %qq4_code4_table_addr, align 2

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="6">
<![CDATA[
:41  %qq6_code6_table_load = load i16* %qq6_code6_table_addr, align 2

]]></Node>
<StgValue><ssdm name="qq6_code6_table_load"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
:94  %tmp_66 = mul i45 %tmp_95_cast, %tmp_93_cast

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:27  %dec_detl_load = load i32* @dec_detl, align 4

]]></Node>
<StgValue><ssdm name="dec_detl_load"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="47" op_0_bw="32">
<![CDATA[
:28  %tmp_73_cast = sext i32 %dec_detl_load to i47

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="47" op_0_bw="16">
<![CDATA[
:33  %tmp_75_cast = sext i16 %qq4_code4_table_load to i47

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:34  %tmp_51 = mul i47 %tmp_75_cast, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="47" op_0_bw="16">
<![CDATA[
:42  %tmp_80_cast = sext i16 %qq6_code6_table_load to i47

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:43  %tmp_55 = mul i47 %tmp_80_cast, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
:94  %tmp_66 = mul i45 %tmp_95_cast, %tmp_93_cast

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:34  %tmp_51 = mul i47 %tmp_75_cast, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:43  %tmp_55 = mul i47 %tmp_80_cast, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  %tmp_19 = call fastcc i32 @filtez([6 x i32]* @dec_del_bph, [6 x i32]* @dec_del_dhx) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
:94  %tmp_66 = mul i45 %tmp_95_cast, %tmp_93_cast

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="30" op_0_bw="30" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
:95  %tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i45.i32.i32(i45 %tmp_66, i32 15, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="163" st_id="10" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:34  %tmp_51 = mul i47 %tmp_75_cast, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:43  %tmp_55 = mul i47 %tmp_80_cast, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  %tmp_19 = call fastcc i32 @filtez([6 x i32]* @dec_del_bph, [6 x i32]* @dec_del_dhx) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  store i32 %tmp_19, i32* @dec_szh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="30">
<![CDATA[
:96  %tmp_11 = sext i30 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97  %tmp_67 = add nsw i32 %tmp_11, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98  store i32 %tmp_11, i32* @dec_dh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106  store i32 %tmp_67, i32* @dec_ph, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
:12  %tmp_69_cast = zext i6 %tmp_46 to i32

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  store i32 %tmp_69_cast, i32* @ilr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %tmp_16 = call fastcc i32 @filtez([6 x i32]* @dec_del_bpl, [6 x i32]* @dec_del_dltx) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:19  %dec_rlt1_load = load i32* @dec_rlt1, align 4

]]></Node>
<StgValue><ssdm name="dec_rlt1_load"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
:20  %dec_al1_load = load i32* @dec_al1, align 4

]]></Node>
<StgValue><ssdm name="dec_al1_load"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
:21  %dec_rlt2_load = load i32* @dec_rlt2, align 4

]]></Node>
<StgValue><ssdm name="dec_rlt2_load"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:22  %dec_al2_load = load i32* @dec_al2, align 4

]]></Node>
<StgValue><ssdm name="dec_al2_load"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:23  %tmp_48 = call fastcc i32 @filtep(i32 %dec_rlt1_load, i32 %dec_al1_load, i32 %dec_rlt2_load, i32 %dec_al2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:34  %tmp_51 = mul i47 %tmp_75_cast, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_51, i32 15, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  store i32 %tmp_52, i32* @dec_dlt, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:43  %tmp_55 = mul i47 %tmp_80_cast, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_55, i32 15, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  store i32 %tmp_56, i32* @dl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
:48  %dec_nbl_load = load i32* @dec_nbl, align 4

]]></Node>
<StgValue><ssdm name="dec_nbl_load"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="32">
<![CDATA[
:49  %tmp_58 = call fastcc i15 @logscl(i6 %tmp_46, i32 %dec_nbl_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
:79  %dec_rh1_load = load i32* @dec_rh1, align 4

]]></Node>
<StgValue><ssdm name="dec_rh1_load"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
:80  %dec_ah1_load = load i32* @dec_ah1, align 4

]]></Node>
<StgValue><ssdm name="dec_ah1_load"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
:81  %dec_rh2_load = load i32* @dec_rh2, align 4

]]></Node>
<StgValue><ssdm name="dec_rh2_load"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
:82  %dec_ah2_load = load i32* @dec_ah2, align 4

]]></Node>
<StgValue><ssdm name="dec_ah2_load"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:83  %tmp_63 = call fastcc i32 @filtep(i32 %dec_rh1_load, i32 %dec_ah1_load, i32 %dec_rh2_load, i32 %dec_ah2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
:99  %dec_nbh_load = load i32* @dec_nbh, align 4

]]></Node>
<StgValue><ssdm name="dec_nbh_load"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:100  %tmp_68 = call fastcc i15 @logsch(i32 %ih_load, i32 %dec_nbh_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:107  call fastcc void @upzero(i32 %tmp_11, [6 x i32]* @dec_del_dhx, [6 x i32]* @dec_del_bph) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
:108  %dec_ah1_load_1 = load i32* @dec_ah1, align 4

]]></Node>
<StgValue><ssdm name="dec_ah1_load_1"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
:109  %dec_ah2_load_1 = load i32* @dec_ah2, align 4

]]></Node>
<StgValue><ssdm name="dec_ah2_load_1"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
:110  %dec_ph_load = load i32* @dec_ph, align 4

]]></Node>
<StgValue><ssdm name="dec_ph_load"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
:111  %dec_ph1_load = load i32* @dec_ph1, align 4

]]></Node>
<StgValue><ssdm name="dec_ph1_load"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
:112  %dec_ph2_load = load i32* @dec_ph2, align 4

]]></Node>
<StgValue><ssdm name="dec_ph2_load"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:113  %tmp_70 = call fastcc i15 @uppol2(i32 %dec_ah1_load_1, i32 %dec_ah2_load_1, i32 %dec_ph_load, i32 %dec_ph1_load, i32 %dec_ph2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:126  store i32 %dec_ph1_load, i32* @dec_ph2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  store i32 %dec_ph_load, i32* @dec_ph1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="203" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  %tmp_16 = call fastcc i32 @filtez([6 x i32]* @dec_del_bpl, [6 x i32]* @dec_del_dltx) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %tmp_16, i32* @dec_szl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:23  %tmp_48 = call fastcc i32 @filtep(i32 %dec_rlt1_load, i32 %dec_al1_load, i32 %dec_rlt2_load, i32 %dec_al2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_49 = add nsw i32 %tmp_48, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  store i32 %tmp_48, i32* @dec_spl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  store i32 %tmp_49, i32* @dec_sl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_53 = add nsw i32 %tmp_52, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %tmp_57 = add nsw i32 %tmp_49, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  store i32 %tmp_57, i32* @rl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="32">
<![CDATA[
:49  %tmp_58 = call fastcc i15 @logscl(i6 %tmp_46, i32 %dec_nbl_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55  store i32 %tmp_53, i32* @dec_plt, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:83  %tmp_63 = call fastcc i32 @filtep(i32 %dec_rh1_load, i32 %dec_ah1_load, i32 %dec_rh2_load, i32 %dec_ah2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %tmp_64 = add nsw i32 %tmp_63, %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  store i32 %tmp_63, i32* @dec_sph, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  store i32 %tmp_64, i32* @dec_sh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
:100  %tmp_68 = call fastcc i15 @logsch(i32 %ih_load, i32 %dec_nbh_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:107  call fastcc void @upzero(i32 %tmp_11, [6 x i32]* @dec_del_dhx, [6 x i32]* @dec_del_bph) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:113  %tmp_70 = call fastcc i15 @uppol2(i32 %dec_ah1_load_1, i32 %dec_ah2_load_1, i32 %dec_ph_load, i32 %dec_ph1_load, i32 %dec_ph2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="15">
<![CDATA[
:50  %tmp_85_ext = zext i15 %tmp_58 to i32

]]></Node>
<StgValue><ssdm name="tmp_85_ext"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  store i32 %tmp_85_ext, i32* @dec_nbl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="5">
<![CDATA[
:52  %tmp_59 = call fastcc i15 @scalel(i15 %tmp_58, i5 8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  call fastcc void @upzero(i32 %tmp_52, [6 x i32]* @dec_del_dltx, [6 x i32]* @dec_del_bpl) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:57  %dec_al1_load_1 = load i32* @dec_al1, align 4

]]></Node>
<StgValue><ssdm name="dec_al1_load_1"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
:58  %dec_al2_load_1 = load i32* @dec_al2, align 4

]]></Node>
<StgValue><ssdm name="dec_al2_load_1"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
:59  %dec_plt_load = load i32* @dec_plt, align 4

]]></Node>
<StgValue><ssdm name="dec_plt_load"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:60  %dec_plt1_load = load i32* @dec_plt1, align 4

]]></Node>
<StgValue><ssdm name="dec_plt1_load"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
:61  %dec_plt2_load = load i32* @dec_plt2, align 4

]]></Node>
<StgValue><ssdm name="dec_plt2_load"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:62  %tmp_60 = call fastcc i15 @uppol2(i32 %dec_al1_load_1, i32 %dec_al2_load_1, i32 %dec_plt_load, i32 %dec_plt1_load, i32 %dec_plt2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  store i32 %dec_plt1_load, i32* @dec_plt2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  store i32 %dec_plt_load, i32* @dec_plt1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="15">
<![CDATA[
:114  %tmp_102_ext = sext i15 %tmp_70 to i32

]]></Node>
<StgValue><ssdm name="tmp_102_ext"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  store i32 %tmp_102_ext, i32* @dec_ah2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
:116  %tmp_71 = call fastcc i16 @uppol1(i32 %dec_ah1_load_1, i15 %tmp_70, i32 %dec_ph_load, i32 %dec_ph1_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:119  %dec_sh_load = load i32* @dec_sh, align 4

]]></Node>
<StgValue><ssdm name="dec_sh_load"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
:120  %dec_dh_load = load i32* @dec_dh, align 4

]]></Node>
<StgValue><ssdm name="dec_dh_load"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121  %tmp_72 = add nsw i32 %dec_sh_load, %dec_dh_load

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:122  store i32 %tmp_72, i32* @rh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
:123  %dec_rh1_load_1 = load i32* @dec_rh1, align 4

]]></Node>
<StgValue><ssdm name="dec_rh1_load_1"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  store i32 %dec_rh1_load_1, i32* @dec_rh2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:125  store i32 %tmp_72, i32* @dec_rh1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
:128  %rl_load = load i32* @rl, align 4

]]></Node>
<StgValue><ssdm name="rl_load"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129  %tmp_73 = add nsw i32 %tmp_72, %rl_load

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131  %tmp_74 = sub nsw i32 %rl_load, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132  store i32 %tmp_74, i32* @xd, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:133  store i32 %tmp_73, i32* @xs, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="248" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="5">
<![CDATA[
:52  %tmp_59 = call fastcc i15 @scalel(i15 %tmp_58, i5 8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="15">
<![CDATA[
:53  %p_trunc45_ext = zext i15 %tmp_59 to i32

]]></Node>
<StgValue><ssdm name="p_trunc45_ext"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  store i32 %p_trunc45_ext, i32* @dec_detl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  call fastcc void @upzero(i32 %tmp_52, [6 x i32]* @dec_del_dltx, [6 x i32]* @dec_del_bpl) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:62  %tmp_60 = call fastcc i15 @uppol2(i32 %dec_al1_load_1, i32 %dec_al2_load_1, i32 %dec_plt_load, i32 %dec_plt1_load, i32 %dec_plt2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
:116  %tmp_71 = call fastcc i16 @uppol1(i32 %dec_ah1_load_1, i15 %tmp_70, i32 %dec_ph_load, i32 %dec_ph1_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="16">
<![CDATA[
:117  %p_trunc2_ext = sext i16 %tmp_71 to i32

]]></Node>
<StgValue><ssdm name="p_trunc2_ext"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:118  store i32 %p_trunc2_ext, i32* @dec_ah1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="39" op_0_bw="32">
<![CDATA[
:130  %tmp_108_cast = sext i32 %tmp_73 to i39

]]></Node>
<StgValue><ssdm name="tmp_108_cast"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:140  %xa2 = mul i39 -44, %tmp_108_cast

]]></Node>
<StgValue><ssdm name="xa2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="15">
<![CDATA[
:63  %tmp_88_ext = sext i15 %tmp_60 to i32

]]></Node>
<StgValue><ssdm name="tmp_88_ext"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  store i32 %tmp_88_ext, i32* @dec_al2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
:65  %tmp_61 = call fastcc i16 @uppol1(i32 %dec_al1_load_1, i15 %tmp_60, i32 %dec_plt_load, i32 %dec_plt1_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="15">
<![CDATA[
:101  %tmp_99_ext = zext i15 %tmp_68 to i32

]]></Node>
<StgValue><ssdm name="tmp_99_ext"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102  store i32 %tmp_99_ext, i32* @dec_nbh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="5">
<![CDATA[
:103  %tmp_69 = call fastcc i15 @scalel(i15 %tmp_68, i5 10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:140  %xa2 = mul i39 -44, %tmp_108_cast

]]></Node>
<StgValue><ssdm name="xa2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="265" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
:65  %tmp_61 = call fastcc i16 @uppol1(i32 %dec_al1_load_1, i15 %tmp_60, i32 %dec_plt_load, i32 %dec_plt1_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="16">
<![CDATA[
:66  %p_trunc_ext1 = sext i16 %tmp_61 to i32

]]></Node>
<StgValue><ssdm name="p_trunc_ext1"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  store i32 %p_trunc_ext1, i32* @dec_al1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="5">
<![CDATA[
:103  %tmp_69 = call fastcc i15 @scalel(i15 %tmp_68, i5 10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="15">
<![CDATA[
:104  %p_trunc46_ext = zext i15 %tmp_69 to i32

]]></Node>
<StgValue><ssdm name="p_trunc46_ext"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105  store i32 %p_trunc46_ext, i32* @dec_deth, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="16" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:140  %xa2 = mul i39 -44, %tmp_108_cast

]]></Node>
<StgValue><ssdm name="xa2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
:68  %dec_sl_load = load i32* @dec_sl, align 4

]]></Node>
<StgValue><ssdm name="dec_sl_load"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
:69  %dec_dlt_load = load i32* @dec_dlt, align 4

]]></Node>
<StgValue><ssdm name="dec_dlt_load"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp_62 = add nsw i32 %dec_sl_load, %dec_dlt_load

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  store i32 %tmp_62, i32* @dec_rlt, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:72  %dec_rlt1_load_1 = load i32* @dec_rlt1, align 4

]]></Node>
<StgValue><ssdm name="dec_rlt1_load_1"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  store i32 %dec_rlt1_load_1, i32* @dec_rlt2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  store i32 %tmp_62, i32* @dec_rlt1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:134  %p_shl3 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tmp_74, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="37" op_0_bw="36">
<![CDATA[
:135  %p_shl3_cast = sext i36 %p_shl3 to i37

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:136  %p_shl4 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tmp_74, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="37" op_0_bw="34">
<![CDATA[
:137  %p_shl4_cast = sext i34 %p_shl4 to i37

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:138  %xa1 = sub i37 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="xa1"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="50" op_0_bw="37">
<![CDATA[
:139  %xa1_cast = sext i37 %xa1 to i50

]]></Node>
<StgValue><ssdm name="xa1_cast"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:140  %xa2 = mul i39 -44, %tmp_108_cast

]]></Node>
<StgValue><ssdm name="xa2"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="50" op_0_bw="39">
<![CDATA[
:141  %xa2_cast = sext i39 %xa2 to i50

]]></Node>
<StgValue><ssdm name="xa2_cast"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
:142  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %ad_ptr_0_rec_i_i = phi i4 [ 0, %4 ], [ %p_rec2_i_i, %13 ]

]]></Node>
<StgValue><ssdm name="ad_ptr_0_rec_i_i"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %h_ptr_0_rec_i_i = phi i5 [ 2, %4 ], [ %phitmp_i_i3, %13 ]

]]></Node>
<StgValue><ssdm name="h_ptr_0_rec_i_i"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
:2  %xa2_0_i_i = phi i50 [ %xa2_cast, %4 ], [ %xa2_2, %13 ]

]]></Node>
<StgValue><ssdm name="xa2_0_i_i"/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
:3  %xa1_0_i_i = phi i50 [ %xa1_cast, %4 ], [ %xa1_2, %13 ]

]]></Node>
<StgValue><ssdm name="xa1_0_i_i"/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="5">
<![CDATA[
:4  %h_ptr_0_rec_i_i_cast = zext i5 %h_ptr_0_rec_i_i to i64

]]></Node>
<StgValue><ssdm name="h_ptr_0_rec_i_i_cast"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="4">
<![CDATA[
:5  %ad_ptr_0_rec_i_i_cas = zext i4 %ad_ptr_0_rec_i_i to i64

]]></Node>
<StgValue><ssdm name="ad_ptr_0_rec_i_i_cas"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %h_addr_1 = getelementptr [24 x i15]* @h, i64 0, i64 %h_ptr_0_rec_i_i_cast

]]></Node>
<StgValue><ssdm name="h_addr_1"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %accumc_addr = getelementptr [11 x i32]* @accumc, i64 0, i64 %ad_ptr_0_rec_i_i_cas

]]></Node>
<StgValue><ssdm name="accumc_addr"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %accumd_addr = getelementptr [11 x i32]* @accumd, i64 0, i64 %ad_ptr_0_rec_i_i_cas

]]></Node>
<StgValue><ssdm name="accumd_addr"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %exitcond = icmp eq i4 %ad_ptr_0_rec_i_i, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %p_rec2_i_i = add i4 %ad_ptr_0_rec_i_i, 1

]]></Node>
<StgValue><ssdm name="p_rec2_i_i"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %exitcond, label %12, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
:0  %accumc_load_1 = load i32* %accumc_addr, align 4

]]></Node>
<StgValue><ssdm name="accumc_load_1"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %h_ptr_0_sum9_i_i = or i5 %h_ptr_0_rec_i_i, 1

]]></Node>
<StgValue><ssdm name="h_ptr_0_sum9_i_i"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="5">
<![CDATA[
:3  %h_ptr_0_sum9_i_i_cas = zext i5 %h_ptr_0_sum9_i_i to i64

]]></Node>
<StgValue><ssdm name="h_ptr_0_sum9_i_i_cas"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %h_ptr_1 = getelementptr [24 x i15]* @h, i64 0, i64 %h_ptr_0_sum9_i_i_cas

]]></Node>
<StgValue><ssdm name="h_ptr_1"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="15" op_0_bw="5">
<![CDATA[
:5  %h_load_1 = load i15* %h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_load_1"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
:10  %accumd_load_1 = load i32* %accumd_addr, align 4

]]></Node>
<StgValue><ssdm name="accumd_load_1"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="5">
<![CDATA[
:12  %h_ptr_1_load = load i15* %h_ptr_1, align 2

]]></Node>
<StgValue><ssdm name="h_ptr_1_load"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %phitmp_i_i3 = add i5 %h_ptr_0_rec_i_i, 2

]]></Node>
<StgValue><ssdm name="phitmp_i_i3"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
:2  %accumc_load = load i32* getelementptr inbounds ([11 x i32]* @accumc, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="accumc_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="310" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="4">
<![CDATA[
:0  %accumc_load_1 = load i32* %accumc_addr, align 4

]]></Node>
<StgValue><ssdm name="accumc_load_1"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="15" op_0_bw="5">
<![CDATA[
:5  %h_load_1 = load i15* %h_addr_1, align 4

]]></Node>
<StgValue><ssdm name="h_load_1"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
:10  %accumd_load_1 = load i32* %accumd_addr, align 4

]]></Node>
<StgValue><ssdm name="accumd_load_1"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="15" op_0_bw="5">
<![CDATA[
:12  %h_ptr_1_load = load i15* %h_ptr_1, align 2

]]></Node>
<StgValue><ssdm name="h_ptr_1_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="46" op_0_bw="32">
<![CDATA[
:1  %tmp_127_cast = sext i32 %accumc_load_1 to i46

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="46" op_0_bw="15">
<![CDATA[
:6  %tmp_128_cast = sext i15 %h_load_1 to i46

]]></Node>
<StgValue><ssdm name="tmp_128_cast"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:7  %tmp_85 = mul i46 %tmp_127_cast, %tmp_128_cast

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="46" op_0_bw="32">
<![CDATA[
:11  %tmp_130_cast = sext i32 %accumd_load_1 to i46

]]></Node>
<StgValue><ssdm name="tmp_130_cast"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="46" op_0_bw="15">
<![CDATA[
:13  %tmp_131_cast = sext i15 %h_ptr_1_load to i46

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:14  %tmp_86 = mul i46 %tmp_130_cast, %tmp_131_cast

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="320" st_id="21" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:7  %tmp_85 = mul i46 %tmp_127_cast, %tmp_128_cast

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:14  %tmp_86 = mul i46 %tmp_130_cast, %tmp_131_cast

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="322" st_id="22" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:7  %tmp_85 = mul i46 %tmp_127_cast, %tmp_128_cast

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:14  %tmp_86 = mul i46 %tmp_130_cast, %tmp_131_cast

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="324" st_id="23" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:7  %tmp_85 = mul i46 %tmp_127_cast, %tmp_128_cast

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:14  %tmp_86 = mul i46 %tmp_130_cast, %tmp_131_cast

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="50" op_0_bw="46">
<![CDATA[
:8  %tmp_129_cast = sext i46 %tmp_85 to i50

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:9  %xa1_2 = add i50 %tmp_129_cast, %xa1_0_i_i

]]></Node>
<StgValue><ssdm name="xa1_2"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="50" op_0_bw="46">
<![CDATA[
:15  %tmp_132_cast = sext i46 %tmp_86 to i50

]]></Node>
<StgValue><ssdm name="tmp_132_cast"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:16  %xa2_2 = add i50 %tmp_132_cast, %xa2_0_i_i

]]></Node>
<StgValue><ssdm name="xa2_2"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="331" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
:2  %accumc_load = load i32* getelementptr inbounds ([11 x i32]* @accumc, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="accumc_load"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="332" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="39" op_0_bw="32">
<![CDATA[
:3  %tmp_119_cast = sext i32 %accumc_load to i39

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:4  %tmp_81 = mul i39 -44, %tmp_119_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="334" st_id="27" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:4  %tmp_81 = mul i39 -44, %tmp_119_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="335" st_id="28" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:4  %tmp_81 = mul i39 -44, %tmp_119_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="336" st_id="29" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:4  %tmp_81 = mul i39 -44, %tmp_119_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
:7  %accumd_load = load i32* getelementptr inbounds ([11 x i32]* @accumd, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="accumd_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="338" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="46" op_0_bw="50">
<![CDATA[
:0  %tmp_118 = trunc i50 %xa1_0_i_i to i46

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="339" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="46" op_0_bw="50">
<![CDATA[
:1  %tmp_124 = trunc i50 %xa2_0_i_i to i46

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="340" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="46" op_0_bw="39">
<![CDATA[
:5  %tmp_120_cast = sext i39 %tmp_81 to i46

]]></Node>
<StgValue><ssdm name="tmp_120_cast"/></StgValue>
</operation>

<operation id="341" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:6  %xa1_1 = add i46 %tmp_118, %tmp_120_cast

]]></Node>
<StgValue><ssdm name="xa1_1"/></StgValue>
</operation>

<operation id="342" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
:7  %accumd_load = load i32* getelementptr inbounds ([11 x i32]* @accumd, i64 0, i64 10), align 8

]]></Node>
<StgValue><ssdm name="accumd_load"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:8  %p_shl7 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %accumd_load, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="37" op_0_bw="36">
<![CDATA[
:9  %p_shl7_cast = sext i36 %p_shl7 to i37

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:10  %p_shl8 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %accumd_load, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="37" op_0_bw="34">
<![CDATA[
:11  %p_shl8_cast = sext i34 %p_shl8 to i37

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:12  %tmp_82 = sub i37 %p_shl7_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="348" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="46" op_0_bw="37">
<![CDATA[
:13  %tmp_122_cast = sext i37 %tmp_82 to i46

]]></Node>
<StgValue><ssdm name="tmp_122_cast"/></StgValue>
</operation>

<operation id="349" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:14  %xa2_1 = add i46 %tmp_124, %tmp_122_cast

]]></Node>
<StgValue><ssdm name="xa2_1"/></StgValue>
</operation>

<operation id="350" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_83 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %xa1_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="351" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store i32 %tmp_83, i32* @xout1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_84 = call i32 @_ssdm_op_PartSelect.i32.i46.i32.i32(i46 %xa2_1, i32 14, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="353" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %tmp_84, i32* @xout2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %ad_ptr_1_rec_i_i = phi i5 [ 0, %12 ], [ %p_rec_i_i, %15 ]

]]></Node>
<StgValue><ssdm name="ad_ptr_1_rec_i_i"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i_1_i_i4 = phi i4 [ 0, %12 ], [ %i_5, %15 ]

]]></Node>
<StgValue><ssdm name="i_1_i_i4"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %ac_ptr_0_sum_i_i = add i5 %ad_ptr_1_rec_i_i, 10

]]></Node>
<StgValue><ssdm name="ac_ptr_0_sum_i_i"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="5">
<![CDATA[
:3  %ac_ptr_0_sum_i_i_cas = zext i5 %ac_ptr_0_sum_i_i to i64

]]></Node>
<StgValue><ssdm name="ac_ptr_0_sum_i_i_cas"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %accumc_addr_1 = getelementptr [11 x i32]* @accumc, i64 0, i64 %ac_ptr_0_sum_i_i_cas

]]></Node>
<StgValue><ssdm name="accumc_addr_1"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %accumd_addr_1 = getelementptr [11 x i32]* @accumd, i64 0, i64 %ac_ptr_0_sum_i_i_cas

]]></Node>
<StgValue><ssdm name="accumd_addr_1"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %p_rec_i_i = add i5 %ad_ptr_1_rec_i_i, -1

]]></Node>
<StgValue><ssdm name="p_rec_i_i"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %ad_ptr_0_sum7_i_i = add i5 %ad_ptr_1_rec_i_i, 9

]]></Node>
<StgValue><ssdm name="ad_ptr_0_sum7_i_i"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="5">
<![CDATA[
:8  %ad_ptr_0_sum7_i_i_ca = zext i5 %ad_ptr_0_sum7_i_i to i64

]]></Node>
<StgValue><ssdm name="ad_ptr_0_sum7_i_i_ca"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ad_ptr1 = getelementptr [11 x i32]* @accumd, i64 0, i64 %ad_ptr_0_sum7_i_i_ca

]]></Node>
<StgValue><ssdm name="ad_ptr1"/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %ac_ptr1 = getelementptr [11 x i32]* @accumc, i64 0, i64 %ad_ptr_0_sum7_i_i_ca

]]></Node>
<StgValue><ssdm name="ac_ptr1"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  %exitcond_i_i5 = icmp eq i4 %i_1_i_i4, -6

]]></Node>
<StgValue><ssdm name="exitcond_i_i5"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:12  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:13  %i_5 = add i4 %i_1_i_i4, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %exitcond_i_i5, label %decode.exit.i, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond_i_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="4">
<![CDATA[
:0  %ac_ptr1_load = load i32* %ac_ptr1, align 4

]]></Node>
<StgValue><ssdm name="ac_ptr1_load"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="exitcond_i_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
:2  %ad_ptr1_load = load i32* %ad_ptr1, align 4

]]></Node>
<StgValue><ssdm name="ad_ptr1_load"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
decode.exit.i:0  store i32 %tmp_74, i32* getelementptr inbounds ([11 x i32]* @accumc, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
decode.exit.i:1  store i32 %tmp_73, i32* getelementptr inbounds ([11 x i32]* @accumd, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="32">
<![CDATA[
decode.exit.i:2  %tmp_108 = sext i32 %i_0_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
decode.exit.i:3  %dec_result_addr_1 = getelementptr [3 x i32]* %dec_result, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="dec_result_addr_1"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
decode.exit.i:4  store i32 %tmp_83, i32* %dec_result_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
decode.exit.i:5  %tmp_109 = icmp slt i32 %i_0_i1, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="exitcond_i_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
decode.exit.i:6  br i1 %tmp_109, label %16, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="379" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="4">
<![CDATA[
:0  %ac_ptr1_load = load i32* %ac_ptr1, align 4

]]></Node>
<StgValue><ssdm name="ac_ptr1_load"/></StgValue>
</operation>

<operation id="380" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:1  store i32 %ac_ptr1_load, i32* %accumc_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="4">
<![CDATA[
:2  %ad_ptr1_load = load i32* %ad_ptr1, align 4

]]></Node>
<StgValue><ssdm name="ad_ptr1_load"/></StgValue>
</operation>

<operation id="382" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3  store i32 %ad_ptr1_load, i32* %accumd_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="384" st_id="33" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:0  store i32 %tmp_84, i32* %dec_result_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_122 = or i32 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="387" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_123 = sext i32 %tmp_122 to i64

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="388" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dec_result_addr_2 = getelementptr [3 x i32]* %dec_result, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="dec_result_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="33" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:3  store i32 %tmp_84, i32* %dec_result_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_7 = add nsw i32 %i_0_i1, 2

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="392" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="393" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
:14  %tqmf_load_1 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name="tqmf_load_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="394" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="39" op_0_bw="32">
<![CDATA[
:15  %tmp_65_cast = sext i32 %tqmf_load_1 to i39

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:16  %xb = mul i39 %tmp_65_cast, -44

]]></Node>
<StgValue><ssdm name="xb"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="396" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_40 = sext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="397" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %test_data_addr = getelementptr [3 x i32]* %test_data, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="test_data_addr"/></StgValue>
</operation>

<operation id="398" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="2">
<![CDATA[
:2  %test_data_load = load i32* %test_data_addr, align 4

]]></Node>
<StgValue><ssdm name="test_data_load"/></StgValue>
</operation>

<operation id="399" st_id="36" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:16  %xb = mul i39 %tmp_65_cast, -44

]]></Node>
<StgValue><ssdm name="xb"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="400" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="2">
<![CDATA[
:2  %test_data_load = load i32* %test_data_addr, align 4

]]></Node>
<StgValue><ssdm name="test_data_load"/></StgValue>
</operation>

<operation id="401" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_41 = or i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="402" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_42 = sext i32 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="403" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %test_data_addr_1 = getelementptr [3 x i32]* %test_data, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="test_data_addr_1"/></StgValue>
</operation>

<operation id="404" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="2">
<![CDATA[
:6  %test_data_load_1 = load i32* %test_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_load_1"/></StgValue>
</operation>

<operation id="405" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
:7  %tqmf_load = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="406" st_id="37" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:16  %xb = mul i39 %tmp_65_cast, -44

]]></Node>
<StgValue><ssdm name="xb"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="407" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="2">
<![CDATA[
:6  %test_data_load_1 = load i32* %test_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="test_data_load_1"/></StgValue>
</operation>

<operation id="408" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
:7  %tqmf_load = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="tqmf_load"/></StgValue>
</operation>

<operation id="409" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:8  %p_shl = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tqmf_load, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="410" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="37" op_0_bw="36">
<![CDATA[
:9  %p_shl_cast = sext i36 %p_shl to i37

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="411" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:10  %p_shl2 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tqmf_load, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="412" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="37" op_0_bw="34">
<![CDATA[
:11  %p_shl2_cast = sext i34 %p_shl2 to i37

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="413" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:12  %xa = sub i37 %p_shl_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="xa"/></StgValue>
</operation>

<operation id="414" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="50" op_0_bw="37">
<![CDATA[
:13  %xa_cast = sext i37 %xa to i50

]]></Node>
<StgValue><ssdm name="xa_cast"/></StgValue>
</operation>

<operation id="415" st_id="38" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:16  %xb = mul i39 %tmp_65_cast, -44

]]></Node>
<StgValue><ssdm name="xb"/></StgValue>
</operation>

<operation id="416" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="50" op_0_bw="39">
<![CDATA[
:17  %xb_cast = sext i39 %xb to i50

]]></Node>
<StgValue><ssdm name="xb_cast"/></StgValue>
</operation>

<operation id="417" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="418" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %tqmf_ptr_0_rec_i_i = phi i5 [ 2, %1 ], [ %phitmp_i_i, %6 ]

]]></Node>
<StgValue><ssdm name="tqmf_ptr_0_rec_i_i"/></StgValue>
</operation>

<operation id="419" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i_0_i_i = phi i4 [ 0, %1 ], [ %i, %6 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="420" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
:2  %xa_0_i_i = phi i50 [ %xa_cast, %1 ], [ %xa_2, %6 ]

]]></Node>
<StgValue><ssdm name="xa_0_i_i"/></StgValue>
</operation>

<operation id="421" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="50" op_0_bw="50" op_1_bw="0">
<![CDATA[
:3  %xb_0_i_i = phi i50 [ %xb_cast, %1 ], [ %xb_2, %6 ]

]]></Node>
<StgValue><ssdm name="xb_0_i_i"/></StgValue>
</operation>

<operation id="422" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="5">
<![CDATA[
:4  %tqmf_ptr_0_rec_i_i_c = zext i5 %tqmf_ptr_0_rec_i_i to i64

]]></Node>
<StgValue><ssdm name="tqmf_ptr_0_rec_i_i_c"/></StgValue>
</operation>

<operation id="423" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %h_addr = getelementptr [24 x i15]* @h, i64 0, i64 %tqmf_ptr_0_rec_i_i_c

]]></Node>
<StgValue><ssdm name="h_addr"/></StgValue>
</operation>

<operation id="424" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %tqmf_addr = getelementptr [24 x i32]* @tqmf, i64 0, i64 %tqmf_ptr_0_rec_i_i_c

]]></Node>
<StgValue><ssdm name="tqmf_addr"/></StgValue>
</operation>

<operation id="425" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %exitcond2_i_i = icmp eq i4 %i_0_i_i, -6

]]></Node>
<StgValue><ssdm name="exitcond2_i_i"/></StgValue>
</operation>

<operation id="426" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="427" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %i = add i4 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="428" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %exitcond2_i_i, label %5, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tqmf_ptr_0_sum67_i_i = or i5 %tqmf_ptr_0_rec_i_i, 1

]]></Node>
<StgValue><ssdm name="tqmf_ptr_0_sum67_i_i"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="5">
<![CDATA[
:1  %tqmf_ptr_0_sum67_i_i_1 = zext i5 %tqmf_ptr_0_sum67_i_i to i64

]]></Node>
<StgValue><ssdm name="tqmf_ptr_0_sum67_i_i_1"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %tqmf_ptr = getelementptr [24 x i32]* @tqmf, i64 0, i64 %tqmf_ptr_0_sum67_i_i_1

]]></Node>
<StgValue><ssdm name="tqmf_ptr"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="5">
<![CDATA[
:3  %tqmf_load_4 = load i32* %tqmf_addr, align 8

]]></Node>
<StgValue><ssdm name="tqmf_load_4"/></StgValue>
</operation>

<operation id="433" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %h_ptr = getelementptr [24 x i15]* @h, i64 0, i64 %tqmf_ptr_0_sum67_i_i_1

]]></Node>
<StgValue><ssdm name="h_ptr"/></StgValue>
</operation>

<operation id="434" st_id="39" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="5">
<![CDATA[
:6  %h_load = load i15* %h_addr, align 4

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="435" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="5">
<![CDATA[
:11  %tqmf_ptr_load = load i32* %tqmf_ptr, align 4

]]></Node>
<StgValue><ssdm name="tqmf_ptr_load"/></StgValue>
</operation>

<operation id="436" st_id="39" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="5">
<![CDATA[
:13  %h_ptr_load = load i15* %h_ptr, align 2

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>

<operation id="437" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:18  %phitmp_i_i = add i5 %tqmf_ptr_0_rec_i_i, 2

]]></Node>
<StgValue><ssdm name="phitmp_i_i"/></StgValue>
</operation>

<operation id="438" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
:2  %tqmf_load_2 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 22), align 8

]]></Node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="439" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="5">
<![CDATA[
:3  %tqmf_load_4 = load i32* %tqmf_addr, align 8

]]></Node>
<StgValue><ssdm name="tqmf_load_4"/></StgValue>
</operation>

<operation id="440" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="5">
<![CDATA[
:6  %h_load = load i15* %h_addr, align 4

]]></Node>
<StgValue><ssdm name="h_load"/></StgValue>
</operation>

<operation id="441" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="5">
<![CDATA[
:11  %tqmf_ptr_load = load i32* %tqmf_ptr, align 4

]]></Node>
<StgValue><ssdm name="tqmf_ptr_load"/></StgValue>
</operation>

<operation id="442" st_id="40" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="15" op_0_bw="5">
<![CDATA[
:13  %h_ptr_load = load i15* %h_ptr, align 2

]]></Node>
<StgValue><ssdm name="h_ptr_load"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="443" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="46" op_0_bw="32">
<![CDATA[
:4  %tmp_113_cast = sext i32 %tqmf_load_4 to i46

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="444" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="46" op_0_bw="15">
<![CDATA[
:7  %tmp_114_cast = sext i15 %h_load to i46

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="445" st_id="41" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:8  %tmp_79 = mul i46 %tmp_113_cast, %tmp_114_cast

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="446" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="46" op_0_bw="32">
<![CDATA[
:12  %tmp_116_cast = sext i32 %tqmf_ptr_load to i46

]]></Node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="447" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="46" op_0_bw="15">
<![CDATA[
:14  %tmp_117_cast = sext i15 %h_ptr_load to i46

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="448" st_id="41" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:15  %tmp_80 = mul i46 %tmp_116_cast, %tmp_117_cast

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="449" st_id="42" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:8  %tmp_79 = mul i46 %tmp_113_cast, %tmp_114_cast

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="450" st_id="42" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:15  %tmp_80 = mul i46 %tmp_116_cast, %tmp_117_cast

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="451" st_id="43" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:8  %tmp_79 = mul i46 %tmp_113_cast, %tmp_114_cast

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="452" st_id="43" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:15  %tmp_80 = mul i46 %tmp_116_cast, %tmp_117_cast

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="453" st_id="44" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:8  %tmp_79 = mul i46 %tmp_113_cast, %tmp_114_cast

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="454" st_id="44" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:15  %tmp_80 = mul i46 %tmp_116_cast, %tmp_117_cast

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="455" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="50" op_0_bw="46">
<![CDATA[
:9  %tmp_115_cast = sext i46 %tmp_79 to i50

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="456" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:10  %xa_2 = add i50 %tmp_115_cast, %xa_0_i_i

]]></Node>
<StgValue><ssdm name="xa_2"/></StgValue>
</operation>

<operation id="457" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="50" op_0_bw="46">
<![CDATA[
:16  %tmp_118_cast = sext i46 %tmp_80 to i50

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="458" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
:17  %xb_2 = add i50 %tmp_118_cast, %xb_0_i_i

]]></Node>
<StgValue><ssdm name="xb_2"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="460" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
:2  %tqmf_load_2 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 22), align 8

]]></Node>
<StgValue><ssdm name="tqmf_load_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="461" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="39" op_0_bw="32">
<![CDATA[
:3  %tmp_109_cast = sext i32 %tqmf_load_2 to i39

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="462" st_id="47" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:4  %tmp_77 = mul i39 -44, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="463" st_id="48" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:4  %tmp_77 = mul i39 -44, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="464" st_id="49" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:4  %tmp_77 = mul i39 -44, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="465" st_id="50" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
:4  %tmp_77 = mul i39 -44, %tmp_109_cast

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="466" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32">
<![CDATA[
:7  %tqmf_load_3 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 23), align 4

]]></Node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="467" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="47" op_0_bw="50">
<![CDATA[
:0  %tmp_75 = trunc i50 %xb_0_i_i to i47

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="468" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="47" op_0_bw="50">
<![CDATA[
:1  %tmp_76 = trunc i50 %xa_0_i_i to i47

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="469" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="47" op_0_bw="39">
<![CDATA[
:5  %tmp_110_cast = sext i39 %tmp_77 to i47

]]></Node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:6  %xa_1 = add i47 %tmp_76, %tmp_110_cast

]]></Node>
<StgValue><ssdm name="xa_1"/></StgValue>
</operation>

<operation id="471" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32">
<![CDATA[
:7  %tqmf_load_3 = load i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 23), align 4

]]></Node>
<StgValue><ssdm name="tqmf_load_3"/></StgValue>
</operation>

<operation id="472" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="36" op_0_bw="36" op_1_bw="32" op_2_bw="4">
<![CDATA[
:8  %p_shl5 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %tqmf_load_3, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="473" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="37" op_0_bw="36">
<![CDATA[
:9  %p_shl5_cast = sext i36 %p_shl5 to i37

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="474" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
:10  %p_shl6 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %tqmf_load_3, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="475" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="37" op_0_bw="34">
<![CDATA[
:11  %p_shl6_cast = sext i34 %p_shl6 to i37

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="476" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:12  %tmp_78 = sub i37 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="477" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="47" op_0_bw="37">
<![CDATA[
:13  %tmp_112_cast = sext i37 %tmp_78 to i47

]]></Node>
<StgValue><ssdm name="tmp_112_cast"/></StgValue>
</operation>

<operation id="478" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:14  %xb_1 = add i47 %tmp_75, %tmp_112_cast

]]></Node>
<StgValue><ssdm name="xb_1"/></StgValue>
</operation>

<operation id="479" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="480" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %tqmf_ptr_0_pn_rec_i_s = phi i6 [ 0, %5 ], [ %tqmf_ptr1_0_rec_i_i, %9 ]

]]></Node>
<StgValue><ssdm name="tqmf_ptr_0_pn_rec_i_s"/></StgValue>
</operation>

<operation id="481" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %i_1_i_i = phi i5 [ 0, %5 ], [ %i_4, %9 ]

]]></Node>
<StgValue><ssdm name="i_1_i_i"/></StgValue>
</operation>

<operation id="482" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %p_sum_i_i = add i6 %tqmf_ptr_0_pn_rec_i_s, 23

]]></Node>
<StgValue><ssdm name="p_sum_i_i"/></StgValue>
</operation>

<operation id="483" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="6">
<![CDATA[
:3  %p_sum_i_i_cast = zext i6 %p_sum_i_i to i64

]]></Node>
<StgValue><ssdm name="p_sum_i_i_cast"/></StgValue>
</operation>

<operation id="484" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %tqmf_addr_2 = getelementptr [24 x i32]* @tqmf, i64 0, i64 %p_sum_i_i_cast

]]></Node>
<StgValue><ssdm name="tqmf_addr_2"/></StgValue>
</operation>

<operation id="485" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %tqmf_ptr1_0_rec_i_i = add i6 %tqmf_ptr_0_pn_rec_i_s, -1

]]></Node>
<StgValue><ssdm name="tqmf_ptr1_0_rec_i_i"/></StgValue>
</operation>

<operation id="486" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tqmf_ptr_0_sum_i_i = add i6 %tqmf_ptr_0_pn_rec_i_s, 21

]]></Node>
<StgValue><ssdm name="tqmf_ptr_0_sum_i_i"/></StgValue>
</operation>

<operation id="487" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="6">
<![CDATA[
:7  %tqmf_ptr_0_sum_i_i_c = zext i6 %tqmf_ptr_0_sum_i_i to i64

]]></Node>
<StgValue><ssdm name="tqmf_ptr_0_sum_i_i_c"/></StgValue>
</operation>

<operation id="488" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tqmf_ptr1 = getelementptr [24 x i32]* @tqmf, i64 0, i64 %tqmf_ptr_0_sum_i_i_c

]]></Node>
<StgValue><ssdm name="tqmf_ptr1"/></StgValue>
</operation>

<operation id="489" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %exitcond_i_i = icmp eq i5 %i_1_i_i, -10

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="490" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:10  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 22, i64 22, i64 22) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="491" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %i_4 = add i5 %i_1_i_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="492" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %exitcond_i_i, label %8, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="5">
<![CDATA[
:0  %tqmf_ptr1_load = load i32* %tqmf_ptr1, align 4

]]></Node>
<StgValue><ssdm name="tqmf_ptr1_load"/></StgValue>
</operation>

<operation id="494" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %test_data_load, i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 1), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %test_data_load_1, i32* getelementptr inbounds ([24 x i32]* @tqmf, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:2  %tmp_87 = add i47 %xa_1, %xb_1

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="497" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_88 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_87, i32 15, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="498" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_88, i32* @xl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:5  %tmp_89 = sub i47 %xa_1, %xb_1

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="500" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_90 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_89, i32 15, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="501" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_90, i32* @xh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_20 = call fastcc i32 @filtez([6 x i32]* @delay_bpl, [6 x i32]* @delay_dltx) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="503" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32">
<![CDATA[
:10  %rlt1_load = load i32* @rlt1, align 4

]]></Node>
<StgValue><ssdm name="rlt1_load"/></StgValue>
</operation>

<operation id="504" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32">
<![CDATA[
:11  %al1_load = load i32* @al1, align 4

]]></Node>
<StgValue><ssdm name="al1_load"/></StgValue>
</operation>

<operation id="505" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32">
<![CDATA[
:12  %rlt2_load = load i32* @rlt2, align 4

]]></Node>
<StgValue><ssdm name="rlt2_load"/></StgValue>
</operation>

<operation id="506" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
:13  %al2_load = load i32* @al2, align 4

]]></Node>
<StgValue><ssdm name="al2_load"/></StgValue>
</operation>

<operation id="507" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:14  %tmp_91 = call fastcc i32 @filtep(i32 %rlt1_load, i32 %al1_load, i32 %rlt2_load, i32 %al2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="508" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
:65  %rh1_load = load i32* @rh1, align 4

]]></Node>
<StgValue><ssdm name="rh1_load"/></StgValue>
</operation>

<operation id="509" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32">
<![CDATA[
:66  %ah1_load = load i32* @ah1, align 4

]]></Node>
<StgValue><ssdm name="ah1_load"/></StgValue>
</operation>

<operation id="510" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32">
<![CDATA[
:67  %rh2_load = load i32* @rh2, align 4

]]></Node>
<StgValue><ssdm name="rh2_load"/></StgValue>
</operation>

<operation id="511" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32">
<![CDATA[
:68  %ah2_load = load i32* @ah2, align 4

]]></Node>
<StgValue><ssdm name="ah2_load"/></StgValue>
</operation>

<operation id="512" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:69  %tmp_104 = call fastcc i32 @filtep(i32 %rh1_load, i32 %ah1_load, i32 %rh2_load, i32 %ah2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="513" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="5">
<![CDATA[
:0  %tqmf_ptr1_load = load i32* %tqmf_ptr1, align 4

]]></Node>
<StgValue><ssdm name="tqmf_ptr1_load"/></StgValue>
</operation>

<operation id="514" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1  store i32 %tqmf_ptr1_load, i32* %tqmf_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="516" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_20 = call fastcc i32 @filtez([6 x i32]* @delay_bpl, [6 x i32]* @delay_dltx) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="517" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %tmp_20, i32* @szl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:14  %tmp_91 = call fastcc i32 @filtep(i32 %rlt1_load, i32 %al1_load, i32 %rlt2_load, i32 %al2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="519" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_92 = add nsw i32 %tmp_91, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="520" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_93 = sub nsw i32 %tmp_88, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="521" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  store i32 %tmp_91, i32* @spl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  store i32 %tmp_92, i32* @sl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  store i32 %tmp_93, i32* @el, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:69  %tmp_104 = call fastcc i32 @filtep(i32 %rh1_load, i32 %ah1_load, i32 %rh2_load, i32 %ah2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="525" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  store i32 %tmp_104, i32* @sph, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="526" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32">
<![CDATA[
:20  %detl_load = load i32* @detl, align 4

]]></Node>
<StgValue><ssdm name="detl_load"/></StgValue>
</operation>

<operation id="527" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %tmp_94 = call fastcc i6 @quantl(i32 %tmp_93, i32 %detl_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="528" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_23 = call fastcc i32 @filtez([6 x i32]* @delay_bph, [6 x i32]* @delay_dhx) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="529" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %tmp_94 = call fastcc i6 @quantl(i32 %tmp_93, i32 %detl_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="530" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:25  %tmp_21 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %tmp_94, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="531" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="4">
<![CDATA[
:26  %tmp_95 = zext i4 %tmp_21 to i64

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="532" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %qq4_code4_table_addr_1 = getelementptr [16 x i16]* @qq4_code4_table, i64 0, i64 %tmp_95

]]></Node>
<StgValue><ssdm name="qq4_code4_table_addr_1"/></StgValue>
</operation>

<operation id="533" st_id="56" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="4">
<![CDATA[
:28  %qq4_code4_table_load_1 = load i16* %qq4_code4_table_addr_1, align 2

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load_1"/></StgValue>
</operation>

<operation id="534" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63  %tmp_23 = call fastcc i32 @filtez([6 x i32]* @delay_bph, [6 x i32]* @delay_dhx) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="535" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  store i32 %tmp_23, i32* @szh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="536" st_id="57" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="4">
<![CDATA[
:28  %qq4_code4_table_load_1 = load i16* %qq4_code4_table_addr_1, align 2

]]></Node>
<StgValue><ssdm name="qq4_code4_table_load_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="537" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="47" op_0_bw="32">
<![CDATA[
:21  %tmp_143_cast = sext i32 %detl_load to i47

]]></Node>
<StgValue><ssdm name="tmp_143_cast"/></StgValue>
</operation>

<operation id="538" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="47" op_0_bw="16">
<![CDATA[
:29  %tmp_145_cast = sext i16 %qq4_code4_table_load_1 to i47

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="539" st_id="58" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:30  %tmp_96 = mul i47 %tmp_143_cast, %tmp_145_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="540" st_id="59" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:30  %tmp_96 = mul i47 %tmp_143_cast, %tmp_145_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="541" st_id="60" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:30  %tmp_96 = mul i47 %tmp_143_cast, %tmp_145_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="542" st_id="61" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="47" op_0_bw="47" op_1_bw="47">
<![CDATA[
:30  %tmp_96 = mul i47 %tmp_143_cast, %tmp_145_cast

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="543" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="47" op_2_bw="32" op_3_bw="32">
<![CDATA[
:31  %tmp_97 = call i32 @_ssdm_op_PartSelect.i32.i47.i32.i32(i47 %tmp_96, i32 15, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="544" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  store i32 %tmp_97, i32* @dlt, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32">
<![CDATA[
:79  %deth_load = load i32* @deth, align 4

]]></Node>
<StgValue><ssdm name="deth_load"/></StgValue>
</operation>

<operation id="546" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="43" op_0_bw="32">
<![CDATA[
:81  %tmp_159_cast = sext i32 %deth_load to i43

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="547" st_id="61" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:82  %tmp_106 = mul i43 %tmp_159_cast, 564

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="548" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_98 = add nsw i32 %tmp_97, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="549" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  store i32 %tmp_98, i32* @plt, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="62" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:82  %tmp_106 = mul i43 %tmp_159_cast, 564

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="551" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="6">
<![CDATA[
:23  %tmp_142_ext = zext i6 %tmp_94 to i32

]]></Node>
<StgValue><ssdm name="tmp_142_ext"/></StgValue>
</operation>

<operation id="552" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store i32 %tmp_142_ext, i32* @il, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32">
<![CDATA[
:34  %nbl_load = load i32* @nbl, align 4

]]></Node>
<StgValue><ssdm name="nbl_load"/></StgValue>
</operation>

<operation id="554" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="32">
<![CDATA[
:35  %tmp_99 = call fastcc i15 @logscl(i6 %tmp_94, i32 %nbl_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="555" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  call fastcc void @upzero(i32 %tmp_97, [6 x i32]* @delay_dltx, [6 x i32]* @delay_bpl) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32">
<![CDATA[
:43  %al1_load_1 = load i32* @al1, align 4

]]></Node>
<StgValue><ssdm name="al1_load_1"/></StgValue>
</operation>

<operation id="557" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32">
<![CDATA[
:44  %al2_load_1 = load i32* @al2, align 4

]]></Node>
<StgValue><ssdm name="al2_load_1"/></StgValue>
</operation>

<operation id="558" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32">
<![CDATA[
:45  %plt_load = load i32* @plt, align 4

]]></Node>
<StgValue><ssdm name="plt_load"/></StgValue>
</operation>

<operation id="559" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32">
<![CDATA[
:46  %plt1_load = load i32* @plt1, align 4

]]></Node>
<StgValue><ssdm name="plt1_load"/></StgValue>
</operation>

<operation id="560" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
:47  %plt2_load = load i32* @plt2, align 4

]]></Node>
<StgValue><ssdm name="plt2_load"/></StgValue>
</operation>

<operation id="561" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:48  %tmp_101 = call fastcc i15 @uppol2(i32 %al1_load_1, i32 %al2_load_1, i32 %plt_load, i32 %plt1_load, i32 %plt2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="562" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61  store i32 %plt1_load, i32* @plt2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  store i32 %plt_load, i32* @plt1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="63" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:82  %tmp_106 = mul i43 %tmp_159_cast, 564

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="565" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="15" op_0_bw="15" op_1_bw="6" op_2_bw="32">
<![CDATA[
:35  %tmp_99 = call fastcc i15 @logscl(i6 %tmp_94, i32 %nbl_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="566" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:42  call fastcc void @upzero(i32 %tmp_97, [6 x i32]* @delay_dltx, [6 x i32]* @delay_bpl) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:48  %tmp_101 = call fastcc i15 @uppol2(i32 %al1_load_1, i32 %al2_load_1, i32 %plt_load, i32 %plt1_load, i32 %plt2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="568" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %tmp_105 = add nsw i32 %tmp_104, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="569" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  store i32 %tmp_105, i32* @sh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="64" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
:82  %tmp_106 = mul i43 %tmp_159_cast, 564

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="571" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="15">
<![CDATA[
:36  %tmp_149_ext = zext i15 %tmp_99 to i32

]]></Node>
<StgValue><ssdm name="tmp_149_ext"/></StgValue>
</operation>

<operation id="572" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  store i32 %tmp_149_ext, i32* @nbl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="5">
<![CDATA[
:38  %tmp_100 = call fastcc i15 @scalel(i15 %tmp_99, i5 8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="574" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="15">
<![CDATA[
:49  %tmp_152_ext = sext i15 %tmp_101 to i32

]]></Node>
<StgValue><ssdm name="tmp_152_ext"/></StgValue>
</operation>

<operation id="575" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  store i32 %tmp_152_ext, i32* @al2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
:51  %tmp_102 = call fastcc i16 @uppol1(i32 %al1_load_1, i15 %tmp_101, i32 %plt_load, i32 %plt1_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="577" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32">
<![CDATA[
:73  %xh_load = load i32* @xh, align 4

]]></Node>
<StgValue><ssdm name="xh_load"/></StgValue>
</operation>

<operation id="578" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %n_assign = sub nsw i32 %xh_load, %tmp_105

]]></Node>
<StgValue><ssdm name="n_assign"/></StgValue>
</operation>

<operation id="579" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  store i32 %n_assign, i32* @eh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %n_assign, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="581" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  %tmp_158_cast_cast_ca = select i1 %tmp_125, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_158_cast_cast_ca"/></StgValue>
</operation>

<operation id="582" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  store i32 %tmp_158_cast_cast_ca, i32* @ih, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="31" op_0_bw="31" op_1_bw="43" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %tmp_13 = call i31 @_ssdm_op_PartSelect.i31.i43.i32.i32(i43 %tmp_106, i32 12, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="584" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="31">
<![CDATA[
:84  %decis = sext i31 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="decis"/></StgValue>
</operation>

<operation id="585" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %n_assign, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="586" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %m = sub nsw i32 0, %n_assign

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="587" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:87  %n_assign_1 = select i1 %tmp_126, i32 %m, i32 %n_assign

]]></Node>
<StgValue><ssdm name="n_assign_1"/></StgValue>
</operation>

<operation id="588" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %tmp_107 = icmp sgt i32 %n_assign_1, %decis

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="589" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="5">
<![CDATA[
:38  %tmp_100 = call fastcc i15 @scalel(i15 %tmp_99, i5 8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="590" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="15">
<![CDATA[
:39  %p_trunc_ext = zext i15 %tmp_100 to i32

]]></Node>
<StgValue><ssdm name="p_trunc_ext"/></StgValue>
</operation>

<operation id="591" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  store i32 %p_trunc_ext, i32* @detl, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
:51  %tmp_102 = call fastcc i16 @uppol1(i32 %al1_load_1, i15 %tmp_101, i32 %plt_load, i32 %plt1_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="593" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="16">
<![CDATA[
:52  %p_trunc3_ext = sext i16 %tmp_102 to i32

]]></Node>
<StgValue><ssdm name="p_trunc3_ext"/></StgValue>
</operation>

<operation id="594" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  store i32 %p_trunc3_ext, i32* @al1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
:54  %sl_load = load i32* @sl, align 4

]]></Node>
<StgValue><ssdm name="sl_load"/></StgValue>
</operation>

<operation id="596" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32">
<![CDATA[
:55  %dlt_load = load i32* @dlt, align 4

]]></Node>
<StgValue><ssdm name="dlt_load"/></StgValue>
</operation>

<operation id="597" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56  %tmp_103 = add nsw i32 %sl_load, %dlt_load

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="598" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57  store i32 %tmp_103, i32* @rlt, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32">
<![CDATA[
:58  %rlt1_load_1 = load i32* @rlt1, align 4

]]></Node>
<StgValue><ssdm name="rlt1_load_1"/></StgValue>
</operation>

<operation id="600" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59  store i32 %rlt1_load_1, i32* @rlt2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:60  store i32 %tmp_103, i32* @rlt1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="45" op_0_bw="32">
<![CDATA[
:80  %tmp_159_cast1 = sext i32 %deth_load to i45

]]></Node>
<StgValue><ssdm name="tmp_159_cast1"/></StgValue>
</operation>

<operation id="603" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:89  br i1 %tmp_107, label %10, label %encode.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %tmp_164_cast_cast_ca = select i1 %tmp_125, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="tmp_164_cast_cast_ca"/></StgValue>
</operation>

<operation id="605" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %tmp_164_cast_cast_ca, i32* @ih, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %encode.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="607" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:0  %ih_load_1 = load i32* @ih, align 4

]]></Node>
<StgValue><ssdm name="ih_load_1"/></StgValue>
</operation>

<operation id="608" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="32">
<![CDATA[
encode.exit.i:1  %tmp_110 = sext i32 %ih_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="609" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
encode.exit.i:2  %qq2_code2_table_addr_1 = getelementptr [4 x i14]* @qq2_code2_table, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="qq2_code2_table_addr_1"/></StgValue>
</operation>

<operation id="610" st_id="67" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="2">
<![CDATA[
encode.exit.i:3  %qq2_code2_table_load_1 = load i14* %qq2_code2_table_addr_1, align 2

]]></Node>
<StgValue><ssdm name="qq2_code2_table_load_1"/></StgValue>
</operation>

<operation id="611" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:39  %il_load_1 = load i32* @il, align 4

]]></Node>
<StgValue><ssdm name="il_load_1"/></StgValue>
</operation>

<operation id="612" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:40  %ih_load_2 = load i32* @ih, align 4

]]></Node>
<StgValue><ssdm name="ih_load_2"/></StgValue>
</operation>

<operation id="613" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:41  %tmp_127 = shl i32 %ih_load_2, 6

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="614" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:42  %tmp_119 = or i32 %il_load_1, %tmp_127

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="615" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
encode.exit.i:43  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_0_i, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="616" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:44  %p_neg = sub i32 0, %i_0_i

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="617" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
encode.exit.i:45  %p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="618" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="31">
<![CDATA[
encode.exit.i:46  %tmp_22 = zext i31 %p_lshr to i32

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="619" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:47  %p_neg_t = sub i32 0, %tmp_22

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="620" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
encode.exit.i:48  %p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %i_0_i, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="p_lshr_f"/></StgValue>
</operation>

<operation id="621" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="31">
<![CDATA[
encode.exit.i:49  %tmp_24 = zext i31 %p_lshr_f to i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="622" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
encode.exit.i:50  %tmp_120 = select i1 %tmp_128, i32 %p_neg_t, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="623" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="32">
<![CDATA[
encode.exit.i:51  %tmp_121 = sext i32 %tmp_120 to i64

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="624" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
encode.exit.i:52  %compressed_addr_1 = getelementptr [3 x i32]* %compressed, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="compressed_addr_1"/></StgValue>
</operation>

<operation id="625" st_id="67" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
encode.exit.i:53  store i32 %tmp_119, i32* %compressed_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:54  %i_6 = add nsw i32 2, %i_0_i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="627" st_id="68" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="14" op_0_bw="2">
<![CDATA[
encode.exit.i:3  %qq2_code2_table_load_1 = load i14* %qq2_code2_table_addr_1, align 2

]]></Node>
<StgValue><ssdm name="qq2_code2_table_load_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="628" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="45" op_0_bw="14">
<![CDATA[
encode.exit.i:4  %tmp_166_cast = sext i14 %qq2_code2_table_load_1 to i45

]]></Node>
<StgValue><ssdm name="tmp_166_cast"/></StgValue>
</operation>

<operation id="629" st_id="69" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
encode.exit.i:5  %tmp_111 = mul i45 %tmp_166_cast, %tmp_159_cast1

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="630" st_id="70" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
encode.exit.i:5  %tmp_111 = mul i45 %tmp_166_cast, %tmp_159_cast1

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="631" st_id="71" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
encode.exit.i:5  %tmp_111 = mul i45 %tmp_166_cast, %tmp_159_cast1

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="632" st_id="72" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
encode.exit.i:5  %tmp_111 = mul i45 %tmp_166_cast, %tmp_159_cast1

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="633" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="30" op_0_bw="30" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
encode.exit.i:6  %tmp_26 = call i30 @_ssdm_op_PartSelect.i30.i45.i32.i32(i45 %tmp_111, i32 15, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="634" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="30">
<![CDATA[
encode.exit.i:7  %tmp_27 = sext i30 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="635" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:8  store i32 %tmp_27, i32* @dh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:16  %tmp_114 = add nsw i32 %tmp_27, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="637" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:17  store i32 %tmp_114, i32* @ph, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="638" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:9  %nbh_load = load i32* @nbh, align 4

]]></Node>
<StgValue><ssdm name="nbh_load"/></StgValue>
</operation>

<operation id="639" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
encode.exit.i:10  %tmp_112 = call fastcc i15 @logsch(i32 %ih_load_1, i32 %nbh_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="640" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
encode.exit.i:18  call fastcc void @upzero(i32 %tmp_27, [6 x i32]* @delay_dhx, [6 x i32]* @delay_bph) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:19  %ah1_load_1 = load i32* @ah1, align 4

]]></Node>
<StgValue><ssdm name="ah1_load_1"/></StgValue>
</operation>

<operation id="642" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:20  %ah2_load_1 = load i32* @ah2, align 4

]]></Node>
<StgValue><ssdm name="ah2_load_1"/></StgValue>
</operation>

<operation id="643" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:21  %ph_load = load i32* @ph, align 4

]]></Node>
<StgValue><ssdm name="ph_load"/></StgValue>
</operation>

<operation id="644" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:22  %ph1_load = load i32* @ph1, align 4

]]></Node>
<StgValue><ssdm name="ph1_load"/></StgValue>
</operation>

<operation id="645" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:23  %ph2_load = load i32* @ph2, align 4

]]></Node>
<StgValue><ssdm name="ph2_load"/></StgValue>
</operation>

<operation id="646" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
encode.exit.i:24  %tmp_115 = call fastcc i15 @uppol2(i32 %ah1_load_1, i32 %ah2_load_1, i32 %ph_load, i32 %ph1_load, i32 %ph2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="647" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:37  store i32 %ph1_load, i32* @ph2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:38  store i32 %ph_load, i32* @ph1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="649" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32">
<![CDATA[
encode.exit.i:10  %tmp_112 = call fastcc i15 @logsch(i32 %ih_load_1, i32 %nbh_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="650" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
encode.exit.i:18  call fastcc void @upzero(i32 %tmp_27, [6 x i32]* @delay_dhx, [6 x i32]* @delay_bph) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
encode.exit.i:24  %tmp_115 = call fastcc i15 @uppol2(i32 %ah1_load_1, i32 %ah2_load_1, i32 %ph_load, i32 %ph1_load, i32 %ph2_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="652" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="15">
<![CDATA[
encode.exit.i:11  %tmp_170_ext = zext i15 %tmp_112 to i32

]]></Node>
<StgValue><ssdm name="tmp_170_ext"/></StgValue>
</operation>

<operation id="653" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:12  store i32 %tmp_170_ext, i32* @nbh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="654" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="5">
<![CDATA[
encode.exit.i:13  %tmp_113 = call fastcc i15 @scalel(i15 %tmp_112, i5 10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="655" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="15">
<![CDATA[
encode.exit.i:25  %tmp_173_ext = sext i15 %tmp_115 to i32

]]></Node>
<StgValue><ssdm name="tmp_173_ext"/></StgValue>
</operation>

<operation id="656" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:26  store i32 %tmp_173_ext, i32* @ah2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
encode.exit.i:27  %tmp_116 = call fastcc i16 @uppol1(i32 %ah1_load_1, i15 %tmp_115, i32 %ph_load, i32 %ph1_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="658" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="15" op_0_bw="15" op_1_bw="15" op_2_bw="5">
<![CDATA[
encode.exit.i:13  %tmp_113 = call fastcc i15 @scalel(i15 %tmp_112, i5 10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="659" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="15">
<![CDATA[
encode.exit.i:14  %p_trunc44_ext = zext i15 %tmp_113 to i32

]]></Node>
<StgValue><ssdm name="p_trunc44_ext"/></StgValue>
</operation>

<operation id="660" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:15  store i32 %p_trunc44_ext, i32* @deth, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="661" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="32" op_4_bw="32">
<![CDATA[
encode.exit.i:27  %tmp_116 = call fastcc i16 @uppol1(i32 %ah1_load_1, i15 %tmp_115, i32 %ph_load, i32 %ph1_load) nounwind

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="662" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="16">
<![CDATA[
encode.exit.i:28  %p_trunc4_ext = sext i16 %tmp_116 to i32

]]></Node>
<StgValue><ssdm name="p_trunc4_ext"/></StgValue>
</operation>

<operation id="663" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:29  store i32 %p_trunc4_ext, i32* @ah1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:30  %sh_load = load i32* @sh, align 4

]]></Node>
<StgValue><ssdm name="sh_load"/></StgValue>
</operation>

<operation id="665" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:31  %dh_load = load i32* @dh, align 4

]]></Node>
<StgValue><ssdm name="dh_load"/></StgValue>
</operation>

<operation id="666" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:32  %tmp_117 = add nsw i32 %dh_load, %sh_load

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="667" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:33  store i32 %tmp_117, i32* @yh, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32">
<![CDATA[
encode.exit.i:34  %rh1_load_1 = load i32* @rh1, align 4

]]></Node>
<StgValue><ssdm name="rh1_load_1"/></StgValue>
</operation>

<operation id="669" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:35  store i32 %rh1_load_1, i32* @rh2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
encode.exit.i:36  store i32 %tmp_117, i32* @rh1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
encode.exit.i:55  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
