// Seed: 3580737294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(id_4) 1) id_1 = id_1;
  tri id_6 = id_1 && -1, id_7;
endmodule
module module_1 (
    output tri1 id_0,
    id_6,
    output supply0 id_1,
    input wand id_2,
    output uwire id_3,
    input wor id_4
);
  assign id_0 = id_6 - 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_6 = 0;
  wire id_7;
endmodule
