
---------- Begin Simulation Statistics ----------
final_tick                               120508152894500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55085                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791500                       # Number of bytes of host memory used
host_op_rate                                    88482                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   181.54                       # Real time elapsed on the host
host_tick_rate                               14943628                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      16062752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002713                       # Number of seconds simulated
sim_ticks                                  2712818250                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         8     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     37.50%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2647                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       633404                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19757                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       872347                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       502374                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       633404                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       131030                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          953707                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40002                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2449                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14100820                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7124495                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19780                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             724275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1283083                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1237122                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16062736                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5250733                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.059142                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.136032                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       991073     18.87%     18.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1874185     35.69%     54.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       427395      8.14%     62.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       193908      3.69%     66.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       151950      2.89%     69.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       144743      2.76%     72.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       134914      2.57%     74.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        49482      0.94%     75.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1283083     24.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5250733                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1436910                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32801                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14834461                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3595534                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95086      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9860253     61.39%     61.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        86584      0.54%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32605      0.20%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        20986      0.13%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       329262      2.05%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       127366      0.79%     65.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       161050      1.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        62958      0.39%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       110449      0.69%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           31      0.00%     67.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       154150      0.96%     68.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21677      0.13%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11191      0.07%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3367523     20.96%     89.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1393220      8.67%     98.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       228011      1.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          334      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16062736                       # Class of committed instruction
system.switch_cpus.commit.refs                4989088                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16062736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.542562                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.542562                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2511315                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17643384                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           558762                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1560105                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20007                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        766013                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3684726                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    57                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1407702                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    75                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              953707                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            849297                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4532857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10961431                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          144                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           40014                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.175779                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       863176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       542376                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.020311                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5416207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.302624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.547496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2602410     48.05%     48.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           137363      2.54%     50.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           106570      1.97%     52.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           147894      2.73%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181851      3.36%     58.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           341758      6.31%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169017      3.12%     68.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           191539      3.54%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1537805     28.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5416207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2765898                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1376886                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33906                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           788809                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.095414                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5086781                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1407702                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          155141                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3711378                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          492                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1422623                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17299918                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3679079                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        31273                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16794526                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            252                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         55532                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20007                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         55917                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          192                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       382364                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          264                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       115824                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        29061                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          264                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29139                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4767                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26992565                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16778000                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498249                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13449031                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.092368                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16784737                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29018177                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13100834                       # number of integer regfile writes
system.switch_cpus.ipc                       1.843109                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.843109                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100167      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10427672     61.97%     62.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        88313      0.52%     63.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35035      0.21%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        20986      0.12%     63.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342468      2.04%     65.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129452      0.77%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       162825      0.97%     67.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63002      0.37%     67.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       142526      0.85%     68.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           44      0.00%     68.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       180320      1.07%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23563      0.14%     69.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13142      0.08%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3403416     20.23%     89.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1408733      8.37%     98.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       283655      1.69%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          482      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16825801                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1598498                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3174929                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1558911                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1911024                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              201377                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011968                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          121828     60.50%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             89      0.04%     60.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3455      1.72%     62.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            16      0.01%     62.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     62.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     62.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2324      1.15%     63.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10188      5.06%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56510     28.06%     96.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           563      0.28%     96.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6404      3.18%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15328513                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36174142                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15219089                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16626269                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17299909                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16825801                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1237114                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        79887                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1766051                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5416207                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.106565                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.278185                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       870466     16.07%     16.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       626504     11.57%     27.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       880390     16.25%     43.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       834723     15.41%     59.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       731661     13.51%     72.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       610573     11.27%     84.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       346515      6.40%     90.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       247251      4.57%     95.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       268124      4.95%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5416207                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.101178                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              849321                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    39                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       401319                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       306528                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3711378                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1422623                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6736619                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5425616                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          274939                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20752203                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         147748                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           862578                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         567363                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2819                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54965850                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17529367                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22501609                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2010777                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1294990                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20007                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2247901                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1749288                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3036406                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30016266                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4030633                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21267508                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34765863                       # The number of ROB writes
system.switch_cpus.timesIdled                     166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2783                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50060                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2783                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1700                       # Transaction distribution
system.membus.trans_dist::CleanEvict              947                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3164                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3164                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1610                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        12195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       414336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       414336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  414336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4774                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4774    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4774                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15616000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25322250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2712818250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        20622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          247                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19188                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           367                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6047                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          981                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        74681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2826048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2865344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4584                       # Total snoops (count)
system.tol2bus.snoopTraffic                    108800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30186                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.092195                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.289306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27403     90.78%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2783      9.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30186                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44195000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          37843500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            547999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          236                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        20592                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20828                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          236                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        20592                       # number of overall hits
system.l2.overall_hits::total                   20828                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          129                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4637                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4774                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          129                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4637                       # number of overall misses
system.l2.overall_misses::total                  4774                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10487500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    357974500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        368462000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10487500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    357974500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       368462000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25602                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25602                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.353425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.183796                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186470                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.353425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.183796                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186470                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81298.449612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77199.590252                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77180.980310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81298.449612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77199.590252                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77180.980310                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1700                       # number of writebacks
system.l2.writebacks::total                      1700                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4766                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4766                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    311604500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    320802000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    311604500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    320802000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.353425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.183796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186157                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.353425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.183796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186157                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71298.449612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67199.590252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67310.532942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71298.449612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67199.590252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67310.532942                       # average overall mshr miss latency
system.l2.replacements                           4584                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18922                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18922                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18922                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          247                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              247                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          247                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          247                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          846                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           846                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16024                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16024                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         3163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3164                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    235208500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     235208500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.164851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.164895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74362.472336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74338.969659                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3163                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    203578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    203578500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.164851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.164843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64362.472336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64362.472336                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                236                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10487500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10487500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.353425                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.356948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81298.449612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80057.251908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9197500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9197500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.353425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.351499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71298.449612                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71298.449612                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1474                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1479                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    122766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    122766000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6047                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.243959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.244584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83287.652646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83006.085193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1474                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    108026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    108026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.243959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.243757                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73287.652646                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73287.652646                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1855.717288                       # Cycle average of tags in use
system.l2.tags.total_refs                        9167                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4584                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999782                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              120505440077000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     238.001993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.145684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.839917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    24.330236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1590.399458                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.116212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.776562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.906112                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1953                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1715                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.953613                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    206777                       # Number of tag accesses
system.l2.tags.data_accesses                   206777                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       296768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             305536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       108800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          108800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         4637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1700                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1700                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             47183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            141550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3043330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    109394723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112626786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        47183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3043330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3090513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40105894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40105894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40105894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            47183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           141550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3043330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    109394723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152732679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000511506500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           91                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           91                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11081                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4766                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1700                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4766                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1700                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    48                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               71                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     46431750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   21925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               128650500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10588.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29338.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2953                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1251                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4766                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1700                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.223575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.083442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.863614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          670     37.08%     37.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          667     36.91%     73.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          170      9.41%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          128      7.08%     90.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      2.60%     93.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      1.55%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      0.94%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.89%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           64      3.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1807                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           91                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.175824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.896541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    232.243866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            90     98.90%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            91                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           91                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.901099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.889139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.650725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               81     89.01%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.20%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            91                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 280640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  104256                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  305024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               108800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       103.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2712385500                       # Total gap between requests
system.mem_ctrls.avgGap                     419484.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       272384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       104256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3043329.570641159080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 100406284.129060253501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 38430882.717631377280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         4637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1700                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      3885250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    124765250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58689697500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30118.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26906.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34523351.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5119380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2721015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10295880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2067120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     213894720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        619176750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        520158720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1373433585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.275562                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1346342250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     90480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1275985750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7804020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4136550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            21013020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6436260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     213894720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        801169200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        367026240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1421480010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.986452                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    947021250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     90480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1675306750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2712808000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       848894                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           848907                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       848894                       # number of overall hits
system.cpu.icache.overall_hits::total          848907                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15232500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15232500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15232500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15232500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       849297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       849312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       849297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       849312                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000475                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000477                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000475                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000477                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37797.766749                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37611.111111                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37797.766749                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37611.111111                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          247                       # number of writebacks
system.cpu.icache.writebacks::total               247                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           38                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          365                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          365                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13529000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13529000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13529000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13529000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37065.753425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37065.753425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37065.753425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37065.753425                       # average overall mshr miss latency
system.cpu.icache.replacements                    247                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       848894                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          848907                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15232500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15232500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       849297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       849312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000475                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000477                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37797.766749                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37611.111111                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13529000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13529000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37065.753425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37065.753425                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.002568                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46440                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               247                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            188.016194                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1698991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1698991                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4669421                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4669423                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4669421                       # number of overall hits
system.cpu.dcache.overall_hits::total         4669423                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26406                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26412                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26406                       # number of overall misses
system.cpu.dcache.overall_misses::total         26412                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    677915497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    677915497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    677915497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    677915497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4695827                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4695835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4695827                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4695835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005625                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 25672.782587                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25666.950515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25672.782587                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25666.950515                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5364                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               226                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.734513                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18922                       # number of writebacks
system.cpu.dcache.writebacks::total             18922                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1177                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1177                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1177                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1177                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25229                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    613097997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    613097997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    613097997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    613097997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005373                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005373                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005373                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005373                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 24301.319791                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24301.319791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 24301.319791                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24301.319791                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24211                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3295076                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3295077                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    226461500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    226461500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3302295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3302301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 31370.203629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31348.491141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    180831000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    180831000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001830                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 29928.997021                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29928.997021                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1374345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1374346                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19187                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19188                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    451453997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    451453997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1393532                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1393534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 23529.160213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23527.933969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    432266997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    432266997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22529.160213                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22529.160213                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120508152894500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.022436                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2242134                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24211                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.608071                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000093                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.022343                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000022                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9416905                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9416905                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               120516030984000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73725                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792944                       # Number of bytes of host memory used
host_op_rate                                   118197                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   542.56                       # Real time elapsed on the host
host_tick_rate                               14520337                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000014                       # Number of instructions simulated
sim_ops                                      64128181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007878                       # Number of seconds simulated
sim_ticks                                  7878089500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9265                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1835518                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        54583                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2566232                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1483964                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1835518                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       351554                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2799078                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          114957                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4947                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42271071                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21352576                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        54583                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2138527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3796176                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3533274                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48065429                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15284408                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.144736                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.130147                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2525390     16.52%     16.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5645539     36.94%     53.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1222573      8.00%     61.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       571525      3.74%     65.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       447656      2.93%     68.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       490472      3.21%     71.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       447762      2.93%     74.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       137315      0.90%     75.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3796176     24.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15284408                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4238937                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        95393                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44429575                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10834763                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284874      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29451035     61.27%     61.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       252240      0.52%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        95953      0.20%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63488      0.13%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       981582      2.04%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       376484      0.78%     65.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       470617      0.98%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       190464      0.40%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       319734      0.67%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           90      0.00%     67.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       447045      0.93%     68.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63150      0.13%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32560      0.07%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10167487     21.15%     89.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4200425      8.74%     98.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       667276      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          925      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48065429                       # Class of committed instruction
system.switch_cpus.commit.refs               15036113                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48065429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.525206                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.525206                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7141778                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52559433                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1641790                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4528311                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          55175                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2387366                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11080812                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    92                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4235692                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   170                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2799078                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2529741                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13141524                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8897                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32709113                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          110350                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.177650                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2557721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1598921                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.075955                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15754420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.378513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.548925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7367740     46.77%     46.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           402596      2.56%     49.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           330447      2.10%     51.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           450156      2.86%     54.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552275      3.51%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1007424      6.39%     64.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           505144      3.21%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           573631      3.64%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4565007     28.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15754420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8167155                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4067719                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        95378                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2325803                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.183343                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15300300                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4235692                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          437625                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11154049                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4277227                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51598722                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11064608                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        84782                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50157330                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         80991                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          55175                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         81894                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          646                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1188107                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          708                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       319297                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        75885                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          708                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        81664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        13714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80774626                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50110794                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497505                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40185787                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.180390                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50130478                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86986112                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39175568                       # number of integer regfile writes
system.switch_cpus.ipc                       1.904015                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.904015                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       298146      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31080616     61.86%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       257095      0.51%     62.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       102597      0.20%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63488      0.13%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1019232      2.03%     65.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       383283      0.76%     66.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       475503      0.95%     67.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       190501      0.38%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       414521      0.83%     68.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          127      0.00%     68.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       524079      1.04%     69.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        68651      0.14%     69.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38166      0.08%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10255353     20.41%     89.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4238518      8.44%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       830943      1.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1298      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50242117                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4724193                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9372068                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4597526                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5620752                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              598603                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011914                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          354842     59.28%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            247      0.04%     59.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           9871      1.65%     60.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            35      0.01%     60.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     60.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        10446      1.75%     62.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        29999      5.01%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         165149     27.59%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1183      0.20%     95.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        26831      4.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45818381                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107697762                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45513268                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49511910                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51598702                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50242117                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           20                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3533241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       232578                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5060932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15754420                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.189081                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.253247                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2239946     14.22%     14.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1826478     11.59%     25.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2569678     16.31%     42.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2520464     16.00%     58.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2177926     13.82%     71.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1813280     11.51%     83.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1082772      6.87%     90.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       750853      4.77%     95.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       773023      4.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15754420                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.188725                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2529741                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1012720                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       828071                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11154049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4277227                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20156346                       # number of misc regfile reads
system.switch_cpus.numCycles                 15756179                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          635398                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62153903                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         349800                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2609232                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1175433                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9444                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164262441                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52241844                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67149783                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5916873                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4173530                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          55175                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6537742                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4995821                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8945414                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89797927                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12895426                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63086935                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103668967                       # The number of ROB writes
system.switch_cpus.timesIdled                     226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160725                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8247                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7878089500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2819                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6694                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2571                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6629                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6629                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2819                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1033088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1033088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1033088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9448                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9448    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9448                       # Request fanout histogram
system.membus.reqLayer2.occupancy            48637500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           50378250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7878089500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7878089500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7878089500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7878089500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19223                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          675                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61144                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           684                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18539                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9107712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9194688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15431                       # Total snoops (count)
system.tol2bus.snoopTraffic                    428416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            95798                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086087                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.280495                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  87551     91.39%     91.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8247      8.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              95798                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143662500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119524999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1026000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7878089500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          658                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        70261                       # number of demand (read+write) hits
system.l2.demand_hits::total                    70919                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          658                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        70261                       # number of overall hits
system.l2.overall_hits::total                   70919                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         9422                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9448                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           26                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         9422                       # number of overall misses
system.l2.overall_misses::total                  9448                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2296500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    737182000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        739478500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2296500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    737182000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       739478500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79683                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80367                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79683                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80367                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.038012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.118244                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117561                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.038012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.118244                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117561                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88326.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78240.500955                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78268.257832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88326.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78240.500955                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78268.257832                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6694                       # number of writebacks
system.l2.writebacks::total                      6694                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         9422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9448                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         9422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9448                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2036500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    642962000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    644998500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2036500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    642962000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    644998500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.038012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.118244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.117561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.038012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.118244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117561                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78326.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68240.500955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68268.257832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78326.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68240.500955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68268.257832                       # average overall mshr miss latency
system.l2.replacements                          15431                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62625                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62625                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62625                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          675                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              675                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          675                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          675                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2081                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2081                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        54515                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54515                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6629                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6629                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    499273500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     499273500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.108416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.108416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75316.563584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75316.563584                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6629                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    432983500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    432983500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.108416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.108416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65316.563584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65316.563584                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                658                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2296500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2296500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.038012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88326.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88326.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2036500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2036500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.038012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78326.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78326.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        15746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2793                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    237908500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    237908500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.150655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150655                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85180.272109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85180.272109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2793                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    209978500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    209978500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.150655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150655                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75180.272109                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75180.272109                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7878089500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2036.405932                       # Cycle average of tags in use
system.l2.tags.total_refs                      198691                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17479                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.367412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     381.501879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         1.014795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.835382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1647.053877                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.186280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.804226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994339                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1171                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    658426                       # Number of tag accesses
system.l2.tags.data_accesses                   658426                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7878089500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       603008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             604672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       428416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          428416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         9422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6694                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6694                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       211219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     76542416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76753634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       211219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           211219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       54380697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             54380697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       54380697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       211219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     76542416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            131134331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      8488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000555194500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          372                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          372                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25550                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6284                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9448                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6694                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    934                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    59                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              161                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    106323250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   42570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               265960750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12488.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31238.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5114                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5258                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9448                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.951943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.976882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.246604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1967     41.10%     41.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1612     33.68%     74.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          459      9.59%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          266      5.56%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          162      3.38%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          105      2.19%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           58      1.21%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      1.00%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          109      2.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4786                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.870968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.290837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              82     22.04%     22.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             48     12.90%     34.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            92     24.73%     59.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            62     16.67%     76.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            42     11.29%     87.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            14      3.76%     91.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            14      3.76%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      1.88%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.54%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.81%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.27%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.81%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           372                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.854839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.838095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               44     11.83%     11.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.54%     12.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              293     78.76%     91.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      8.33%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.27%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           372                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 544896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   59776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  425088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  604672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               428416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        69.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        53.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7877200500                       # Total gap between requests
system.mem_ctrls.avgGap                     487994.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       543232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       425088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 211218.722508801176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 68954789.102104008198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 53958259.803979128599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         9422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6694                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       962750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    264998000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 188312314750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37028.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28125.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28131508.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             14944020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7942935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23376360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           10272960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     622015680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1690613730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1601511840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3970677525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.015285                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4146358000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    263120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3468611500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             19213740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             10219935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            37413600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           24398280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     622015680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2151032370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1213790880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4078084485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        517.648915                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3135920250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    263120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4479049250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 120505440076250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10590897500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3377920                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3377933                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3377920                       # number of overall hits
system.cpu.icache.overall_hits::total         3377933                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1118                       # number of overall misses
system.cpu.icache.overall_misses::total          1120                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     26463000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26463000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     26463000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26463000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3379038                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3379053                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3379038                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3379053                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000331                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000331                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000331                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000331                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 23669.946333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23627.678571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 23669.946333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23627.678571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          922                       # number of writebacks
system.cpu.icache.writebacks::total               922                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           69                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           69                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1049                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1049                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1049                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1049                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     23807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     23807000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23807000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000310                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000310                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000310                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000310                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 22694.947569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22694.947569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 22694.947569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22694.947569                       # average overall mshr miss latency
system.cpu.icache.replacements                    922                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3377920                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3377933                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1120                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     26463000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26463000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3379038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3379053                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000331                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000331                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 23669.946333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23627.678571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           69                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1049                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1049                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     23807000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23807000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 22694.947569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22694.947569                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010718                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3378984                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1051                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3215.018078                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.251953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6759157                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6759157                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18680639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18680641                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18680639                       # number of overall hits
system.cpu.dcache.overall_hits::total        18680641                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       109160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         109166                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109160                       # number of overall misses
system.cpu.dcache.overall_misses::total        109166                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2461439487                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2461439487                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2461439487                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2461439487                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18789799                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18789807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18789799                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18789807                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005810                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005810                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005810                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005810                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22548.914318                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22547.674981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22548.914318                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22547.674981                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17527                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               961                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.238293                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81547                       # number of writebacks
system.cpu.dcache.writebacks::total             81547                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         4248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         4248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104912                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104912                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104912                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2211202987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2211202987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2211202987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2211202987                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005583                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21076.740382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21076.740382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21076.740382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21076.740382                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103894                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13166066                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13166067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    785347000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    785347000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13194895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13194901                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002185                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27241.562316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27236.838455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         4248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24581                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    615441500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    615441500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001863                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25037.284895                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25037.284895                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5514573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5514574                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1676092487                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1676092487                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5594904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5594906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014358                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20864.827862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20864.568130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1595761487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1595761487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014358                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19864.827862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19864.827862                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120516030984000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.089373                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18785559                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.049915                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      120505440077000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000287                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.089087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          865                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37684532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37684532                       # Number of data accesses

---------- End Simulation Statistics   ----------
