var g_data = {"name":"C:/Users/arpit/OneDrive/Desktop/Project/I2C_VERIFICATION/sim/../top/top.sv","src":"module top;\n	reg clk;\n	logic rst_n;\n	\n	tri scl;\n	tri sda;\n\n	\n	wb_if pif(clk, rst_n);\n	i2c_if i2c_bus();\n	bind i2c_master_top i2c_assertions i2c_chk(\n		.wb_clk_i	(wb_clk_i),\n		.wb_rst_i	(wb_rst_i),\n		.tip		(tip),\n		.scl_pad_i	(scl_pad_i),\n		.sda_pad_i	(sda_pad_i)\n	);\n	i2c_slave_model slave_model(.scl(scl), .sda(sda));\n\n	i2c_master_top dut(\n		.wb_clk_i		(pif.wb_clk_i), \n		.wb_rst_i		(pif.wb_rst_i), \n		.arst_i			(1'b1), \n		.wb_adr_i		(pif.wb_addr_i), \n		.wb_dat_i		(pif.wb_dat_i), \n		.wb_dat_o		(pif.wb_dat_o), \n		.wb_we_i		(pif.wb_we_i), \n		.wb_stb_i		(pif.wb_stb_i), \n		.wb_cyc_i		(pif.wb_cyc_i), \n		.wb_ack_o		(pif.wb_ack_o), \n		.wb_inta_o		(pif.wb_inta_o),	\n		.scl_pad_i		(i2c_bus.scl_pad_i), \n		.scl_pad_o		(i2c_bus.scl_pad_o), \n		.scl_padoen_o	(i2c_bus.scl_padoen_o),\n		.sda_pad_i		(i2c_bus.sda_pad_i), \n		.sda_pad_o		(i2c_bus.sda_pad_o), \n		.sda_padoen_o	(i2c_bus.sda_padoen_o) \n);\n	always #10 clk = ~clk;	//50Mhz\n	initial begin\n		clk = 0;\n		rst_n = 1;\n		repeat(3) @(posedge clk);\n		rst_n = 0;\n	end\n	\n	assign scl = (i2c_bus.scl_padoen_o) ? 1'bz : i2c_bus.scl_pad_o;\n	pullup(scl);\n	assign sda = (i2c_bus.sda_padoen_o) ? 1'bz : i2c_bus.sda_pad_o;\n	pullup(sda);\n\n	assign i2c_bus.scl_pad_i = scl;\n	assign i2c_bus.sda_pad_i = sda;\n	\n	initial begin\n	  uvm_config_db#(virtual wb_if)::set(null, \"*\", \"vif\", pif);\n	  uvm_config_db#(virtual i2c_if)::set(null, \"*\", \"i2c_bus\", i2c_bus);\n	  //run_test(\"config_clock_test\");\n	  //run_test(\"config_clock_400KHZ_test\");\n	  //run_test(\"write_test\");\n	  //run_test(\"write_read_test\");\n	  //run_test(\"burst_write_read_test\");\n	  //run_test(\"nack_test\");\n	  //run_test(\"write_low_freq_test\");\n	  run_test(\"reset_during_xfer_test\");\n	end\nendmodule\n","lang":"verilog"};
processSrcData(g_data);