Analysis & Synthesis report for snake
Wed Apr 03 22:25:56 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |snake|combine:u0|control_module:u0|direction
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 22. altsyncram Parameter Settings by Entity Instance
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "combine:u0|clear_screen:u2"
 25. Port Connectivity Checks: "combine:u0|control_module:u0"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Apr 03 22:25:56 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; snake                                       ;
; Top-level Entity Name           ; snake                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1719                                        ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 57,600                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; snake              ; snake              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+
; vga_pll.v                        ; yes             ; User Wizard-Generated File   ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_pll.v                ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File        ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_controller.v         ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File        ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_address_translator.v ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File        ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_adapter.v            ;         ;
; snake.v                          ; yes             ; User Verilog HDL File        ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v                  ;         ;
; hex_decoder.v                    ; yes             ; User Verilog HDL File        ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/hex_decoder.v            ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File        ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/datapath.v               ;         ;
; control_module.v                 ; yes             ; User Verilog HDL File        ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v         ;         ;
; clear_screen.v                   ; yes             ; User Verilog HDL File        ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/clear_screen.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                               ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                 ;         ;
; db/altsyncram_m6m1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/altsyncram_m6m1.tdf   ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/decode_7la.tdf        ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/decode_01a.tdf        ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/mux_ifb.tdf           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                            ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/altpll_80u.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2261           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3253           ;
;     -- 7 input functions                    ; 17             ;
;     -- 6 input functions                    ; 1082           ;
;     -- 5 input functions                    ; 526            ;
;     -- 4 input functions                    ; 1207           ;
;     -- <=3 input functions                  ; 421            ;
;                                             ;                ;
; Dedicated logic registers                   ; 1719           ;
;                                             ;                ;
; I/O pins                                    ; 64             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 57600          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1699           ;
; Total fan-out                               ; 23784          ;
; Average fan-out                             ; 4.65           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |snake                                                  ; 3253 (1)            ; 1719 (0)                  ; 57600             ; 0          ; 64   ; 0            ; |snake                                                                                                ; snake                  ; work         ;
;    |combine:u0|                                         ; 3168 (9)            ; 1689 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |snake|combine:u0                                                                                     ; combine                ; work         ;
;       |clear_screen:u2|                                 ; 38 (38)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |snake|combine:u0|clear_screen:u2                                                                     ; clear_screen           ; work         ;
;       |control_module:u0|                               ; 3101 (3088)         ; 1664 (1653)               ; 0                 ; 0          ; 0    ; 0            ; |snake|combine:u0|control_module:u0                                                                   ; control_module         ; work         ;
;          |random_x_counter:rx|                          ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|combine:u0|control_module:u0|random_x_counter:rx                                               ; random_x_counter       ; work         ;
;          |random_y_counter:ry|                          ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|combine:u0|control_module:u0|random_y_counter:ry                                               ; random_y_counter       ; work         ;
;       |datapath:u1|                                     ; 20 (20)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|combine:u0|datapath:u1                                                                         ; datapath               ; work         ;
;    |hex_decoder:H0|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|hex_decoder:H0                                                                                 ; hex_decoder            ; work         ;
;    |hex_decoder:H1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|hex_decoder:H1                                                                                 ; hex_decoder            ; work         ;
;    |vga_adapter:VGA|                                    ; 70 (3)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                          ; altsyncram_m6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2       ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3             ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |snake|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |snake|combine:u0|control_module:u0|direction            ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; direction.00 ; direction.10 ; direction.01 ; direction.11 ;
+--------------+--------------+--------------+--------------+--------------+
; direction.11 ; 0            ; 0            ; 0            ; 0            ;
; direction.01 ; 0            ; 0            ; 1            ; 1            ;
; direction.10 ; 0            ; 1            ; 0            ; 1            ;
; direction.00 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+------------------------------------------------+-----------------------------------------------------------+
; Register name                                  ; Reason for Removal                                        ;
+------------------------------------------------+-----------------------------------------------------------+
; combine:u0|control_module:u0|position[127][14] ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][13] ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][12] ; Stuck at VCC due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][11] ; Stuck at VCC due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][10] ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][9]  ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][8]  ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][7]  ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][6]  ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][5]  ; Stuck at VCC due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][4]  ; Stuck at VCC due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][3]  ; Stuck at VCC due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][2]  ; Stuck at VCC due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][1]  ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|position[127][0]  ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|r_y[0]            ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|r_x[0,1]          ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|r_y[1]            ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|x_count[1]        ; Merged with combine:u0|control_module:u0|x_count[0]       ;
; combine:u0|control_module:u0|y_count[0,1]      ; Merged with combine:u0|control_module:u0|x_count[0]       ;
; combine:u0|control_module:u0|position[0][1]    ; Merged with combine:u0|control_module:u0|position[0][0]   ;
; combine:u0|control_module:u0|position[0][7]    ; Merged with combine:u0|control_module:u0|position[0][0]   ;
; combine:u0|control_module:u0|position[0][8]    ; Merged with combine:u0|control_module:u0|position[0][0]   ;
; combine:u0|control_module:u0|food[9]           ; Merged with combine:u0|control_module:u0|food[2]          ;
; combine:u0|control_module:u0|food[1,7,8]       ; Merged with combine:u0|control_module:u0|food[0]          ;
; combine:u0|control_module:u0|length[1]         ; Merged with combine:u0|control_module:u0|length[0]        ;
; combine:u0|control_module:u0|position[1][1]    ; Merged with combine:u0|control_module:u0|position[1][0]   ;
; combine:u0|control_module:u0|position[1][7]    ; Merged with combine:u0|control_module:u0|position[1][0]   ;
; combine:u0|control_module:u0|position[1][8]    ; Merged with combine:u0|control_module:u0|position[1][0]   ;
; combine:u0|control_module:u0|position[2][1]    ; Merged with combine:u0|control_module:u0|position[2][0]   ;
; combine:u0|control_module:u0|position[2][7]    ; Merged with combine:u0|control_module:u0|position[2][0]   ;
; combine:u0|control_module:u0|position[2][8]    ; Merged with combine:u0|control_module:u0|position[2][0]   ;
; combine:u0|control_module:u0|position[3][1]    ; Merged with combine:u0|control_module:u0|position[3][0]   ;
; combine:u0|control_module:u0|position[3][7]    ; Merged with combine:u0|control_module:u0|position[3][0]   ;
; combine:u0|control_module:u0|position[3][8]    ; Merged with combine:u0|control_module:u0|position[3][0]   ;
; combine:u0|control_module:u0|position[4][1]    ; Merged with combine:u0|control_module:u0|position[4][0]   ;
; combine:u0|control_module:u0|position[4][7]    ; Merged with combine:u0|control_module:u0|position[4][0]   ;
; combine:u0|control_module:u0|position[4][8]    ; Merged with combine:u0|control_module:u0|position[4][0]   ;
; combine:u0|control_module:u0|position[5][1]    ; Merged with combine:u0|control_module:u0|position[5][0]   ;
; combine:u0|control_module:u0|position[5][7]    ; Merged with combine:u0|control_module:u0|position[5][0]   ;
; combine:u0|control_module:u0|position[5][8]    ; Merged with combine:u0|control_module:u0|position[5][0]   ;
; combine:u0|control_module:u0|position[6][1]    ; Merged with combine:u0|control_module:u0|position[6][0]   ;
; combine:u0|control_module:u0|position[6][7]    ; Merged with combine:u0|control_module:u0|position[6][0]   ;
; combine:u0|control_module:u0|position[6][8]    ; Merged with combine:u0|control_module:u0|position[6][0]   ;
; combine:u0|control_module:u0|position[7][1]    ; Merged with combine:u0|control_module:u0|position[7][0]   ;
; combine:u0|control_module:u0|position[7][7]    ; Merged with combine:u0|control_module:u0|position[7][0]   ;
; combine:u0|control_module:u0|position[7][8]    ; Merged with combine:u0|control_module:u0|position[7][0]   ;
; combine:u0|control_module:u0|r_y[6]            ; Merged with combine:u0|control_module:u0|r_x[6]           ;
; combine:u0|control_module:u0|r_y[5]            ; Merged with combine:u0|control_module:u0|r_x[5]           ;
; combine:u0|control_module:u0|r_y[4]            ; Merged with combine:u0|control_module:u0|r_x[4]           ;
; combine:u0|control_module:u0|r_y[3]            ; Merged with combine:u0|control_module:u0|r_x[3]           ;
; combine:u0|control_module:u0|r_y[2]            ; Merged with combine:u0|control_module:u0|r_x[2]           ;
; combine:u0|control_module:u0|position[8][1]    ; Merged with combine:u0|control_module:u0|position[8][0]   ;
; combine:u0|control_module:u0|position[8][7]    ; Merged with combine:u0|control_module:u0|position[8][0]   ;
; combine:u0|control_module:u0|position[8][8]    ; Merged with combine:u0|control_module:u0|position[8][0]   ;
; combine:u0|control_module:u0|position[9][1]    ; Merged with combine:u0|control_module:u0|position[9][0]   ;
; combine:u0|control_module:u0|position[9][7]    ; Merged with combine:u0|control_module:u0|position[9][0]   ;
; combine:u0|control_module:u0|position[9][8]    ; Merged with combine:u0|control_module:u0|position[9][0]   ;
; combine:u0|control_module:u0|position[10][1]   ; Merged with combine:u0|control_module:u0|position[10][0]  ;
; combine:u0|control_module:u0|position[10][7]   ; Merged with combine:u0|control_module:u0|position[10][0]  ;
; combine:u0|control_module:u0|position[10][8]   ; Merged with combine:u0|control_module:u0|position[10][0]  ;
; combine:u0|control_module:u0|position[11][1]   ; Merged with combine:u0|control_module:u0|position[11][0]  ;
; combine:u0|control_module:u0|position[11][7]   ; Merged with combine:u0|control_module:u0|position[11][0]  ;
; combine:u0|control_module:u0|position[11][8]   ; Merged with combine:u0|control_module:u0|position[11][0]  ;
; combine:u0|control_module:u0|position[12][1]   ; Merged with combine:u0|control_module:u0|position[12][0]  ;
; combine:u0|control_module:u0|position[12][7]   ; Merged with combine:u0|control_module:u0|position[12][0]  ;
; combine:u0|control_module:u0|position[12][8]   ; Merged with combine:u0|control_module:u0|position[12][0]  ;
; combine:u0|control_module:u0|position[13][1]   ; Merged with combine:u0|control_module:u0|position[13][0]  ;
; combine:u0|control_module:u0|position[13][7]   ; Merged with combine:u0|control_module:u0|position[13][0]  ;
; combine:u0|control_module:u0|position[13][8]   ; Merged with combine:u0|control_module:u0|position[13][0]  ;
; combine:u0|control_module:u0|position[14][1]   ; Merged with combine:u0|control_module:u0|position[14][0]  ;
; combine:u0|control_module:u0|position[14][7]   ; Merged with combine:u0|control_module:u0|position[14][0]  ;
; combine:u0|control_module:u0|position[14][8]   ; Merged with combine:u0|control_module:u0|position[14][0]  ;
; combine:u0|control_module:u0|position[15][1]   ; Merged with combine:u0|control_module:u0|position[15][0]  ;
; combine:u0|control_module:u0|position[15][7]   ; Merged with combine:u0|control_module:u0|position[15][0]  ;
; combine:u0|control_module:u0|position[15][8]   ; Merged with combine:u0|control_module:u0|position[15][0]  ;
; combine:u0|control_module:u0|position[16][1]   ; Merged with combine:u0|control_module:u0|position[16][0]  ;
; combine:u0|control_module:u0|position[16][7]   ; Merged with combine:u0|control_module:u0|position[16][0]  ;
; combine:u0|control_module:u0|position[16][8]   ; Merged with combine:u0|control_module:u0|position[16][0]  ;
; combine:u0|control_module:u0|position[17][1]   ; Merged with combine:u0|control_module:u0|position[17][0]  ;
; combine:u0|control_module:u0|position[17][7]   ; Merged with combine:u0|control_module:u0|position[17][0]  ;
; combine:u0|control_module:u0|position[17][8]   ; Merged with combine:u0|control_module:u0|position[17][0]  ;
; combine:u0|control_module:u0|position[18][1]   ; Merged with combine:u0|control_module:u0|position[18][0]  ;
; combine:u0|control_module:u0|position[18][7]   ; Merged with combine:u0|control_module:u0|position[18][0]  ;
; combine:u0|control_module:u0|position[18][8]   ; Merged with combine:u0|control_module:u0|position[18][0]  ;
; combine:u0|control_module:u0|position[19][1]   ; Merged with combine:u0|control_module:u0|position[19][0]  ;
; combine:u0|control_module:u0|position[19][7]   ; Merged with combine:u0|control_module:u0|position[19][0]  ;
; combine:u0|control_module:u0|position[19][8]   ; Merged with combine:u0|control_module:u0|position[19][0]  ;
; combine:u0|control_module:u0|position[20][1]   ; Merged with combine:u0|control_module:u0|position[20][0]  ;
; combine:u0|control_module:u0|position[20][7]   ; Merged with combine:u0|control_module:u0|position[20][0]  ;
; combine:u0|control_module:u0|position[20][8]   ; Merged with combine:u0|control_module:u0|position[20][0]  ;
; combine:u0|control_module:u0|position[21][1]   ; Merged with combine:u0|control_module:u0|position[21][0]  ;
; combine:u0|control_module:u0|position[21][7]   ; Merged with combine:u0|control_module:u0|position[21][0]  ;
; combine:u0|control_module:u0|position[21][8]   ; Merged with combine:u0|control_module:u0|position[21][0]  ;
; combine:u0|control_module:u0|position[22][1]   ; Merged with combine:u0|control_module:u0|position[22][0]  ;
; combine:u0|control_module:u0|position[22][7]   ; Merged with combine:u0|control_module:u0|position[22][0]  ;
; combine:u0|control_module:u0|position[22][8]   ; Merged with combine:u0|control_module:u0|position[22][0]  ;
; combine:u0|control_module:u0|position[23][1]   ; Merged with combine:u0|control_module:u0|position[23][0]  ;
; combine:u0|control_module:u0|position[23][7]   ; Merged with combine:u0|control_module:u0|position[23][0]  ;
; combine:u0|control_module:u0|position[23][8]   ; Merged with combine:u0|control_module:u0|position[23][0]  ;
; combine:u0|control_module:u0|position[24][1]   ; Merged with combine:u0|control_module:u0|position[24][0]  ;
; combine:u0|control_module:u0|position[24][7]   ; Merged with combine:u0|control_module:u0|position[24][0]  ;
; combine:u0|control_module:u0|position[24][8]   ; Merged with combine:u0|control_module:u0|position[24][0]  ;
; combine:u0|control_module:u0|position[25][1]   ; Merged with combine:u0|control_module:u0|position[25][0]  ;
; combine:u0|control_module:u0|position[25][7]   ; Merged with combine:u0|control_module:u0|position[25][0]  ;
; combine:u0|control_module:u0|position[25][8]   ; Merged with combine:u0|control_module:u0|position[25][0]  ;
; combine:u0|control_module:u0|position[26][1]   ; Merged with combine:u0|control_module:u0|position[26][0]  ;
; combine:u0|control_module:u0|position[26][7]   ; Merged with combine:u0|control_module:u0|position[26][0]  ;
; combine:u0|control_module:u0|position[26][8]   ; Merged with combine:u0|control_module:u0|position[26][0]  ;
; combine:u0|control_module:u0|position[27][1]   ; Merged with combine:u0|control_module:u0|position[27][0]  ;
; combine:u0|control_module:u0|position[27][7]   ; Merged with combine:u0|control_module:u0|position[27][0]  ;
; combine:u0|control_module:u0|position[27][8]   ; Merged with combine:u0|control_module:u0|position[27][0]  ;
; combine:u0|control_module:u0|position[28][1]   ; Merged with combine:u0|control_module:u0|position[28][0]  ;
; combine:u0|control_module:u0|position[28][7]   ; Merged with combine:u0|control_module:u0|position[28][0]  ;
; combine:u0|control_module:u0|position[28][8]   ; Merged with combine:u0|control_module:u0|position[28][0]  ;
; combine:u0|control_module:u0|position[29][1]   ; Merged with combine:u0|control_module:u0|position[29][0]  ;
; combine:u0|control_module:u0|position[29][7]   ; Merged with combine:u0|control_module:u0|position[29][0]  ;
; combine:u0|control_module:u0|position[29][8]   ; Merged with combine:u0|control_module:u0|position[29][0]  ;
; combine:u0|control_module:u0|position[30][1]   ; Merged with combine:u0|control_module:u0|position[30][0]  ;
; combine:u0|control_module:u0|position[30][7]   ; Merged with combine:u0|control_module:u0|position[30][0]  ;
; combine:u0|control_module:u0|position[30][8]   ; Merged with combine:u0|control_module:u0|position[30][0]  ;
; combine:u0|control_module:u0|position[31][1]   ; Merged with combine:u0|control_module:u0|position[31][0]  ;
; combine:u0|control_module:u0|position[31][7]   ; Merged with combine:u0|control_module:u0|position[31][0]  ;
; combine:u0|control_module:u0|position[31][8]   ; Merged with combine:u0|control_module:u0|position[31][0]  ;
; combine:u0|control_module:u0|position[32][1]   ; Merged with combine:u0|control_module:u0|position[32][0]  ;
; combine:u0|control_module:u0|position[32][7]   ; Merged with combine:u0|control_module:u0|position[32][0]  ;
; combine:u0|control_module:u0|position[32][8]   ; Merged with combine:u0|control_module:u0|position[32][0]  ;
; combine:u0|control_module:u0|position[33][1]   ; Merged with combine:u0|control_module:u0|position[33][0]  ;
; combine:u0|control_module:u0|position[33][7]   ; Merged with combine:u0|control_module:u0|position[33][0]  ;
; combine:u0|control_module:u0|position[33][8]   ; Merged with combine:u0|control_module:u0|position[33][0]  ;
; combine:u0|control_module:u0|position[34][1]   ; Merged with combine:u0|control_module:u0|position[34][0]  ;
; combine:u0|control_module:u0|position[34][7]   ; Merged with combine:u0|control_module:u0|position[34][0]  ;
; combine:u0|control_module:u0|position[34][8]   ; Merged with combine:u0|control_module:u0|position[34][0]  ;
; combine:u0|control_module:u0|position[35][1]   ; Merged with combine:u0|control_module:u0|position[35][0]  ;
; combine:u0|control_module:u0|position[35][7]   ; Merged with combine:u0|control_module:u0|position[35][0]  ;
; combine:u0|control_module:u0|position[35][8]   ; Merged with combine:u0|control_module:u0|position[35][0]  ;
; combine:u0|control_module:u0|position[36][1]   ; Merged with combine:u0|control_module:u0|position[36][0]  ;
; combine:u0|control_module:u0|position[36][7]   ; Merged with combine:u0|control_module:u0|position[36][0]  ;
; combine:u0|control_module:u0|position[36][8]   ; Merged with combine:u0|control_module:u0|position[36][0]  ;
; combine:u0|control_module:u0|position[37][1]   ; Merged with combine:u0|control_module:u0|position[37][0]  ;
; combine:u0|control_module:u0|position[37][7]   ; Merged with combine:u0|control_module:u0|position[37][0]  ;
; combine:u0|control_module:u0|position[37][8]   ; Merged with combine:u0|control_module:u0|position[37][0]  ;
; combine:u0|control_module:u0|position[38][1]   ; Merged with combine:u0|control_module:u0|position[38][0]  ;
; combine:u0|control_module:u0|position[38][7]   ; Merged with combine:u0|control_module:u0|position[38][0]  ;
; combine:u0|control_module:u0|position[38][8]   ; Merged with combine:u0|control_module:u0|position[38][0]  ;
; combine:u0|control_module:u0|position[39][1]   ; Merged with combine:u0|control_module:u0|position[39][0]  ;
; combine:u0|control_module:u0|position[39][7]   ; Merged with combine:u0|control_module:u0|position[39][0]  ;
; combine:u0|control_module:u0|position[39][8]   ; Merged with combine:u0|control_module:u0|position[39][0]  ;
; combine:u0|control_module:u0|position[40][1]   ; Merged with combine:u0|control_module:u0|position[40][0]  ;
; combine:u0|control_module:u0|position[40][7]   ; Merged with combine:u0|control_module:u0|position[40][0]  ;
; combine:u0|control_module:u0|position[40][8]   ; Merged with combine:u0|control_module:u0|position[40][0]  ;
; combine:u0|control_module:u0|position[41][1]   ; Merged with combine:u0|control_module:u0|position[41][0]  ;
; combine:u0|control_module:u0|position[41][7]   ; Merged with combine:u0|control_module:u0|position[41][0]  ;
; combine:u0|control_module:u0|position[41][8]   ; Merged with combine:u0|control_module:u0|position[41][0]  ;
; combine:u0|control_module:u0|position[42][1]   ; Merged with combine:u0|control_module:u0|position[42][0]  ;
; combine:u0|control_module:u0|position[42][7]   ; Merged with combine:u0|control_module:u0|position[42][0]  ;
; combine:u0|control_module:u0|position[42][8]   ; Merged with combine:u0|control_module:u0|position[42][0]  ;
; combine:u0|control_module:u0|position[43][1]   ; Merged with combine:u0|control_module:u0|position[43][0]  ;
; combine:u0|control_module:u0|position[43][7]   ; Merged with combine:u0|control_module:u0|position[43][0]  ;
; combine:u0|control_module:u0|position[43][8]   ; Merged with combine:u0|control_module:u0|position[43][0]  ;
; combine:u0|control_module:u0|position[44][1]   ; Merged with combine:u0|control_module:u0|position[44][0]  ;
; combine:u0|control_module:u0|position[44][7]   ; Merged with combine:u0|control_module:u0|position[44][0]  ;
; combine:u0|control_module:u0|position[44][8]   ; Merged with combine:u0|control_module:u0|position[44][0]  ;
; combine:u0|control_module:u0|position[45][1]   ; Merged with combine:u0|control_module:u0|position[45][0]  ;
; combine:u0|control_module:u0|position[45][7]   ; Merged with combine:u0|control_module:u0|position[45][0]  ;
; combine:u0|control_module:u0|position[45][8]   ; Merged with combine:u0|control_module:u0|position[45][0]  ;
; combine:u0|control_module:u0|position[46][1]   ; Merged with combine:u0|control_module:u0|position[46][0]  ;
; combine:u0|control_module:u0|position[46][7]   ; Merged with combine:u0|control_module:u0|position[46][0]  ;
; combine:u0|control_module:u0|position[46][8]   ; Merged with combine:u0|control_module:u0|position[46][0]  ;
; combine:u0|control_module:u0|position[47][1]   ; Merged with combine:u0|control_module:u0|position[47][0]  ;
; combine:u0|control_module:u0|position[47][7]   ; Merged with combine:u0|control_module:u0|position[47][0]  ;
; combine:u0|control_module:u0|position[47][8]   ; Merged with combine:u0|control_module:u0|position[47][0]  ;
; combine:u0|control_module:u0|position[48][1]   ; Merged with combine:u0|control_module:u0|position[48][0]  ;
; combine:u0|control_module:u0|position[48][7]   ; Merged with combine:u0|control_module:u0|position[48][0]  ;
; combine:u0|control_module:u0|position[48][8]   ; Merged with combine:u0|control_module:u0|position[48][0]  ;
; combine:u0|control_module:u0|position[49][1]   ; Merged with combine:u0|control_module:u0|position[49][0]  ;
; combine:u0|control_module:u0|position[49][7]   ; Merged with combine:u0|control_module:u0|position[49][0]  ;
; combine:u0|control_module:u0|position[49][8]   ; Merged with combine:u0|control_module:u0|position[49][0]  ;
; combine:u0|control_module:u0|position[50][1]   ; Merged with combine:u0|control_module:u0|position[50][0]  ;
; combine:u0|control_module:u0|position[50][7]   ; Merged with combine:u0|control_module:u0|position[50][0]  ;
; combine:u0|control_module:u0|position[50][8]   ; Merged with combine:u0|control_module:u0|position[50][0]  ;
; combine:u0|control_module:u0|position[51][1]   ; Merged with combine:u0|control_module:u0|position[51][0]  ;
; combine:u0|control_module:u0|position[51][7]   ; Merged with combine:u0|control_module:u0|position[51][0]  ;
; combine:u0|control_module:u0|position[51][8]   ; Merged with combine:u0|control_module:u0|position[51][0]  ;
; combine:u0|control_module:u0|position[52][1]   ; Merged with combine:u0|control_module:u0|position[52][0]  ;
; combine:u0|control_module:u0|position[52][7]   ; Merged with combine:u0|control_module:u0|position[52][0]  ;
; combine:u0|control_module:u0|position[52][8]   ; Merged with combine:u0|control_module:u0|position[52][0]  ;
; combine:u0|control_module:u0|position[53][1]   ; Merged with combine:u0|control_module:u0|position[53][0]  ;
; combine:u0|control_module:u0|position[53][7]   ; Merged with combine:u0|control_module:u0|position[53][0]  ;
; combine:u0|control_module:u0|position[53][8]   ; Merged with combine:u0|control_module:u0|position[53][0]  ;
; combine:u0|control_module:u0|position[54][1]   ; Merged with combine:u0|control_module:u0|position[54][0]  ;
; combine:u0|control_module:u0|position[54][7]   ; Merged with combine:u0|control_module:u0|position[54][0]  ;
; combine:u0|control_module:u0|position[54][8]   ; Merged with combine:u0|control_module:u0|position[54][0]  ;
; combine:u0|control_module:u0|position[55][1]   ; Merged with combine:u0|control_module:u0|position[55][0]  ;
; combine:u0|control_module:u0|position[55][7]   ; Merged with combine:u0|control_module:u0|position[55][0]  ;
; combine:u0|control_module:u0|position[55][8]   ; Merged with combine:u0|control_module:u0|position[55][0]  ;
; combine:u0|control_module:u0|position[56][1]   ; Merged with combine:u0|control_module:u0|position[56][0]  ;
; combine:u0|control_module:u0|position[56][7]   ; Merged with combine:u0|control_module:u0|position[56][0]  ;
; combine:u0|control_module:u0|position[56][8]   ; Merged with combine:u0|control_module:u0|position[56][0]  ;
; combine:u0|control_module:u0|position[57][1]   ; Merged with combine:u0|control_module:u0|position[57][0]  ;
; combine:u0|control_module:u0|position[57][7]   ; Merged with combine:u0|control_module:u0|position[57][0]  ;
; combine:u0|control_module:u0|position[57][8]   ; Merged with combine:u0|control_module:u0|position[57][0]  ;
; combine:u0|control_module:u0|position[58][1]   ; Merged with combine:u0|control_module:u0|position[58][0]  ;
; combine:u0|control_module:u0|position[58][7]   ; Merged with combine:u0|control_module:u0|position[58][0]  ;
; combine:u0|control_module:u0|position[58][8]   ; Merged with combine:u0|control_module:u0|position[58][0]  ;
; combine:u0|control_module:u0|position[59][1]   ; Merged with combine:u0|control_module:u0|position[59][0]  ;
; combine:u0|control_module:u0|position[59][7]   ; Merged with combine:u0|control_module:u0|position[59][0]  ;
; combine:u0|control_module:u0|position[59][8]   ; Merged with combine:u0|control_module:u0|position[59][0]  ;
; combine:u0|control_module:u0|position[60][1]   ; Merged with combine:u0|control_module:u0|position[60][0]  ;
; combine:u0|control_module:u0|position[60][7]   ; Merged with combine:u0|control_module:u0|position[60][0]  ;
; combine:u0|control_module:u0|position[60][8]   ; Merged with combine:u0|control_module:u0|position[60][0]  ;
; combine:u0|control_module:u0|position[61][1]   ; Merged with combine:u0|control_module:u0|position[61][0]  ;
; combine:u0|control_module:u0|position[61][7]   ; Merged with combine:u0|control_module:u0|position[61][0]  ;
; combine:u0|control_module:u0|position[61][8]   ; Merged with combine:u0|control_module:u0|position[61][0]  ;
; combine:u0|control_module:u0|position[62][1]   ; Merged with combine:u0|control_module:u0|position[62][0]  ;
; combine:u0|control_module:u0|position[62][7]   ; Merged with combine:u0|control_module:u0|position[62][0]  ;
; combine:u0|control_module:u0|position[62][8]   ; Merged with combine:u0|control_module:u0|position[62][0]  ;
; combine:u0|control_module:u0|position[63][1]   ; Merged with combine:u0|control_module:u0|position[63][0]  ;
; combine:u0|control_module:u0|position[63][7]   ; Merged with combine:u0|control_module:u0|position[63][0]  ;
; combine:u0|control_module:u0|position[63][8]   ; Merged with combine:u0|control_module:u0|position[63][0]  ;
; combine:u0|control_module:u0|position[64][1]   ; Merged with combine:u0|control_module:u0|position[64][0]  ;
; combine:u0|control_module:u0|position[64][7]   ; Merged with combine:u0|control_module:u0|position[64][0]  ;
; combine:u0|control_module:u0|position[64][8]   ; Merged with combine:u0|control_module:u0|position[64][0]  ;
; combine:u0|control_module:u0|position[65][1]   ; Merged with combine:u0|control_module:u0|position[65][0]  ;
; combine:u0|control_module:u0|position[65][7]   ; Merged with combine:u0|control_module:u0|position[65][0]  ;
; combine:u0|control_module:u0|position[65][8]   ; Merged with combine:u0|control_module:u0|position[65][0]  ;
; combine:u0|control_module:u0|position[66][1]   ; Merged with combine:u0|control_module:u0|position[66][0]  ;
; combine:u0|control_module:u0|position[66][7]   ; Merged with combine:u0|control_module:u0|position[66][0]  ;
; combine:u0|control_module:u0|position[66][8]   ; Merged with combine:u0|control_module:u0|position[66][0]  ;
; combine:u0|control_module:u0|position[67][1]   ; Merged with combine:u0|control_module:u0|position[67][0]  ;
; combine:u0|control_module:u0|position[67][7]   ; Merged with combine:u0|control_module:u0|position[67][0]  ;
; combine:u0|control_module:u0|position[67][8]   ; Merged with combine:u0|control_module:u0|position[67][0]  ;
; combine:u0|control_module:u0|position[68][1]   ; Merged with combine:u0|control_module:u0|position[68][0]  ;
; combine:u0|control_module:u0|position[68][7]   ; Merged with combine:u0|control_module:u0|position[68][0]  ;
; combine:u0|control_module:u0|position[68][8]   ; Merged with combine:u0|control_module:u0|position[68][0]  ;
; combine:u0|control_module:u0|position[69][1]   ; Merged with combine:u0|control_module:u0|position[69][0]  ;
; combine:u0|control_module:u0|position[69][7]   ; Merged with combine:u0|control_module:u0|position[69][0]  ;
; combine:u0|control_module:u0|position[69][8]   ; Merged with combine:u0|control_module:u0|position[69][0]  ;
; combine:u0|control_module:u0|position[70][1]   ; Merged with combine:u0|control_module:u0|position[70][0]  ;
; combine:u0|control_module:u0|position[70][7]   ; Merged with combine:u0|control_module:u0|position[70][0]  ;
; combine:u0|control_module:u0|position[70][8]   ; Merged with combine:u0|control_module:u0|position[70][0]  ;
; combine:u0|control_module:u0|position[71][1]   ; Merged with combine:u0|control_module:u0|position[71][0]  ;
; combine:u0|control_module:u0|position[71][7]   ; Merged with combine:u0|control_module:u0|position[71][0]  ;
; combine:u0|control_module:u0|position[71][8]   ; Merged with combine:u0|control_module:u0|position[71][0]  ;
; combine:u0|control_module:u0|position[72][1]   ; Merged with combine:u0|control_module:u0|position[72][0]  ;
; combine:u0|control_module:u0|position[72][7]   ; Merged with combine:u0|control_module:u0|position[72][0]  ;
; combine:u0|control_module:u0|position[72][8]   ; Merged with combine:u0|control_module:u0|position[72][0]  ;
; combine:u0|control_module:u0|position[73][1]   ; Merged with combine:u0|control_module:u0|position[73][0]  ;
; combine:u0|control_module:u0|position[73][7]   ; Merged with combine:u0|control_module:u0|position[73][0]  ;
; combine:u0|control_module:u0|position[73][8]   ; Merged with combine:u0|control_module:u0|position[73][0]  ;
; combine:u0|control_module:u0|position[74][1]   ; Merged with combine:u0|control_module:u0|position[74][0]  ;
; combine:u0|control_module:u0|position[74][7]   ; Merged with combine:u0|control_module:u0|position[74][0]  ;
; combine:u0|control_module:u0|position[74][8]   ; Merged with combine:u0|control_module:u0|position[74][0]  ;
; combine:u0|control_module:u0|position[75][1]   ; Merged with combine:u0|control_module:u0|position[75][0]  ;
; combine:u0|control_module:u0|position[75][7]   ; Merged with combine:u0|control_module:u0|position[75][0]  ;
; combine:u0|control_module:u0|position[75][8]   ; Merged with combine:u0|control_module:u0|position[75][0]  ;
; combine:u0|control_module:u0|position[76][1]   ; Merged with combine:u0|control_module:u0|position[76][0]  ;
; combine:u0|control_module:u0|position[76][7]   ; Merged with combine:u0|control_module:u0|position[76][0]  ;
; combine:u0|control_module:u0|position[76][8]   ; Merged with combine:u0|control_module:u0|position[76][0]  ;
; combine:u0|control_module:u0|position[77][1]   ; Merged with combine:u0|control_module:u0|position[77][0]  ;
; combine:u0|control_module:u0|position[77][7]   ; Merged with combine:u0|control_module:u0|position[77][0]  ;
; combine:u0|control_module:u0|position[77][8]   ; Merged with combine:u0|control_module:u0|position[77][0]  ;
; combine:u0|control_module:u0|position[78][1]   ; Merged with combine:u0|control_module:u0|position[78][0]  ;
; combine:u0|control_module:u0|position[78][7]   ; Merged with combine:u0|control_module:u0|position[78][0]  ;
; combine:u0|control_module:u0|position[78][8]   ; Merged with combine:u0|control_module:u0|position[78][0]  ;
; combine:u0|control_module:u0|position[79][1]   ; Merged with combine:u0|control_module:u0|position[79][0]  ;
; combine:u0|control_module:u0|position[79][7]   ; Merged with combine:u0|control_module:u0|position[79][0]  ;
; combine:u0|control_module:u0|position[79][8]   ; Merged with combine:u0|control_module:u0|position[79][0]  ;
; combine:u0|control_module:u0|position[80][1]   ; Merged with combine:u0|control_module:u0|position[80][0]  ;
; combine:u0|control_module:u0|position[80][7]   ; Merged with combine:u0|control_module:u0|position[80][0]  ;
; combine:u0|control_module:u0|position[80][8]   ; Merged with combine:u0|control_module:u0|position[80][0]  ;
; combine:u0|control_module:u0|position[81][1]   ; Merged with combine:u0|control_module:u0|position[81][0]  ;
; combine:u0|control_module:u0|position[81][7]   ; Merged with combine:u0|control_module:u0|position[81][0]  ;
; combine:u0|control_module:u0|position[81][8]   ; Merged with combine:u0|control_module:u0|position[81][0]  ;
; combine:u0|control_module:u0|position[82][1]   ; Merged with combine:u0|control_module:u0|position[82][0]  ;
; combine:u0|control_module:u0|position[82][7]   ; Merged with combine:u0|control_module:u0|position[82][0]  ;
; combine:u0|control_module:u0|position[82][8]   ; Merged with combine:u0|control_module:u0|position[82][0]  ;
; combine:u0|control_module:u0|position[83][1]   ; Merged with combine:u0|control_module:u0|position[83][0]  ;
; combine:u0|control_module:u0|position[83][7]   ; Merged with combine:u0|control_module:u0|position[83][0]  ;
; combine:u0|control_module:u0|position[83][8]   ; Merged with combine:u0|control_module:u0|position[83][0]  ;
; combine:u0|control_module:u0|position[84][1]   ; Merged with combine:u0|control_module:u0|position[84][0]  ;
; combine:u0|control_module:u0|position[84][7]   ; Merged with combine:u0|control_module:u0|position[84][0]  ;
; combine:u0|control_module:u0|position[84][8]   ; Merged with combine:u0|control_module:u0|position[84][0]  ;
; combine:u0|control_module:u0|position[85][1]   ; Merged with combine:u0|control_module:u0|position[85][0]  ;
; combine:u0|control_module:u0|position[85][7]   ; Merged with combine:u0|control_module:u0|position[85][0]  ;
; combine:u0|control_module:u0|position[85][8]   ; Merged with combine:u0|control_module:u0|position[85][0]  ;
; combine:u0|control_module:u0|position[86][1]   ; Merged with combine:u0|control_module:u0|position[86][0]  ;
; combine:u0|control_module:u0|position[86][7]   ; Merged with combine:u0|control_module:u0|position[86][0]  ;
; combine:u0|control_module:u0|position[86][8]   ; Merged with combine:u0|control_module:u0|position[86][0]  ;
; combine:u0|control_module:u0|position[87][1]   ; Merged with combine:u0|control_module:u0|position[87][0]  ;
; combine:u0|control_module:u0|position[87][7]   ; Merged with combine:u0|control_module:u0|position[87][0]  ;
; combine:u0|control_module:u0|position[87][8]   ; Merged with combine:u0|control_module:u0|position[87][0]  ;
; combine:u0|control_module:u0|position[88][1]   ; Merged with combine:u0|control_module:u0|position[88][0]  ;
; combine:u0|control_module:u0|position[88][7]   ; Merged with combine:u0|control_module:u0|position[88][0]  ;
; combine:u0|control_module:u0|position[88][8]   ; Merged with combine:u0|control_module:u0|position[88][0]  ;
; combine:u0|control_module:u0|position[89][1]   ; Merged with combine:u0|control_module:u0|position[89][0]  ;
; combine:u0|control_module:u0|position[89][7]   ; Merged with combine:u0|control_module:u0|position[89][0]  ;
; combine:u0|control_module:u0|position[89][8]   ; Merged with combine:u0|control_module:u0|position[89][0]  ;
; combine:u0|control_module:u0|position[90][1]   ; Merged with combine:u0|control_module:u0|position[90][0]  ;
; combine:u0|control_module:u0|position[90][7]   ; Merged with combine:u0|control_module:u0|position[90][0]  ;
; combine:u0|control_module:u0|position[90][8]   ; Merged with combine:u0|control_module:u0|position[90][0]  ;
; combine:u0|control_module:u0|position[91][1]   ; Merged with combine:u0|control_module:u0|position[91][0]  ;
; combine:u0|control_module:u0|position[91][7]   ; Merged with combine:u0|control_module:u0|position[91][0]  ;
; combine:u0|control_module:u0|position[91][8]   ; Merged with combine:u0|control_module:u0|position[91][0]  ;
; combine:u0|control_module:u0|position[92][1]   ; Merged with combine:u0|control_module:u0|position[92][0]  ;
; combine:u0|control_module:u0|position[92][7]   ; Merged with combine:u0|control_module:u0|position[92][0]  ;
; combine:u0|control_module:u0|position[92][8]   ; Merged with combine:u0|control_module:u0|position[92][0]  ;
; combine:u0|control_module:u0|position[93][1]   ; Merged with combine:u0|control_module:u0|position[93][0]  ;
; combine:u0|control_module:u0|position[93][7]   ; Merged with combine:u0|control_module:u0|position[93][0]  ;
; combine:u0|control_module:u0|position[93][8]   ; Merged with combine:u0|control_module:u0|position[93][0]  ;
; combine:u0|control_module:u0|position[94][1]   ; Merged with combine:u0|control_module:u0|position[94][0]  ;
; combine:u0|control_module:u0|position[94][7]   ; Merged with combine:u0|control_module:u0|position[94][0]  ;
; combine:u0|control_module:u0|position[94][8]   ; Merged with combine:u0|control_module:u0|position[94][0]  ;
; combine:u0|control_module:u0|position[95][1]   ; Merged with combine:u0|control_module:u0|position[95][0]  ;
; combine:u0|control_module:u0|position[95][7]   ; Merged with combine:u0|control_module:u0|position[95][0]  ;
; combine:u0|control_module:u0|position[95][8]   ; Merged with combine:u0|control_module:u0|position[95][0]  ;
; combine:u0|control_module:u0|position[96][1]   ; Merged with combine:u0|control_module:u0|position[96][0]  ;
; combine:u0|control_module:u0|position[96][7]   ; Merged with combine:u0|control_module:u0|position[96][0]  ;
; combine:u0|control_module:u0|position[96][8]   ; Merged with combine:u0|control_module:u0|position[96][0]  ;
; combine:u0|control_module:u0|position[97][1]   ; Merged with combine:u0|control_module:u0|position[97][0]  ;
; combine:u0|control_module:u0|position[97][7]   ; Merged with combine:u0|control_module:u0|position[97][0]  ;
; combine:u0|control_module:u0|position[97][8]   ; Merged with combine:u0|control_module:u0|position[97][0]  ;
; combine:u0|control_module:u0|position[98][1]   ; Merged with combine:u0|control_module:u0|position[98][0]  ;
; combine:u0|control_module:u0|position[98][7]   ; Merged with combine:u0|control_module:u0|position[98][0]  ;
; combine:u0|control_module:u0|position[98][8]   ; Merged with combine:u0|control_module:u0|position[98][0]  ;
; combine:u0|control_module:u0|position[99][1]   ; Merged with combine:u0|control_module:u0|position[99][0]  ;
; combine:u0|control_module:u0|position[99][7]   ; Merged with combine:u0|control_module:u0|position[99][0]  ;
; combine:u0|control_module:u0|position[99][8]   ; Merged with combine:u0|control_module:u0|position[99][0]  ;
; combine:u0|control_module:u0|position[100][1]  ; Merged with combine:u0|control_module:u0|position[100][0] ;
; combine:u0|control_module:u0|position[100][7]  ; Merged with combine:u0|control_module:u0|position[100][0] ;
; combine:u0|control_module:u0|position[100][8]  ; Merged with combine:u0|control_module:u0|position[100][0] ;
; combine:u0|control_module:u0|position[101][1]  ; Merged with combine:u0|control_module:u0|position[101][0] ;
; combine:u0|control_module:u0|position[101][7]  ; Merged with combine:u0|control_module:u0|position[101][0] ;
; combine:u0|control_module:u0|position[101][8]  ; Merged with combine:u0|control_module:u0|position[101][0] ;
; combine:u0|control_module:u0|position[102][1]  ; Merged with combine:u0|control_module:u0|position[102][0] ;
; combine:u0|control_module:u0|position[102][7]  ; Merged with combine:u0|control_module:u0|position[102][0] ;
; combine:u0|control_module:u0|position[102][8]  ; Merged with combine:u0|control_module:u0|position[102][0] ;
; combine:u0|control_module:u0|position[103][1]  ; Merged with combine:u0|control_module:u0|position[103][0] ;
; combine:u0|control_module:u0|position[103][7]  ; Merged with combine:u0|control_module:u0|position[103][0] ;
; combine:u0|control_module:u0|position[103][8]  ; Merged with combine:u0|control_module:u0|position[103][0] ;
; combine:u0|control_module:u0|position[104][1]  ; Merged with combine:u0|control_module:u0|position[104][0] ;
; combine:u0|control_module:u0|position[104][7]  ; Merged with combine:u0|control_module:u0|position[104][0] ;
; combine:u0|control_module:u0|position[104][8]  ; Merged with combine:u0|control_module:u0|position[104][0] ;
; combine:u0|control_module:u0|position[105][1]  ; Merged with combine:u0|control_module:u0|position[105][0] ;
; combine:u0|control_module:u0|position[105][7]  ; Merged with combine:u0|control_module:u0|position[105][0] ;
; combine:u0|control_module:u0|position[105][8]  ; Merged with combine:u0|control_module:u0|position[105][0] ;
; combine:u0|control_module:u0|position[106][1]  ; Merged with combine:u0|control_module:u0|position[106][0] ;
; combine:u0|control_module:u0|position[106][7]  ; Merged with combine:u0|control_module:u0|position[106][0] ;
; combine:u0|control_module:u0|position[106][8]  ; Merged with combine:u0|control_module:u0|position[106][0] ;
; combine:u0|control_module:u0|position[107][1]  ; Merged with combine:u0|control_module:u0|position[107][0] ;
; combine:u0|control_module:u0|position[107][7]  ; Merged with combine:u0|control_module:u0|position[107][0] ;
; combine:u0|control_module:u0|position[107][8]  ; Merged with combine:u0|control_module:u0|position[107][0] ;
; combine:u0|control_module:u0|position[108][1]  ; Merged with combine:u0|control_module:u0|position[108][0] ;
; combine:u0|control_module:u0|position[108][7]  ; Merged with combine:u0|control_module:u0|position[108][0] ;
; combine:u0|control_module:u0|position[108][8]  ; Merged with combine:u0|control_module:u0|position[108][0] ;
; combine:u0|control_module:u0|position[109][1]  ; Merged with combine:u0|control_module:u0|position[109][0] ;
; combine:u0|control_module:u0|position[109][7]  ; Merged with combine:u0|control_module:u0|position[109][0] ;
; combine:u0|control_module:u0|position[109][8]  ; Merged with combine:u0|control_module:u0|position[109][0] ;
; combine:u0|control_module:u0|position[110][1]  ; Merged with combine:u0|control_module:u0|position[110][0] ;
; combine:u0|control_module:u0|position[110][7]  ; Merged with combine:u0|control_module:u0|position[110][0] ;
; combine:u0|control_module:u0|position[110][8]  ; Merged with combine:u0|control_module:u0|position[110][0] ;
; combine:u0|control_module:u0|position[111][1]  ; Merged with combine:u0|control_module:u0|position[111][0] ;
; combine:u0|control_module:u0|position[111][7]  ; Merged with combine:u0|control_module:u0|position[111][0] ;
; combine:u0|control_module:u0|position[111][8]  ; Merged with combine:u0|control_module:u0|position[111][0] ;
; combine:u0|control_module:u0|position[112][1]  ; Merged with combine:u0|control_module:u0|position[112][0] ;
; combine:u0|control_module:u0|position[112][7]  ; Merged with combine:u0|control_module:u0|position[112][0] ;
; combine:u0|control_module:u0|position[112][8]  ; Merged with combine:u0|control_module:u0|position[112][0] ;
; combine:u0|control_module:u0|position[113][1]  ; Merged with combine:u0|control_module:u0|position[113][0] ;
; combine:u0|control_module:u0|position[113][7]  ; Merged with combine:u0|control_module:u0|position[113][0] ;
; combine:u0|control_module:u0|position[113][8]  ; Merged with combine:u0|control_module:u0|position[113][0] ;
; combine:u0|control_module:u0|position[114][1]  ; Merged with combine:u0|control_module:u0|position[114][0] ;
; combine:u0|control_module:u0|position[114][7]  ; Merged with combine:u0|control_module:u0|position[114][0] ;
; combine:u0|control_module:u0|position[114][8]  ; Merged with combine:u0|control_module:u0|position[114][0] ;
; combine:u0|control_module:u0|position[115][1]  ; Merged with combine:u0|control_module:u0|position[115][0] ;
; combine:u0|control_module:u0|position[115][7]  ; Merged with combine:u0|control_module:u0|position[115][0] ;
; combine:u0|control_module:u0|position[115][8]  ; Merged with combine:u0|control_module:u0|position[115][0] ;
; combine:u0|control_module:u0|position[116][1]  ; Merged with combine:u0|control_module:u0|position[116][0] ;
; combine:u0|control_module:u0|position[116][7]  ; Merged with combine:u0|control_module:u0|position[116][0] ;
; combine:u0|control_module:u0|position[116][8]  ; Merged with combine:u0|control_module:u0|position[116][0] ;
; combine:u0|control_module:u0|position[117][1]  ; Merged with combine:u0|control_module:u0|position[117][0] ;
; combine:u0|control_module:u0|position[117][7]  ; Merged with combine:u0|control_module:u0|position[117][0] ;
; combine:u0|control_module:u0|position[117][8]  ; Merged with combine:u0|control_module:u0|position[117][0] ;
; combine:u0|control_module:u0|position[118][1]  ; Merged with combine:u0|control_module:u0|position[118][0] ;
; combine:u0|control_module:u0|position[118][7]  ; Merged with combine:u0|control_module:u0|position[118][0] ;
; combine:u0|control_module:u0|position[118][8]  ; Merged with combine:u0|control_module:u0|position[118][0] ;
; combine:u0|control_module:u0|position[119][1]  ; Merged with combine:u0|control_module:u0|position[119][0] ;
; combine:u0|control_module:u0|position[119][7]  ; Merged with combine:u0|control_module:u0|position[119][0] ;
; combine:u0|control_module:u0|position[119][8]  ; Merged with combine:u0|control_module:u0|position[119][0] ;
; combine:u0|control_module:u0|position[120][1]  ; Merged with combine:u0|control_module:u0|position[120][0] ;
; combine:u0|control_module:u0|position[120][7]  ; Merged with combine:u0|control_module:u0|position[120][0] ;
; combine:u0|control_module:u0|position[120][8]  ; Merged with combine:u0|control_module:u0|position[120][0] ;
; combine:u0|control_module:u0|position[121][1]  ; Merged with combine:u0|control_module:u0|position[121][0] ;
; combine:u0|control_module:u0|position[121][7]  ; Merged with combine:u0|control_module:u0|position[121][0] ;
; combine:u0|control_module:u0|position[121][8]  ; Merged with combine:u0|control_module:u0|position[121][0] ;
; combine:u0|control_module:u0|position[122][1]  ; Merged with combine:u0|control_module:u0|position[122][0] ;
; combine:u0|control_module:u0|position[122][7]  ; Merged with combine:u0|control_module:u0|position[122][0] ;
; combine:u0|control_module:u0|position[122][8]  ; Merged with combine:u0|control_module:u0|position[122][0] ;
; combine:u0|control_module:u0|position[123][1]  ; Merged with combine:u0|control_module:u0|position[123][0] ;
; combine:u0|control_module:u0|position[123][7]  ; Merged with combine:u0|control_module:u0|position[123][0] ;
; combine:u0|control_module:u0|position[123][8]  ; Merged with combine:u0|control_module:u0|position[123][0] ;
; combine:u0|control_module:u0|position[124][1]  ; Merged with combine:u0|control_module:u0|position[124][0] ;
; combine:u0|control_module:u0|position[124][7]  ; Merged with combine:u0|control_module:u0|position[124][0] ;
; combine:u0|control_module:u0|position[124][8]  ; Merged with combine:u0|control_module:u0|position[124][0] ;
; combine:u0|control_module:u0|position[125][1]  ; Merged with combine:u0|control_module:u0|position[125][0] ;
; combine:u0|control_module:u0|position[125][7]  ; Merged with combine:u0|control_module:u0|position[125][0] ;
; combine:u0|control_module:u0|position[125][8]  ; Merged with combine:u0|control_module:u0|position[125][0] ;
; combine:u0|control_module:u0|position[126][1]  ; Merged with combine:u0|control_module:u0|position[126][0] ;
; combine:u0|control_module:u0|position[126][7]  ; Merged with combine:u0|control_module:u0|position[126][0] ;
; combine:u0|control_module:u0|position[126][8]  ; Merged with combine:u0|control_module:u0|position[126][0] ;
; combine:u0|control_module:u0|food[0]           ; Stuck at GND due to stuck port data_in                    ;
; combine:u0|control_module:u0|direction~8       ; Lost fanout                                               ;
; combine:u0|control_module:u0|direction~9       ; Lost fanout                                               ;
; Total Number of Removed Registers = 416        ;                                                           ;
+------------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                            ;
+------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; combine:u0|control_module:u0|position[127][14] ; Stuck at GND              ; combine:u0|control_module:u0|r_y[0], combine:u0|control_module:u0|r_x[1], ;
;                                                ; due to stuck port data_in ; combine:u0|control_module:u0|r_x[0], combine:u0|control_module:u0|r_y[1], ;
;                                                ;                           ; combine:u0|control_module:u0|food[0]                                      ;
+------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1719  ;
; Number of registers using Synchronous Clear  ; 1628  ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 1625  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1662  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; combine:u0|control_module:u0|food[13]          ; 2       ;
; combine:u0|control_module:u0|food[11]          ; 3       ;
; combine:u0|control_module:u0|food[3]           ; 2       ;
; combine:u0|control_module:u0|food[5]           ; 2       ;
; combine:u0|control_module:u0|position[1][12]   ; 10      ;
; combine:u0|control_module:u0|position[1][10]   ; 16      ;
; combine:u0|control_module:u0|position[1][11]   ; 11      ;
; combine:u0|control_module:u0|position[1][3]    ; 18      ;
; combine:u0|control_module:u0|position[1][2]    ; 19      ;
; combine:u0|control_module:u0|position[1][5]    ; 11      ;
; combine:u0|control_module:u0|position[1][4]    ; 12      ;
; combine:u0|control_module:u0|position[66][12]  ; 4       ;
; combine:u0|control_module:u0|position[71][12]  ; 4       ;
; combine:u0|control_module:u0|position[75][12]  ; 4       ;
; combine:u0|control_module:u0|position[74][12]  ; 4       ;
; combine:u0|control_module:u0|position[78][12]  ; 4       ;
; combine:u0|control_module:u0|position[79][12]  ; 4       ;
; combine:u0|control_module:u0|position[70][12]  ; 4       ;
; combine:u0|control_module:u0|position[67][12]  ; 4       ;
; combine:u0|control_module:u0|position[103][12] ; 4       ;
; combine:u0|control_module:u0|position[102][12] ; 4       ;
; combine:u0|control_module:u0|position[107][12] ; 4       ;
; combine:u0|control_module:u0|position[106][12] ; 4       ;
; combine:u0|control_module:u0|position[110][12] ; 4       ;
; combine:u0|control_module:u0|position[115][12] ; 4       ;
; combine:u0|control_module:u0|position[119][12] ; 4       ;
; combine:u0|control_module:u0|position[114][12] ; 4       ;
; combine:u0|control_module:u0|position[111][12] ; 4       ;
; combine:u0|control_module:u0|position[118][12] ; 4       ;
; combine:u0|control_module:u0|position[123][12] ; 4       ;
; combine:u0|control_module:u0|position[122][12] ; 4       ;
; combine:u0|control_module:u0|position[33][12]  ; 4       ;
; combine:u0|control_module:u0|position[37][12]  ; 4       ;
; combine:u0|control_module:u0|position[45][12]  ; 4       ;
; combine:u0|control_module:u0|position[49][12]  ; 4       ;
; combine:u0|control_module:u0|position[57][12]  ; 4       ;
; combine:u0|control_module:u0|position[53][12]  ; 4       ;
; combine:u0|control_module:u0|position[41][12]  ; 4       ;
; combine:u0|control_module:u0|position[29][12]  ; 4       ;
; combine:u0|control_module:u0|position[69][12]  ; 4       ;
; combine:u0|control_module:u0|position[73][12]  ; 4       ;
; combine:u0|control_module:u0|position[81][12]  ; 4       ;
; combine:u0|control_module:u0|position[85][12]  ; 4       ;
; combine:u0|control_module:u0|position[93][12]  ; 4       ;
; combine:u0|control_module:u0|position[89][12]  ; 4       ;
; combine:u0|control_module:u0|position[77][12]  ; 4       ;
; combine:u0|control_module:u0|position[65][12]  ; 4       ;
; combine:u0|control_module:u0|position[97][12]  ; 4       ;
; combine:u0|control_module:u0|position[101][12] ; 4       ;
; combine:u0|control_module:u0|position[109][12] ; 4       ;
; combine:u0|control_module:u0|position[113][12] ; 4       ;
; combine:u0|control_module:u0|position[121][12] ; 4       ;
; combine:u0|control_module:u0|position[117][12] ; 4       ;
; combine:u0|control_module:u0|position[105][12] ; 4       ;
; combine:u0|control_module:u0|position[61][12]  ; 4       ;
; combine:u0|control_module:u0|position[5][12]   ; 4       ;
; combine:u0|control_module:u0|position[9][12]   ; 4       ;
; combine:u0|control_module:u0|position[13][12]  ; 4       ;
; combine:u0|control_module:u0|position[17][12]  ; 4       ;
; combine:u0|control_module:u0|position[25][12]  ; 4       ;
; combine:u0|control_module:u0|position[21][12]  ; 4       ;
; combine:u0|control_module:u0|position[28][12]  ; 4       ;
; combine:u0|control_module:u0|position[32][12]  ; 4       ;
; combine:u0|control_module:u0|position[40][12]  ; 4       ;
; combine:u0|control_module:u0|position[44][12]  ; 4       ;
; combine:u0|control_module:u0|position[52][12]  ; 4       ;
; combine:u0|control_module:u0|position[48][12]  ; 4       ;
; combine:u0|control_module:u0|position[36][12]  ; 4       ;
; combine:u0|control_module:u0|position[24][12]  ; 4       ;
; combine:u0|control_module:u0|position[64][12]  ; 4       ;
; combine:u0|control_module:u0|position[68][12]  ; 4       ;
; combine:u0|control_module:u0|position[76][12]  ; 4       ;
; combine:u0|control_module:u0|position[80][12]  ; 4       ;
; combine:u0|control_module:u0|position[88][12]  ; 4       ;
; combine:u0|control_module:u0|position[84][12]  ; 4       ;
; combine:u0|control_module:u0|position[72][12]  ; 4       ;
; combine:u0|control_module:u0|position[60][12]  ; 4       ;
; combine:u0|control_module:u0|position[92][12]  ; 4       ;
; combine:u0|control_module:u0|position[96][12]  ; 4       ;
; combine:u0|control_module:u0|position[100][12] ; 4       ;
; combine:u0|control_module:u0|position[104][12] ; 4       ;
; combine:u0|control_module:u0|position[116][12] ; 4       ;
; combine:u0|control_module:u0|position[112][12] ; 4       ;
; combine:u0|control_module:u0|position[120][12] ; 4       ;
; combine:u0|control_module:u0|position[108][12] ; 4       ;
; combine:u0|control_module:u0|position[56][12]  ; 4       ;
; combine:u0|control_module:u0|position[125][12] ; 4       ;
; combine:u0|control_module:u0|position[124][12] ; 4       ;
; combine:u0|control_module:u0|position[8][12]   ; 4       ;
; combine:u0|control_module:u0|position[12][12]  ; 4       ;
; combine:u0|control_module:u0|position[20][12]  ; 4       ;
; combine:u0|control_module:u0|position[16][12]  ; 4       ;
; combine:u0|control_module:u0|position[4][12]   ; 4       ;
; combine:u0|control_module:u0|position[126][12] ; 3       ;
; combine:u0|control_module:u0|position[83][12]  ; 4       ;
; combine:u0|control_module:u0|position[82][12]  ; 4       ;
; combine:u0|control_module:u0|position[86][12]  ; 4       ;
; combine:u0|control_module:u0|position[91][12]  ; 4       ;
; combine:u0|control_module:u0|position[95][12]  ; 4       ;
; combine:u0|control_module:u0|position[94][12]  ; 4       ;
; Total number of inverted registers = 776*      ;         ;
+------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |snake|combine:u0|clear_screen:u2|counter[1]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |snake|combine:u0|clear_screen:u2|counter[4]                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |snake|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |snake|combine:u0|control_module:u0|random_x_counter:rx|count[2]                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |snake|combine:u0|control_module:u0|random_y_counter:ry|count[0]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |snake|combine:u0|datapath:u1|count[3]                                                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|draw_erase_counter[10]                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |snake|combine:u0|clear_screen:u2|y_count[6]                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |snake|combine:u0|clear_screen:u2|x_count[5]                                                             ;
; 32:1               ; 2 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|draw                                                                 ;
; 32:1               ; 3 bits    ; 63 LEs        ; 18 LEs               ; 45 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|colour[1]                                                            ;
; 18:1               ; 749 bits  ; 8988 LEs      ; 0 LEs                ; 8988 LEs               ; Yes        ; |snake|combine:u0|control_module:u0|position[46][0]                                                      ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |snake|combine:u0|control_module:u0|score[0]                                                             ;
; 33:1               ; 24 bits   ; 528 LEs       ; 0 LEs                ; 528 LEs                ; Yes        ; |snake|combine:u0|control_module:u0|wait_counter[18]                                                     ;
; 33:1               ; 20 bits   ; 440 LEs       ; 0 LEs                ; 440 LEs                ; Yes        ; |snake|combine:u0|control_module:u0|restart_counter[13]                                                  ;
; 12:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|position[2][0]                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |snake|combine:u0|control_module:u0|length[6]                                                            ;
; 19:1               ; 6 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|food[4]                                                              ;
; 33:1               ; 2 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|position[0][14]                                                      ;
; 270:1              ; 4 bits    ; 720 LEs       ; 348 LEs              ; 372 LEs                ; Yes        ; |snake|combine:u0|control_module:u0|y_count[3]                                                           ;
; 270:1              ; 5 bits    ; 900 LEs       ; 435 LEs              ; 465 LEs                ; Yes        ; |snake|combine:u0|control_module:u0|y_count[4]                                                           ;
; 271:1              ; 2 bits    ; 360 LEs       ; 176 LEs              ; 184 LEs                ; Yes        ; |snake|combine:u0|control_module:u0|x_count[2]                                                           ;
; 32:1               ; 2 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|restart_game                                                         ;
; 18:1               ; 751 bits  ; 9012 LEs      ; 751 LEs              ; 8261 LEs               ; Yes        ; |snake|combine:u0|control_module:u0|position[123][12]                                                    ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|position[2][4]                                                       ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|food[13]                                                             ;
; 33:1               ; 4 bits    ; 88 LEs        ; 24 LEs               ; 64 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|position[0][2]                                                       ;
; 33:1               ; 4 bits    ; 88 LEs        ; 24 LEs               ; 64 LEs                 ; Yes        ; |snake|combine:u0|control_module:u0|position[0][9]                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |snake|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |snake|combine:u0|colour_out[0]                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "combine:u0|clear_screen:u2"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; colour_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "combine:u0|control_module:u0" ;
+------------+-------+----------+--------------------------+
; Port       ; Type  ; Severity ; Details                  ;
+------------+-------+----------+--------------------------+
; rate[4..0] ; Input ; Info     ; Stuck at GND             ;
; rate[16]   ; Input ; Info     ; Stuck at GND             ;
+------------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1719                        ;
;     CLR               ; 13                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 26                          ;
;     ENA CLR           ; 16                          ;
;     ENA CLR SCLR      ; 1586                        ;
;     ENA SCLR          ; 29                          ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 2                           ;
;     plain             ; 34                          ;
; arriav_lcell_comb     ; 3256                        ;
;     arith             ; 138                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 118                         ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 2                           ;
;     extend            ; 17                          ;
;         7 data inputs ; 17                          ;
;     normal            ; 3091                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 141                         ;
;         3 data inputs ; 126                         ;
;         4 data inputs ; 1200                        ;
;         5 data inputs ; 524                         ;
;         6 data inputs ; 1082                        ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 64                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 10.92                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:41     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 03 22:24:47 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_adapter.v Line: 78
Info (12021): Found 2 design units, including 2 entities, in source file snake.v
    Info (12023): Found entity 1: snake File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 1
    Info (12023): Found entity 2: combine File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v
    Info (12023): Found entity 1: hex_decoder File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/hex_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/datapath.v Line: 1
Warning (10229): Verilog HDL Expression warning at control_module.v(523): truncated literal to match 6 bits File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 523
Warning (10229): Verilog HDL Expression warning at control_module.v(525): truncated literal to match 6 bits File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 525
Info (12021): Found 3 design units, including 3 entities, in source file control_module.v
    Info (12023): Found entity 1: control_module File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 1
    Info (12023): Found entity 2: random_x_counter File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 547
    Info (12023): Found entity 3: random_y_counter File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 570
Info (12021): Found 1 design units, including 1 entities, in source file clear_screen.v
    Info (12023): Found entity 1: clear_screen File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/clear_screen.v Line: 1
Info (12127): Elaborating entity "snake" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 51
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/altsyncram_m6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/altsyncram_m6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/altsyncram_m6m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/vga_adapter.v Line: 252
Info (12128): Elaborating entity "combine" for hierarchy "combine:u0" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 70
Info (12128): Elaborating entity "control_module" for hierarchy "combine:u0|control_module:u0" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 140
Warning (10230): Verilog HDL assignment warning at control_module.v(86): truncated value with size 20 to match size of target (5) File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 86
Warning (10230): Verilog HDL assignment warning at control_module.v(177): truncated value with size 20 to match size of target (5) File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 177
Info (10264): Verilog HDL Case Statement information at control_module.v(189): all case item expressions in this case statement are onehot File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 189
Warning (10230): Verilog HDL assignment warning at control_module.v(535): truncated value with size 8 to match size of target (7) File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 535
Info (12128): Elaborating entity "random_x_counter" for hierarchy "combine:u0|control_module:u0|random_x_counter:rx" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 48
Info (12128): Elaborating entity "random_y_counter" for hierarchy "combine:u0|control_module:u0|random_y_counter:ry" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/control_module.v Line: 54
Info (12128): Elaborating entity "datapath" for hierarchy "combine:u0|datapath:u1" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 156
Info (12128): Elaborating entity "clear_screen" for hierarchy "combine:u0|clear_screen:u2" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 164
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:H0" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 75
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/output_files/snake.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/snake.v Line: 18
Info (21057): Implemented 4859 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 4785 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 403 warnings
    Info: Peak virtual memory: 4906 megabytes
    Info: Processing ended: Wed Apr 03 22:25:56 2019
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:01:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/Final Project/output_files/snake.map.smsg.


