// Seed: 2554655819
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    output supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    input wire id_16,
    input tri id_17,
    input wor id_18,
    output wor id_19,
    input tri0 id_20
);
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri0 id_10
    , id_17,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    output tri1 id_14,
    output tri1 id_15
);
  nor (id_14, id_10, id_8, id_0, id_4, id_9, id_13, id_17, id_5, id_7, id_11, id_6, id_1);
  module_0(
      id_3,
      id_11,
      id_13,
      id_2,
      id_15,
      id_5,
      id_8,
      id_12,
      id_2,
      id_7,
      id_9,
      id_14,
      id_10,
      id_0,
      id_1,
      id_12,
      id_10,
      id_7,
      id_5,
      id_14,
      id_12
  );
endmodule
