<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td>1</td><td><span class="pp">#ifndef</span> <a id="1c9" class="tk">PORTABLE_WORDSIZES</a></td></tr>
<tr name="2" id="2">
<td>2</td><td><span class="pp">#ifdef</span> <a id="2c8" class="tk">__MW_TARGET_USE_HARDWARE_RESOURCES_H__</a></td></tr>
<tr name="3" id="3">
<td>3</td><td><span class="pp">#ifndef</span> <a id="3c9" class="tk">__MW_TARGET_HARDWARE_RESOURCES_H__</a></td></tr>
<tr name="4" id="4">
<td>4</td><td><span class="pp">#define</span> <a id="4c9" class="tk">__MW_TARGET_HARDWARE_RESOURCES_H__</a></td></tr>
<tr name="5" id="5">
<td>5</td><td></td></tr>
<tr name="6" id="6">
<td>6</td><td><span class="pp">#include "c2000BoardSupport.h"</span></td></tr>
<tr name="7" id="7">
<td>7</td><td><span class="pp">#include "c2000SchedulerTimer.h"</span></td></tr>
<tr name="8" id="8">
<td>8</td><td></td></tr>
<tr name="9" id="9">
<td>9</td><td><span class="pp">#define</span> <a id="9c9" class="tk">MW_USECODERTARGET</a> 1</td></tr>
<tr name="10" id="10">
<td>10</td><td><span class="pp">#define</span> <a id="10c9" class="tk">MW_TARGETHARDWARE</a> <a id="10c27" class="tk">TI</a> <a id="10c30" class="tk">Piccolo</a> <a id="10c38" class="tk">F2806x</a></td></tr>
<tr name="11" id="11">
<td>11</td><td><span class="pp">#define</span> <a id="11c9" class="tk">MW_CONNECTIONINFO_SERIAL_BAUDRATE</a> <a id="11c43" class="tk">codertarget</a>.<a id="11c55" class="tk">registry</a>.<a id="11c64" class="tk">SCIBaudRateCalcExternalMode</a>;</td></tr>
<tr name="12" id="12">
<td>12</td><td><span class="pp">#define</span> <a id="12c9" class="tk">MW_CONNECTIONINFO_SERIAL_COMPORT</a> <a id="12c42" class="tk">COM2</a></td></tr>
<tr name="13" id="13">
<td>13</td><td><span class="pp">#define</span> <a id="13c9" class="tk">MW_CONNECTIONINFO_SERIAL_VERBOSE</a> 1</td></tr>
<tr name="14" id="14">
<td>14</td><td><span class="pp">#define</span> <a id="14c9" class="tk">MW_CONNECTIONINFO_CAN_MEXARGS</a>  </td></tr>
<tr name="15" id="15">
<td>15</td><td><span class="pp">#define</span> <a id="15c9" class="tk">MW_EXTMODE_CONFIGURATION</a> <a id="15c34" class="tk">serial</a></td></tr>
<tr name="16" id="16">
<td>16</td><td><span class="pp">#define</span> <a id="16c9" class="tk">MW_RTOS</a> <a id="16c17" class="tk">Baremetal</a></td></tr>
<tr name="17" id="17">
<td>17</td><td><span class="pp">#define</span> <a id="17c9" class="tk">MW_SCHEDULER_INTERRUPT_SOURCE</a> 0</td></tr>
<tr name="18" id="18">
<td>18</td><td><span class="pp">#define</span> <a id="18c9" class="tk">MW_RUNTIME_BUILDACTION</a> 0</td></tr>
<tr name="19" id="19">
<td>19</td><td><span class="pp">#define</span> <a id="19c9" class="tk">MW_RUNTIME_DEVICEID</a> 0</td></tr>
<tr name="20" id="20">
<td>20</td><td><span class="pp">#define</span> <a id="20c9" class="tk">MW_RUNTIME_FLASHLOAD</a> 1</td></tr>
<tr name="21" id="21">
<td>21</td><td><span class="pp">#define</span> <a id="21c9" class="tk">MW_RUNTIME_LOADCOMMANDARG</a> <a id="21c35" class="tk">$</a>(<a id="21c37" class="tk">TARGET_ROOT</a>)<a id="21c49" class="tk">/</a><a id="21c50" class="tk">CCS_Config</a><a id="21c60" class="tk">/</a><a id="21c61" class="tk">f28069</a>.<a id="21c68" class="tk">ccxml</a></td></tr>
<tr name="22" id="22">
<td>22</td><td><span class="pp">#define</span> <a id="22c9" class="tk">MW_RUNTIME_DMAACCESS</a> 0</td></tr>
<tr name="23" id="23">
<td>23</td><td><span class="pp">#define</span> <a id="23c9" class="tk">MW_TARGETLINKOBJ_USECUSTOMLINKER</a> 1</td></tr>
<tr name="24" id="24">
<td>24</td><td><span class="pp">#define</span> <a id="24c9" class="tk">MW_TARGETLINKOBJ_NAME</a> <a id="24c31" class="tk">$</a>(<a id="24c33" class="tk">TARGET_ROOT</a>)<a id="24c45" class="tk">/</a><a id="24c46" class="tk">src</a><a id="24c49" class="tk">/</a><a id="24c50" class="tk">c28069m</a>.<a id="24c58" class="tk">cmd</a></td></tr>
<tr name="25" id="25">
<td>25</td><td><span class="pp">#define</span> <a id="25c9" class="tk">MW_CLOCKING_CPUCLOCKRATEMHZ</a> 90</td></tr>
<tr name="26" id="26">
<td>26</td><td><span class="pp">#define</span> <a id="26c9" class="tk">MW_CLOCKING_USEINTERNALOSC</a> 1</td></tr>
<tr name="27" id="27">
<td>27</td><td><span class="pp">#define</span> <a id="27c9" class="tk">MW_CLOCKING_OSCCLK</a> 10</td></tr>
<tr name="28" id="28">
<td>28</td><td><span class="pp">#define</span> <a id="28c9" class="tk">MW_CLOCKING_AUTOSETPLLSETTINGS</a> 1</td></tr>
<tr name="29" id="29">
<td>29</td><td><span class="pp">#define</span> <a id="29c9" class="tk">MW_CLOCKING_PLLCR</a> 7</td></tr>
<tr name="30" id="30">
<td>30</td><td><span class="pp">#define</span> <a id="30c9" class="tk">MW_CLOCKING_DIVSEL</a> 2</td></tr>
<tr name="31" id="31">
<td>31</td><td><span class="pp">#define</span> <a id="31c9" class="tk">MW_CLOCKING_CLOSESTCPUCLOCK</a> 90</td></tr>
<tr name="32" id="32">
<td>32</td><td><span class="pp">#define</span> <a id="32c9" class="tk">MW_CLOCKING_LSPCLKDIV</a> 0</td></tr>
<tr name="33" id="33">
<td>33</td><td><span class="pp">#define</span> <a id="33c9" class="tk">MW_CLOCKING_LSPCLK</a> 90</td></tr>
<tr name="34" id="34">
<td>34</td><td><span class="pp">#define</span> <a id="34c9" class="tk">MW_ADC_CLOCKDIV</a> 0</td></tr>
<tr name="35" id="35">
<td>35</td><td><span class="pp">#define</span> <a id="35c9" class="tk">MW_ADC_CLOCKFREQUENCY</a> 90.000000</td></tr>
<tr name="36" id="36">
<td>36</td><td><span class="pp">#define</span> <a id="36c9" class="tk">MW_ADC_NONOVERLAP</a> 0</td></tr>
<tr name="37" id="37">
<td>37</td><td><span class="pp">#define</span> <a id="37c9" class="tk">MW_ADC_OFFSETCORRECTIONVALUE</a> <a id="37c38" class="tk">AdcRegs</a>.<a id="37c46" class="tk">ADCOFFTRIM</a>.<a id="37c57" class="tk">bit</a>.<a id="37c61" class="tk">OFFTRIM</a></td></tr>
<tr name="38" id="38">
<td>38</td><td><span class="pp">#define</span> <a id="38c9" class="tk">MW_ADC_EXTERNALREFERENCESELECTOR</a> 0</td></tr>
<tr name="39" id="39">
<td>39</td><td><span class="pp">#define</span> <a id="39c9" class="tk">MW_ADC_EXTERNALREFERENCEVREFHI</a> 3.3</td></tr>
<tr name="40" id="40">
<td>40</td><td><span class="pp">#define</span> <a id="40c9" class="tk">MW_ADC_EXTERNALREFERENCEVREFLO</a> 0</td></tr>
<tr name="41" id="41">
<td>41</td><td><span class="pp">#define</span> <a id="41c9" class="tk">MW_ADC_INTPULSEGENERATION</a> 0</td></tr>
<tr name="42" id="42">
<td>42</td><td><span class="pp">#define</span> <a id="42c9" class="tk">MW_ADC_SOCPRIORITY</a> 0</td></tr>
<tr name="43" id="43">
<td>43</td><td><span class="pp">#define</span> <a id="43c9" class="tk">MW_ADC_XINT2GPIO</a> 0</td></tr>
<tr name="44" id="44">
<td>44</td><td><span class="pp">#define</span> <a id="44c9" class="tk">MW_COMP_PINASSIGNMENT_COMP1</a> 1</td></tr>
<tr name="45" id="45">
<td>45</td><td><span class="pp">#define</span> <a id="45c9" class="tk">MW_COMP_PINASSIGNMENT_COMP2</a> 1</td></tr>
<tr name="46" id="46">
<td>46</td><td><span class="pp">#define</span> <a id="46c9" class="tk">MW_COMP_PINASSIGNMENT_COMP3</a> 1</td></tr>
<tr name="47" id="47">
<td>47</td><td><span class="pp">#define</span> <a id="47c9" class="tk">MW_ECAN_A_MODULECLOCKFREQUENCY</a> 45</td></tr>
<tr name="48" id="48">
<td>48</td><td><span class="pp">#define</span> <a id="48c9" class="tk">MW_ECAN_A_BAUDRATEPRESCALER</a> 5.000000</td></tr>
<tr name="49" id="49">
<td>49</td><td><span class="pp">#define</span> <a id="49c9" class="tk">MW_ECAN_A_TSEG1</a> 3</td></tr>
<tr name="50" id="50">
<td>50</td><td><span class="pp">#define</span> <a id="50c9" class="tk">MW_ECAN_A_TSEG2</a> 1</td></tr>
<tr name="51" id="51">
<td>51</td><td><span class="pp">#define</span> <a id="51c9" class="tk">MW_ECAN_A_BAUDRATE</a> 1000000</td></tr>
<tr name="52" id="52">
<td>52</td><td><span class="pp">#define</span> <a id="52c9" class="tk">MW_ECAN_A_SBG</a> 0</td></tr>
<tr name="53" id="53">
<td>53</td><td><span class="pp">#define</span> <a id="53c9" class="tk">MW_ECAN_A_SJW</a> 1</td></tr>
<tr name="54" id="54">
<td>54</td><td><span class="pp">#define</span> <a id="54c9" class="tk">MW_ECAN_A_SAM</a> 0</td></tr>
<tr name="55" id="55">
<td>55</td><td><span class="pp">#define</span> <a id="55c9" class="tk">MW_ECAN_A_ENHANCEDCANMODE</a> 1</td></tr>
<tr name="56" id="56">
<td>56</td><td><span class="pp">#define</span> <a id="56c9" class="tk">MW_ECAN_A_SELFTESTMODE</a> 0</td></tr>
<tr name="57" id="57">
<td>57</td><td><span class="pp">#define</span> <a id="57c9" class="tk">MW_ECAP_PINASSIGNMENT_ECAP1</a> 1</td></tr>
<tr name="58" id="58">
<td>58</td><td><span class="pp">#define</span> <a id="58c9" class="tk">MW_ECAP_PINASSIGNMENT_ECAP2</a> 1</td></tr>
<tr name="59" id="59">
<td>59</td><td><span class="pp">#define</span> <a id="59c9" class="tk">MW_ECAP_PINASSIGNMENT_ECAP3</a> 1</td></tr>
<tr name="60" id="60">
<td>60</td><td><span class="pp">#define</span> <a id="60c9" class="tk">MW_EPWM_PINASSIGNMENT_TZ1</a> 0</td></tr>
<tr name="61" id="61">
<td>61</td><td><span class="pp">#define</span> <a id="61c9" class="tk">MW_EPWM_PINASSIGNMENT_TZ2</a> 0</td></tr>
<tr name="62" id="62">
<td>62</td><td><span class="pp">#define</span> <a id="62c9" class="tk">MW_EPWM_PINASSIGNMENT_TZ3</a> 0</td></tr>
<tr name="63" id="63">
<td>63</td><td><span class="pp">#define</span> <a id="63c9" class="tk">MW_EPWM_PINASSIGNMENT_SYNCI</a> 0</td></tr>
<tr name="64" id="64">
<td>64</td><td><span class="pp">#define</span> <a id="64c9" class="tk">MW_EPWM_PINASSIGNMENT_SYNCO</a> 0</td></tr>
<tr name="65" id="65">
<td>65</td><td><span class="pp">#define</span> <a id="65c9" class="tk">MW_EPWM_PINASSIGNMENT_PWM7A</a> 2</td></tr>
<tr name="66" id="66">
<td>66</td><td><span class="pp">#define</span> <a id="66c9" class="tk">MW_EPWM_PINASSIGNMENT_PWM7B</a> 1</td></tr>
<tr name="67" id="67">
<td>67</td><td><span class="pp">#define</span> <a id="67c9" class="tk">MW_EPWM_PINASSIGNMENT_PWM8A</a> 2</td></tr>
<tr name="68" id="68">
<td>68</td><td><span class="pp">#define</span> <a id="68c9" class="tk">MW_I2C_MODE</a> 0</td></tr>
<tr name="69" id="69">
<td>69</td><td><span class="pp">#define</span> <a id="69c9" class="tk">MW_I2C_ADDRDATAFORMAT</a> 0</td></tr>
<tr name="70" id="70">
<td>70</td><td><span class="pp">#define</span> <a id="70c9" class="tk">MW_I2C_OWNADDRESS</a> 1</td></tr>
<tr name="71" id="71">
<td>71</td><td><span class="pp">#define</span> <a id="71c9" class="tk">MW_I2C_BITCOUNT</a> 0</td></tr>
<tr name="72" id="72">
<td>72</td><td><span class="pp">#define</span> <a id="72c9" class="tk">MW_I2C_MODULECLOCKPRESCALER</a> 9</td></tr>
<tr name="73" id="73">
<td>73</td><td><span class="pp">#define</span> <a id="73c9" class="tk">MW_I2C_MODULECLOCKFREQUENCY</a> 9000000.000000</td></tr>
<tr name="74" id="74">
<td>74</td><td><span class="pp">#define</span> <a id="74c9" class="tk">MW_I2C_MASTERCLKLOWTIME</a> 5</td></tr>
<tr name="75" id="75">
<td>75</td><td><span class="pp">#define</span> <a id="75c9" class="tk">MW_I2C_MASTERCLKHIGHTIME</a> 5</td></tr>
<tr name="76" id="76">
<td>76</td><td><span class="pp">#define</span> <a id="76c9" class="tk">MW_I2C_MASTERCLOCKFREQUENCY</a> 450000.000000</td></tr>
<tr name="77" id="77">
<td>77</td><td><span class="pp">#define</span> <a id="77c9" class="tk">MW_I2C_MASTERCLOCKFREQUENCY_1</a> 450000.000000</td></tr>
<tr name="78" id="78">
<td>78</td><td><span class="pp">#define</span> <a id="78c9" class="tk">MW_I2C_MASTERCLOCKFREQUENCY_2</a> 450000.000000</td></tr>
<tr name="79" id="79">
<td>79</td><td><span class="pp">#define</span> <a id="79c9" class="tk">MW_I2C_ENABLELOOPBACK</a> 0</td></tr>
<tr name="80" id="80">
<td>80</td><td><span class="pp">#define</span> <a id="80c9" class="tk">MW_I2C_PINASSIGNMENT_SDAA</a> 0</td></tr>
<tr name="81" id="81">
<td>81</td><td><span class="pp">#define</span> <a id="81c9" class="tk">MW_I2C_PINASSIGNMENT_SCLA</a> 0</td></tr>
<tr name="82" id="82">
<td>82</td><td><span class="pp">#define</span> <a id="82c9" class="tk">MW_I2C_ENABLETXINT</a> 0</td></tr>
<tr name="83" id="83">
<td>83</td><td><span class="pp">#define</span> <a id="83c9" class="tk">MW_I2C_TXFIFOLEVEL</a> 4</td></tr>
<tr name="84" id="84">
<td>84</td><td><span class="pp">#define</span> <a id="84c9" class="tk">MW_I2C_ENABLERXINT</a> 0</td></tr>
<tr name="85" id="85">
<td>85</td><td><span class="pp">#define</span> <a id="85c9" class="tk">MW_I2C_RXFIFOLEVEL</a> 4</td></tr>
<tr name="86" id="86">
<td>86</td><td><span class="pp">#define</span> <a id="86c9" class="tk">MW_I2C_ENABLESYSINT</a> 0</td></tr>
<tr name="87" id="87">
<td>87</td><td><span class="pp">#define</span> <a id="87c9" class="tk">MW_I2C_AAS</a> 0</td></tr>
<tr name="88" id="88">
<td>88</td><td><span class="pp">#define</span> <a id="88c9" class="tk">MW_I2C_SCD</a> 0</td></tr>
<tr name="89" id="89">
<td>89</td><td><span class="pp">#define</span> <a id="89c9" class="tk">MW_I2C_ARDY</a> 0</td></tr>
<tr name="90" id="90">
<td>90</td><td><span class="pp">#define</span> <a id="90c9" class="tk">MW_I2C_NACK</a> 0</td></tr>
<tr name="91" id="91">
<td>91</td><td><span class="pp">#define</span> <a id="91c9" class="tk">MW_I2C_AL</a> 0</td></tr>
<tr name="92" id="92">
<td>92</td><td><span class="pp">#define</span> <a id="92c9" class="tk">MW_SCI_A_ENABLELOOPBACK</a> 0</td></tr>
<tr name="93" id="93">
<td>93</td><td><span class="pp">#define</span> <a id="93c9" class="tk">MW_SCI_A_SUSPENSIONMODE</a> 2</td></tr>
<tr name="94" id="94">
<td>94</td><td><span class="pp">#define</span> <a id="94c9" class="tk">MW_SCI_A_NUMBEROFSTOPBITS</a> 0</td></tr>
<tr name="95" id="95">
<td>95</td><td><span class="pp">#define</span> <a id="95c9" class="tk">MW_SCI_A_PARITYMODE</a> 0</td></tr>
<tr name="96" id="96">
<td>96</td><td><span class="pp">#define</span> <a id="96c9" class="tk">MW_SCI_A_CHARACTERLENGTHBITS</a> 0</td></tr>
<tr name="97" id="97">
<td>97</td><td><span class="pp">#define</span> <a id="97c9" class="tk">MW_SCI_A_USERBAUDRATE</a> 115200</td></tr>
<tr name="98" id="98">
<td>98</td><td><span class="pp">#define</span> <a id="98c9" class="tk">MW_SCI_A_BAUDRATEPRESCALER</a> 97.000000</td></tr>
<tr name="99" id="99">
<td>99</td><td><span class="pp">#define</span> <a id="99c9" class="tk">MW_SCI_A_BAUDRATE</a> 114796.000000</td></tr>
<tr name="100" id="100">
<td>100</td><td><span class="pp">#define</span> <a id="100c9" class="tk">MW_SCI_A_COMMUNICATIONMODE</a> 0</td></tr>
<tr name="101" id="101">
<td>101</td><td><span class="pp">#define</span> <a id="101c9" class="tk">MW_SCI_A_BLOCKINGMODE</a> 0</td></tr>
<tr name="102" id="102">
<td>102</td><td><span class="pp">#define</span> <a id="102c9" class="tk">MW_SCI_A_DATABYTEORDER</a> 0</td></tr>
<tr name="103" id="103">
<td>103</td><td><span class="pp">#define</span> <a id="103c9" class="tk">MW_SCI_A_DATASWAPWIDTH</a> 0</td></tr>
<tr name="104" id="104">
<td>104</td><td><span class="pp">#define</span> <a id="104c9" class="tk">MW_SCI_A_PINASSIGNMENT_TX</a> 2</td></tr>
<tr name="105" id="105">
<td>105</td><td><span class="pp">#define</span> <a id="105c9" class="tk">MW_SCI_A_PINASSIGNMENT_RX</a> 2</td></tr>
<tr name="106" id="106">
<td>106</td><td><span class="pp">#define</span> <a id="106c9" class="tk">MW_SCI_B_ENABLELOOPBACK</a> 0</td></tr>
<tr name="107" id="107">
<td>107</td><td><span class="pp">#define</span> <a id="107c9" class="tk">MW_SCI_B_SUSPENSIONMODE</a> 2</td></tr>
<tr name="108" id="108">
<td>108</td><td><span class="pp">#define</span> <a id="108c9" class="tk">MW_SCI_B_NUMBEROFSTOPBITS</a> 0</td></tr>
<tr name="109" id="109">
<td>109</td><td><span class="pp">#define</span> <a id="109c9" class="tk">MW_SCI_B_PARITYMODE</a> 0</td></tr>
<tr name="110" id="110">
<td>110</td><td><span class="pp">#define</span> <a id="110c9" class="tk">MW_SCI_B_CHARACTERLENGTHBITS</a> 0</td></tr>
<tr name="111" id="111">
<td>111</td><td><span class="pp">#define</span> <a id="111c9" class="tk">MW_SCI_B_USERBAUDRATE</a> 115200</td></tr>
<tr name="112" id="112">
<td>112</td><td><span class="pp">#define</span> <a id="112c9" class="tk">MW_SCI_B_BAUDRATEPRESCALER</a> 97.000000</td></tr>
<tr name="113" id="113">
<td>113</td><td><span class="pp">#define</span> <a id="113c9" class="tk">MW_SCI_B_BAUDRATE</a> 114796.000000</td></tr>
<tr name="114" id="114">
<td>114</td><td><span class="pp">#define</span> <a id="114c9" class="tk">MW_SCI_B_COMMUNICATIONMODE</a> 0</td></tr>
<tr name="115" id="115">
<td>115</td><td><span class="pp">#define</span> <a id="115c9" class="tk">MW_SCI_B_BLOCKINGMODE</a> 0</td></tr>
<tr name="116" id="116">
<td>116</td><td><span class="pp">#define</span> <a id="116c9" class="tk">MW_SCI_B_DATABYTEORDER</a> 0</td></tr>
<tr name="117" id="117">
<td>117</td><td><span class="pp">#define</span> <a id="117c9" class="tk">MW_SCI_B_DATASWAPWIDTH</a> 0</td></tr>
<tr name="118" id="118">
<td>118</td><td><span class="pp">#define</span> <a id="118c9" class="tk">MW_SCI_B_PINASSIGNMENT_TX</a> 1</td></tr>
<tr name="119" id="119">
<td>119</td><td><span class="pp">#define</span> <a id="119c9" class="tk">MW_SCI_B_PINASSIGNMENT_RX</a> 1</td></tr>
<tr name="120" id="120">
<td>120</td><td><span class="pp">#define</span> <a id="120c9" class="tk">MW_SPI_A_MODE</a> 0</td></tr>
<tr name="121" id="121">
<td>121</td><td><span class="pp">#define</span> <a id="121c9" class="tk">MW_SPI_A_USERBAUDRATE</a> 156250</td></tr>
<tr name="122" id="122">
<td>122</td><td><span class="pp">#define</span> <a id="122c9" class="tk">MW_SPI_A_BAUDRATEFACTOR</a> 127.000000</td></tr>
<tr name="123" id="123">
<td>123</td><td><span class="pp">#define</span> <a id="123c9" class="tk">MW_SPI_A_BAUDRATE</a> 703125.000000</td></tr>
<tr name="124" id="124">
<td>124</td><td><span class="pp">#define</span> <a id="124c9" class="tk">MW_SPI_A_DATABITS</a> 15</td></tr>
<tr name="125" id="125">
<td>125</td><td><span class="pp">#define</span> <a id="125c9" class="tk">MW_SPI_A_CLOCKPOLARITY</a> 0</td></tr>
<tr name="126" id="126">
<td>126</td><td><span class="pp">#define</span> <a id="126c9" class="tk">MW_SPI_A_CLOCKPHASE</a> 0</td></tr>
<tr name="127" id="127">
<td>127</td><td><span class="pp">#define</span> <a id="127c9" class="tk">MW_SPI_A_SUSPENSIONMODE</a> 2</td></tr>
<tr name="128" id="128">
<td>128</td><td><span class="pp">#define</span> <a id="128c9" class="tk">MW_SPI_A_ENABLELOOPBACK</a> 0</td></tr>
<tr name="129" id="129">
<td>129</td><td><span class="pp">#define</span> <a id="129c9" class="tk">MW_SPI_A_ENABLETHREEWIRE</a> 0</td></tr>
<tr name="130" id="130">
<td>130</td><td><span class="pp">#define</span> <a id="130c9" class="tk">MW_SPI_A_FIFOENABLE</a> 1</td></tr>
<tr name="131" id="131">
<td>131</td><td><span class="pp">#define</span> <a id="131c9" class="tk">MW_SPI_A_FIFOINTERRUPTLEVEL_RX</a> 4</td></tr>
<tr name="132" id="132">
<td>132</td><td><span class="pp">#define</span> <a id="132c9" class="tk">MW_SPI_A_FIFOINTERRUPTLEVEL_TX</a> 0</td></tr>
<tr name="133" id="133">
<td>133</td><td><span class="pp">#define</span> <a id="133c9" class="tk">MW_SPI_A_FIFOTRANSMITDELAY</a> 0</td></tr>
<tr name="134" id="134">
<td>134</td><td><span class="pp">#define</span> <a id="134c9" class="tk">MW_SPI_A_PINASSIGNMENT_SIMO</a> 2</td></tr>
<tr name="135" id="135">
<td>135</td><td><span class="pp">#define</span> <a id="135c9" class="tk">MW_SPI_A_PINASSIGNMENT_SOMI</a> 2</td></tr>
<tr name="136" id="136">
<td>136</td><td><span class="pp">#define</span> <a id="136c9" class="tk">MW_SPI_A_PINASSIGNMENT_CLK</a> 1</td></tr>
<tr name="137" id="137">
<td>137</td><td><span class="pp">#define</span> <a id="137c9" class="tk">MW_SPI_A_PINASSIGNMENT_STE</a> 1</td></tr>
<tr name="138" id="138">
<td>138</td><td><span class="pp">#define</span> <a id="138c9" class="tk">MW_SPI_B_MODE</a> 0</td></tr>
<tr name="139" id="139">
<td>139</td><td><span class="pp">#define</span> <a id="139c9" class="tk">MW_SPI_B_USERBAUDRATE</a> 156250</td></tr>
<tr name="140" id="140">
<td>140</td><td><span class="pp">#define</span> <a id="140c9" class="tk">MW_SPI_B_BAUDRATEFACTOR</a> 127.000000</td></tr>
<tr name="141" id="141">
<td>141</td><td><span class="pp">#define</span> <a id="141c9" class="tk">MW_SPI_B_BAUDRATE</a> 703125.000000</td></tr>
<tr name="142" id="142">
<td>142</td><td><span class="pp">#define</span> <a id="142c9" class="tk">MW_SPI_B_DATABITS</a> 15</td></tr>
<tr name="143" id="143">
<td>143</td><td><span class="pp">#define</span> <a id="143c9" class="tk">MW_SPI_B_CLOCKPOLARITY</a> 0</td></tr>
<tr name="144" id="144">
<td>144</td><td><span class="pp">#define</span> <a id="144c9" class="tk">MW_SPI_B_CLOCKPHASE</a> 0</td></tr>
<tr name="145" id="145">
<td>145</td><td><span class="pp">#define</span> <a id="145c9" class="tk">MW_SPI_B_SUSPENSIONMODE</a> 2</td></tr>
<tr name="146" id="146">
<td>146</td><td><span class="pp">#define</span> <a id="146c9" class="tk">MW_SPI_B_ENABLELOOPBACK</a> 0</td></tr>
<tr name="147" id="147">
<td>147</td><td><span class="pp">#define</span> <a id="147c9" class="tk">MW_SPI_B_ENABLETHREEWIRE</a> 0</td></tr>
<tr name="148" id="148">
<td>148</td><td><span class="pp">#define</span> <a id="148c9" class="tk">MW_SPI_B_FIFOENABLE</a> 1</td></tr>
<tr name="149" id="149">
<td>149</td><td><span class="pp">#define</span> <a id="149c9" class="tk">MW_SPI_B_FIFOINTERRUPTLEVEL_RX</a> 4</td></tr>
<tr name="150" id="150">
<td>150</td><td><span class="pp">#define</span> <a id="150c9" class="tk">MW_SPI_B_FIFOINTERRUPTLEVEL_TX</a> 0</td></tr>
<tr name="151" id="151">
<td>151</td><td><span class="pp">#define</span> <a id="151c9" class="tk">MW_SPI_B_FIFOTRANSMITDELAY</a> 0</td></tr>
<tr name="152" id="152">
<td>152</td><td><span class="pp">#define</span> <a id="152c9" class="tk">MW_SPI_B_PINASSIGNMENT_SIMO</a> 1</td></tr>
<tr name="153" id="153">
<td>153</td><td><span class="pp">#define</span> <a id="153c9" class="tk">MW_SPI_B_PINASSIGNMENT_SOMI</a> 1</td></tr>
<tr name="154" id="154">
<td>154</td><td><span class="pp">#define</span> <a id="154c9" class="tk">MW_SPI_B_PINASSIGNMENT_CLK</a> 1</td></tr>
<tr name="155" id="155">
<td>155</td><td><span class="pp">#define</span> <a id="155c9" class="tk">MW_SPI_B_PINASSIGNMENT_STE</a> 1</td></tr>
<tr name="156" id="156">
<td>156</td><td><span class="pp">#define</span> <a id="156c9" class="tk">MW_EQEP_PINASSIGNMENT_EQEP1A</a> 1</td></tr>
<tr name="157" id="157">
<td>157</td><td><span class="pp">#define</span> <a id="157c9" class="tk">MW_EQEP_PINASSIGNMENT_EQEP1B</a> 1</td></tr>
<tr name="158" id="158">
<td>158</td><td><span class="pp">#define</span> <a id="158c9" class="tk">MW_EQEP_PINASSIGNMENT_EQEP1S</a> 1</td></tr>
<tr name="159" id="159">
<td>159</td><td><span class="pp">#define</span> <a id="159c9" class="tk">MW_EQEP_PINASSIGNMENT_EQEP1I</a> 1</td></tr>
<tr name="160" id="160">
<td>160</td><td><span class="pp">#define</span> <a id="160c9" class="tk">MW_EQEP_PINASSIGNMENT_EQEP2A</a> 1</td></tr>
<tr name="161" id="161">
<td>161</td><td><span class="pp">#define</span> <a id="161c9" class="tk">MW_EQEP_PINASSIGNMENT_EQEP2B</a> 1</td></tr>
<tr name="162" id="162">
<td>162</td><td><span class="pp">#define</span> <a id="162c9" class="tk">MW_EQEP_PINASSIGNMENT_EQEP2S</a> 1</td></tr>
<tr name="163" id="163">
<td>163</td><td><span class="pp">#define</span> <a id="163c9" class="tk">MW_EQEP_PINASSIGNMENT_EQEP2I</a> 1</td></tr>
<tr name="164" id="164">
<td>164</td><td><span class="pp">#define</span> <a id="164c9" class="tk">MW_WATCHDOG_ENABLE_WATCHDOG</a> 0</td></tr>
<tr name="165" id="165">
<td>165</td><td><span class="pp">#define</span> <a id="165c9" class="tk">MW_WATCHDOG_WATCHDOGCLOCK</a> 0</td></tr>
<tr name="166" id="166">
<td>166</td><td><span class="pp">#define</span> <a id="166c9" class="tk">MW_WATCHDOG_TIME_PERIOD</a> 0.013107</td></tr>
<tr name="167" id="167">
<td>167</td><td><span class="pp">#define</span> <a id="167c9" class="tk">MW_WATCHDOG_WATCHDOGEVENT</a> 0</td></tr>
<tr name="168" id="168">
<td>168</td><td><span class="pp">#define</span> <a id="168c9" class="tk">MW_GPIO0_7_GPIOQUALSEL0</a> 0</td></tr>
<tr name="169" id="169">
<td>169</td><td><span class="pp">#define</span> <a id="169c9" class="tk">MW_GPIO0_7_GPIOQUALSEL1</a> 0</td></tr>
<tr name="170" id="170">
<td>170</td><td><span class="pp">#define</span> <a id="170c9" class="tk">MW_GPIO0_7_GPIOQUALSEL2</a> 0</td></tr>
<tr name="171" id="171">
<td>171</td><td><span class="pp">#define</span> <a id="171c9" class="tk">MW_GPIO0_7_GPIOQUALSEL3</a> 0</td></tr>
<tr name="172" id="172">
<td>172</td><td><span class="pp">#define</span> <a id="172c9" class="tk">MW_GPIO0_7_GPIOQUALSEL4</a> 0</td></tr>
<tr name="173" id="173">
<td>173</td><td><span class="pp">#define</span> <a id="173c9" class="tk">MW_GPIO0_7_GPIOQUALSEL5</a> 0</td></tr>
<tr name="174" id="174">
<td>174</td><td><span class="pp">#define</span> <a id="174c9" class="tk">MW_GPIO0_7_GPIOQUALSEL6</a> 0</td></tr>
<tr name="175" id="175">
<td>175</td><td><span class="pp">#define</span> <a id="175c9" class="tk">MW_GPIO0_7_GPIOQUALSEL7</a> 0</td></tr>
<tr name="176" id="176">
<td>176</td><td><span class="pp">#define</span> <a id="176c9" class="tk">MW_GPIO0_7_QUALPRD</a> 0</td></tr>
<tr name="177" id="177">
<td>177</td><td><span class="pp">#define</span> <a id="177c9" class="tk">MW_GPIO8_15_GPIOQUALSEL8</a> 0</td></tr>
<tr name="178" id="178">
<td>178</td><td><span class="pp">#define</span> <a id="178c9" class="tk">MW_GPIO8_15_GPIOQUALSEL9</a> 0</td></tr>
<tr name="179" id="179">
<td>179</td><td><span class="pp">#define</span> <a id="179c9" class="tk">MW_GPIO8_15_GPIOQUALSEL10</a> 0</td></tr>
<tr name="180" id="180">
<td>180</td><td><span class="pp">#define</span> <a id="180c9" class="tk">MW_GPIO8_15_GPIOQUALSEL11</a> 0</td></tr>
<tr name="181" id="181">
<td>181</td><td><span class="pp">#define</span> <a id="181c9" class="tk">MW_GPIO8_15_GPIOQUALSEL12</a> 0</td></tr>
<tr name="182" id="182">
<td>182</td><td><span class="pp">#define</span> <a id="182c9" class="tk">MW_GPIO8_15_GPIOQUALSEL13</a> 0</td></tr>
<tr name="183" id="183">
<td>183</td><td><span class="pp">#define</span> <a id="183c9" class="tk">MW_GPIO8_15_GPIOQUALSEL14</a> 0</td></tr>
<tr name="184" id="184">
<td>184</td><td><span class="pp">#define</span> <a id="184c9" class="tk">MW_GPIO8_15_GPIOQUALSEL15</a> 0</td></tr>
<tr name="185" id="185">
<td>185</td><td><span class="pp">#define</span> <a id="185c9" class="tk">MW_GPIO8_15_QUALPRD</a> 0</td></tr>
<tr name="186" id="186">
<td>186</td><td><span class="pp">#define</span> <a id="186c9" class="tk">MW_GPIO16_23_GPIOQUALSEL16</a> 0</td></tr>
<tr name="187" id="187">
<td>187</td><td><span class="pp">#define</span> <a id="187c9" class="tk">MW_GPIO16_23_GPIOQUALSEL17</a> 0</td></tr>
<tr name="188" id="188">
<td>188</td><td><span class="pp">#define</span> <a id="188c9" class="tk">MW_GPIO16_23_GPIOQUALSEL18</a> 0</td></tr>
<tr name="189" id="189">
<td>189</td><td><span class="pp">#define</span> <a id="189c9" class="tk">MW_GPIO16_23_GPIOQUALSEL19</a> 0</td></tr>
<tr name="190" id="190">
<td>190</td><td><span class="pp">#define</span> <a id="190c9" class="tk">MW_GPIO16_23_GPIOQUALSEL20</a> 0</td></tr>
<tr name="191" id="191">
<td>191</td><td><span class="pp">#define</span> <a id="191c9" class="tk">MW_GPIO16_23_GPIOQUALSEL21</a> 0</td></tr>
<tr name="192" id="192">
<td>192</td><td><span class="pp">#define</span> <a id="192c9" class="tk">MW_GPIO16_23_GPIOQUALSEL22</a> 0</td></tr>
<tr name="193" id="193">
<td>193</td><td><span class="pp">#define</span> <a id="193c9" class="tk">MW_GPIO16_23_GPIOQUALSEL23</a> 0</td></tr>
<tr name="194" id="194">
<td>194</td><td><span class="pp">#define</span> <a id="194c9" class="tk">MW_GPIO16_23_QUALPRD</a> 0</td></tr>
<tr name="195" id="195">
<td>195</td><td><span class="pp">#define</span> <a id="195c9" class="tk">MW_GPIO24_31_GPIOQUALSEL24</a> 0</td></tr>
<tr name="196" id="196">
<td>196</td><td><span class="pp">#define</span> <a id="196c9" class="tk">MW_GPIO24_31_GPIOQUALSEL25</a> 0</td></tr>
<tr name="197" id="197">
<td>197</td><td><span class="pp">#define</span> <a id="197c9" class="tk">MW_GPIO24_31_GPIOQUALSEL26</a> 0</td></tr>
<tr name="198" id="198">
<td>198</td><td><span class="pp">#define</span> <a id="198c9" class="tk">MW_GPIO24_31_GPIOQUALSEL27</a> 0</td></tr>
<tr name="199" id="199">
<td>199</td><td><span class="pp">#define</span> <a id="199c9" class="tk">MW_GPIO24_31_GPIOQUALSEL28</a> 0</td></tr>
<tr name="200" id="200">
<td>200</td><td><span class="pp">#define</span> <a id="200c9" class="tk">MW_GPIO24_31_GPIOQUALSEL29</a> 0</td></tr>
<tr name="201" id="201">
<td>201</td><td><span class="pp">#define</span> <a id="201c9" class="tk">MW_GPIO24_31_GPIOQUALSEL30</a> 0</td></tr>
<tr name="202" id="202">
<td>202</td><td><span class="pp">#define</span> <a id="202c9" class="tk">MW_GPIO24_31_GPIOQUALSEL31</a> 0</td></tr>
<tr name="203" id="203">
<td>203</td><td><span class="pp">#define</span> <a id="203c9" class="tk">MW_GPIO24_31_QUALPRD</a> 0</td></tr>
<tr name="204" id="204">
<td>204</td><td><span class="pp">#define</span> <a id="204c9" class="tk">MW_GPIO32_39_GPIOQUALSEL32</a> 0</td></tr>
<tr name="205" id="205">
<td>205</td><td><span class="pp">#define</span> <a id="205c9" class="tk">MW_GPIO32_39_GPIOQUALSEL33</a> 0</td></tr>
<tr name="206" id="206">
<td>206</td><td><span class="pp">#define</span> <a id="206c9" class="tk">MW_GPIO32_39_GPIOQUALSEL34</a> 0</td></tr>
<tr name="207" id="207">
<td>207</td><td><span class="pp">#define</span> <a id="207c9" class="tk">MW_GPIO32_39_GPIOQUALSEL39</a> 0</td></tr>
<tr name="208" id="208">
<td>208</td><td><span class="pp">#define</span> <a id="208c9" class="tk">MW_GPIO32_39_QUALPRD</a> 0</td></tr>
<tr name="209" id="209">
<td>209</td><td><span class="pp">#define</span> <a id="209c9" class="tk">MW_GPIO40_44_GPIOQUALSEL40</a> 0</td></tr>
<tr name="210" id="210">
<td>210</td><td><span class="pp">#define</span> <a id="210c9" class="tk">MW_GPIO40_44_GPIOQUALSEL41</a> 0</td></tr>
<tr name="211" id="211">
<td>211</td><td><span class="pp">#define</span> <a id="211c9" class="tk">MW_GPIO40_44_GPIOQUALSEL42</a> 0</td></tr>
<tr name="212" id="212">
<td>212</td><td><span class="pp">#define</span> <a id="212c9" class="tk">MW_GPIO40_44_GPIOQUALSEL43</a> 0</td></tr>
<tr name="213" id="213">
<td>213</td><td><span class="pp">#define</span> <a id="213c9" class="tk">MW_GPIO40_44_GPIOQUALSEL44</a> 0</td></tr>
<tr name="214" id="214">
<td>214</td><td><span class="pp">#define</span> <a id="214c9" class="tk">MW_GPIO40_44_QUALPRD</a> 0</td></tr>
<tr name="215" id="215">
<td>215</td><td><span class="pp">#define</span> <a id="215c9" class="tk">MW_GPIO50_55_GPIOQUALSEL50</a> 0</td></tr>
<tr name="216" id="216">
<td>216</td><td><span class="pp">#define</span> <a id="216c9" class="tk">MW_GPIO50_55_GPIOQUALSEL51</a> 0</td></tr>
<tr name="217" id="217">
<td>217</td><td><span class="pp">#define</span> <a id="217c9" class="tk">MW_GPIO50_55_GPIOQUALSEL52</a> 0</td></tr>
<tr name="218" id="218">
<td>218</td><td><span class="pp">#define</span> <a id="218c9" class="tk">MW_GPIO50_55_GPIOQUALSEL53</a> 0</td></tr>
<tr name="219" id="219">
<td>219</td><td><span class="pp">#define</span> <a id="219c9" class="tk">MW_GPIO50_55_GPIOQUALSEL54</a> 0</td></tr>
<tr name="220" id="220">
<td>220</td><td><span class="pp">#define</span> <a id="220c9" class="tk">MW_GPIO50_55_GPIOQUALSEL55</a> 0</td></tr>
<tr name="221" id="221">
<td>221</td><td><span class="pp">#define</span> <a id="221c9" class="tk">MW_GPIO50_55_QUALPRD</a> 0</td></tr>
<tr name="222" id="222">
<td>222</td><td><span class="pp">#define</span> <a id="222c9" class="tk">MW_GPIO56_58_GPIOQUALSEL56</a> 0</td></tr>
<tr name="223" id="223">
<td>223</td><td><span class="pp">#define</span> <a id="223c9" class="tk">MW_GPIO56_58_GPIOQUALSEL57</a> 0</td></tr>
<tr name="224" id="224">
<td>224</td><td><span class="pp">#define</span> <a id="224c9" class="tk">MW_GPIO56_58_GPIOQUALSEL58</a> 0</td></tr>
<tr name="225" id="225">
<td>225</td><td><span class="pp">#define</span> <a id="225c9" class="tk">MW_GPIO56_58_QUALPRD</a> 0</td></tr>
<tr name="226" id="226">
<td>226</td><td><span class="pp">#define</span> <a id="226c9" class="tk">MW_DMA_CH1_ENABLEDMACHANNEL</a> 0</td></tr>
<tr name="227" id="227">
<td>227</td><td><span class="pp">#define</span> <a id="227c9" class="tk">MW_DMA_CH1_DATASIZE</a> 0</td></tr>
<tr name="228" id="228">
<td>228</td><td><span class="pp">#define</span> <a id="228c9" class="tk">MW_DMA_CH1_INTERRUPTSRC</a> 0</td></tr>
<tr name="229" id="229">
<td>229</td><td><span class="pp">#define</span> <a id="229c9" class="tk">MW_DMA_CH1_EXTERNALPIN</a> 0</td></tr>
<tr name="230" id="230">
<td>230</td><td><span class="pp">#define</span> <a id="230c9" class="tk">MW_DMA_CH1_WRAPSRCSIZE</a> 65536</td></tr>
<tr name="231" id="231">
<td>231</td><td><span class="pp">#define</span> <a id="231c9" class="tk">MW_DMA_CH1_WRAPDSTSIZE</a> 65536</td></tr>
<tr name="232" id="232">
<td>232</td><td><span class="pp">#define</span> <a id="232c9" class="tk">MW_DMA_CH1_SRCBEGINADD</a> 0xC000</td></tr>
<tr name="233" id="233">
<td>233</td><td><span class="pp">#define</span> <a id="233c9" class="tk">MW_DMA_CH1_DSTBEGINADD</a> 0xD000</td></tr>
<tr name="234" id="234">
<td>234</td><td><span class="pp">#define</span> <a id="234c9" class="tk">MW_DMA_CH1_BURSTSIZE</a> 1</td></tr>
<tr name="235" id="235">
<td>235</td><td><span class="pp">#define</span> <a id="235c9" class="tk">MW_DMA_CH1_TRANSFERSIZE</a> 1</td></tr>
<tr name="236" id="236">
<td>236</td><td><span class="pp">#define</span> <a id="236c9" class="tk">MW_DMA_CH1_SRCBURSTSTEP</a> 0</td></tr>
<tr name="237" id="237">
<td>237</td><td><span class="pp">#define</span> <a id="237c9" class="tk">MW_DMA_CH1_DSTBURSTSTEP</a> 0</td></tr>
<tr name="238" id="238">
<td>238</td><td><span class="pp">#define</span> <a id="238c9" class="tk">MW_DMA_CH1_SRCTRANSSTEP</a> 0</td></tr>
<tr name="239" id="239">
<td>239</td><td><span class="pp">#define</span> <a id="239c9" class="tk">MW_DMA_CH1_DSTTRANSSTEP</a> 0</td></tr>
<tr name="240" id="240">
<td>240</td><td><span class="pp">#define</span> <a id="240c9" class="tk">MW_DMA_CH1_SRCWRAPSTEP</a> 0</td></tr>
<tr name="241" id="241">
<td>241</td><td><span class="pp">#define</span> <a id="241c9" class="tk">MW_DMA_CH1_DSTWRAPSTEP</a> 0</td></tr>
<tr name="242" id="242">
<td>242</td><td><span class="pp">#define</span> <a id="242c9" class="tk">MW_DMA_CH1_GENINTERRUPT</a> 0</td></tr>
<tr name="243" id="243">
<td>243</td><td><span class="pp">#define</span> <a id="243c9" class="tk">MW_DMA_CH1_ENABLEONESHOT</a> 0</td></tr>
<tr name="244" id="244">
<td>244</td><td><span class="pp">#define</span> <a id="244c9" class="tk">MW_DMA_CH1_SYNCENABLE</a> 0</td></tr>
<tr name="245" id="245">
<td>245</td><td><span class="pp">#define</span> <a id="245c9" class="tk">MW_DMA_CH1_ENABLECONTINUOUS</a> 0</td></tr>
<tr name="246" id="246">
<td>246</td><td><span class="pp">#define</span> <a id="246c9" class="tk">MW_DMA_CH1_ENABLEDSTSYNC</a> 0</td></tr>
<tr name="247" id="247">
<td>247</td><td><span class="pp">#define</span> <a id="247c9" class="tk">MW_DMA_CH1_SETCH1TOHIGH</a> 0</td></tr>
<tr name="248" id="248">
<td>248</td><td><span class="pp">#define</span> <a id="248c9" class="tk">MW_DMA_CH1_ENABLEOVERFLOW</a> 0</td></tr>
<tr name="249" id="249">
<td>249</td><td><span class="pp">#define</span> <a id="249c9" class="tk">MW_DMA_CH2_ENABLEDMACHANNEL</a> 0</td></tr>
<tr name="250" id="250">
<td>250</td><td><span class="pp">#define</span> <a id="250c9" class="tk">MW_DMA_CH2_DATASIZE</a> 0</td></tr>
<tr name="251" id="251">
<td>251</td><td><span class="pp">#define</span> <a id="251c9" class="tk">MW_DMA_CH2_INTERRUPTSRC</a> 0</td></tr>
<tr name="252" id="252">
<td>252</td><td><span class="pp">#define</span> <a id="252c9" class="tk">MW_DMA_CH2_EXTERNALPIN</a> 0</td></tr>
<tr name="253" id="253">
<td>253</td><td><span class="pp">#define</span> <a id="253c9" class="tk">MW_DMA_CH2_WRAPSRCSIZE</a> 65536</td></tr>
<tr name="254" id="254">
<td>254</td><td><span class="pp">#define</span> <a id="254c9" class="tk">MW_DMA_CH2_WRAPDSTSIZE</a> 65536</td></tr>
<tr name="255" id="255">
<td>255</td><td><span class="pp">#define</span> <a id="255c9" class="tk">MW_DMA_CH2_SRCBEGINADD</a> 0xC000</td></tr>
<tr name="256" id="256">
<td>256</td><td><span class="pp">#define</span> <a id="256c9" class="tk">MW_DMA_CH2_DSTBEGINADD</a> 0xD000</td></tr>
<tr name="257" id="257">
<td>257</td><td><span class="pp">#define</span> <a id="257c9" class="tk">MW_DMA_CH2_BURSTSIZE</a> 1</td></tr>
<tr name="258" id="258">
<td>258</td><td><span class="pp">#define</span> <a id="258c9" class="tk">MW_DMA_CH2_TRANSFERSIZE</a> 1</td></tr>
<tr name="259" id="259">
<td>259</td><td><span class="pp">#define</span> <a id="259c9" class="tk">MW_DMA_CH2_SRCBURSTSTEP</a> 0</td></tr>
<tr name="260" id="260">
<td>260</td><td><span class="pp">#define</span> <a id="260c9" class="tk">MW_DMA_CH2_DSTBURSTSTEP</a> 0</td></tr>
<tr name="261" id="261">
<td>261</td><td><span class="pp">#define</span> <a id="261c9" class="tk">MW_DMA_CH2_SRCTRANSSTEP</a> 0</td></tr>
<tr name="262" id="262">
<td>262</td><td><span class="pp">#define</span> <a id="262c9" class="tk">MW_DMA_CH2_DSTTRANSSTEP</a> 0</td></tr>
<tr name="263" id="263">
<td>263</td><td><span class="pp">#define</span> <a id="263c9" class="tk">MW_DMA_CH2_SRCWRAPSTEP</a> 0</td></tr>
<tr name="264" id="264">
<td>264</td><td><span class="pp">#define</span> <a id="264c9" class="tk">MW_DMA_CH2_DSTWRAPSTEP</a> 0</td></tr>
<tr name="265" id="265">
<td>265</td><td><span class="pp">#define</span> <a id="265c9" class="tk">MW_DMA_CH2_GENINTERRUPT</a> 0</td></tr>
<tr name="266" id="266">
<td>266</td><td><span class="pp">#define</span> <a id="266c9" class="tk">MW_DMA_CH2_ENABLEONESHOT</a> 0</td></tr>
<tr name="267" id="267">
<td>267</td><td><span class="pp">#define</span> <a id="267c9" class="tk">MW_DMA_CH2_SYNCENABLE</a> 0</td></tr>
<tr name="268" id="268">
<td>268</td><td><span class="pp">#define</span> <a id="268c9" class="tk">MW_DMA_CH2_ENABLECONTINUOUS</a> 0</td></tr>
<tr name="269" id="269">
<td>269</td><td><span class="pp">#define</span> <a id="269c9" class="tk">MW_DMA_CH2_ENABLEDSTSYNC</a> 0</td></tr>
<tr name="270" id="270">
<td>270</td><td><span class="pp">#define</span> <a id="270c9" class="tk">MW_DMA_CH2_ENABLEOVERFLOW</a> 0</td></tr>
<tr name="271" id="271">
<td>271</td><td><span class="pp">#define</span> <a id="271c9" class="tk">MW_DMA_CH3_ENABLEDMACHANNEL</a> 0</td></tr>
<tr name="272" id="272">
<td>272</td><td><span class="pp">#define</span> <a id="272c9" class="tk">MW_DMA_CH3_DATASIZE</a> 0</td></tr>
<tr name="273" id="273">
<td>273</td><td><span class="pp">#define</span> <a id="273c9" class="tk">MW_DMA_CH3_INTERRUPTSRC</a> 0</td></tr>
<tr name="274" id="274">
<td>274</td><td><span class="pp">#define</span> <a id="274c9" class="tk">MW_DMA_CH3_EXTERNALPIN</a> 0</td></tr>
<tr name="275" id="275">
<td>275</td><td><span class="pp">#define</span> <a id="275c9" class="tk">MW_DMA_CH3_WRAPSRCSIZE</a> 65536</td></tr>
<tr name="276" id="276">
<td>276</td><td><span class="pp">#define</span> <a id="276c9" class="tk">MW_DMA_CH3_WRAPDSTSIZE</a> 65536</td></tr>
<tr name="277" id="277">
<td>277</td><td><span class="pp">#define</span> <a id="277c9" class="tk">MW_DMA_CH3_SRCBEGINADD</a> 0xC000</td></tr>
<tr name="278" id="278">
<td>278</td><td><span class="pp">#define</span> <a id="278c9" class="tk">MW_DMA_CH3_DSTBEGINADD</a> 0xD000</td></tr>
<tr name="279" id="279">
<td>279</td><td><span class="pp">#define</span> <a id="279c9" class="tk">MW_DMA_CH3_BURSTSIZE</a> 1</td></tr>
<tr name="280" id="280">
<td>280</td><td><span class="pp">#define</span> <a id="280c9" class="tk">MW_DMA_CH3_TRANSFERSIZE</a> 1</td></tr>
<tr name="281" id="281">
<td>281</td><td><span class="pp">#define</span> <a id="281c9" class="tk">MW_DMA_CH3_SRCBURSTSTEP</a> 0</td></tr>
<tr name="282" id="282">
<td>282</td><td><span class="pp">#define</span> <a id="282c9" class="tk">MW_DMA_CH3_DSTBURSTSTEP</a> 0</td></tr>
<tr name="283" id="283">
<td>283</td><td><span class="pp">#define</span> <a id="283c9" class="tk">MW_DMA_CH3_SRCTRANSSTEP</a> 0</td></tr>
<tr name="284" id="284">
<td>284</td><td><span class="pp">#define</span> <a id="284c9" class="tk">MW_DMA_CH3_DSTTRANSSTEP</a> 0</td></tr>
<tr name="285" id="285">
<td>285</td><td><span class="pp">#define</span> <a id="285c9" class="tk">MW_DMA_CH3_SRCWRAPSTEP</a> 0</td></tr>
<tr name="286" id="286">
<td>286</td><td><span class="pp">#define</span> <a id="286c9" class="tk">MW_DMA_CH3_DSTWRAPSTEP</a> 0</td></tr>
<tr name="287" id="287">
<td>287</td><td><span class="pp">#define</span> <a id="287c9" class="tk">MW_DMA_CH3_GENINTERRUPT</a> 0</td></tr>
<tr name="288" id="288">
<td>288</td><td><span class="pp">#define</span> <a id="288c9" class="tk">MW_DMA_CH3_ENABLEONESHOT</a> 0</td></tr>
<tr name="289" id="289">
<td>289</td><td><span class="pp">#define</span> <a id="289c9" class="tk">MW_DMA_CH3_SYNCENABLE</a> 0</td></tr>
<tr name="290" id="290">
<td>290</td><td><span class="pp">#define</span> <a id="290c9" class="tk">MW_DMA_CH3_ENABLECONTINUOUS</a> 0</td></tr>
<tr name="291" id="291">
<td>291</td><td><span class="pp">#define</span> <a id="291c9" class="tk">MW_DMA_CH3_ENABLEDSTSYNC</a> 0</td></tr>
<tr name="292" id="292">
<td>292</td><td><span class="pp">#define</span> <a id="292c9" class="tk">MW_DMA_CH3_ENABLEOVERFLOW</a> 0</td></tr>
<tr name="293" id="293">
<td>293</td><td><span class="pp">#define</span> <a id="293c9" class="tk">MW_DMA_CH4_ENABLEDMACHANNEL</a> 0</td></tr>
<tr name="294" id="294">
<td>294</td><td><span class="pp">#define</span> <a id="294c9" class="tk">MW_DMA_CH4_DATASIZE</a> 0</td></tr>
<tr name="295" id="295">
<td>295</td><td><span class="pp">#define</span> <a id="295c9" class="tk">MW_DMA_CH4_INTERRUPTSRC</a> 0</td></tr>
<tr name="296" id="296">
<td>296</td><td><span class="pp">#define</span> <a id="296c9" class="tk">MW_DMA_CH4_EXTERNALPIN</a> 0</td></tr>
<tr name="297" id="297">
<td>297</td><td><span class="pp">#define</span> <a id="297c9" class="tk">MW_DMA_CH4_WRAPSRCSIZE</a> 65536</td></tr>
<tr name="298" id="298">
<td>298</td><td><span class="pp">#define</span> <a id="298c9" class="tk">MW_DMA_CH4_WRAPDSTSIZE</a> 65536</td></tr>
<tr name="299" id="299">
<td>299</td><td><span class="pp">#define</span> <a id="299c9" class="tk">MW_DMA_CH4_SRCBEGINADD</a> 0xC000</td></tr>
<tr name="300" id="300">
<td>300</td><td><span class="pp">#define</span> <a id="300c9" class="tk">MW_DMA_CH4_DSTBEGINADD</a> 0xD000</td></tr>
<tr name="301" id="301">
<td>301</td><td><span class="pp">#define</span> <a id="301c9" class="tk">MW_DMA_CH4_BURSTSIZE</a> 1</td></tr>
<tr name="302" id="302">
<td>302</td><td><span class="pp">#define</span> <a id="302c9" class="tk">MW_DMA_CH4_TRANSFERSIZE</a> 1</td></tr>
<tr name="303" id="303">
<td>303</td><td><span class="pp">#define</span> <a id="303c9" class="tk">MW_DMA_CH4_SRCBURSTSTEP</a> 0</td></tr>
<tr name="304" id="304">
<td>304</td><td><span class="pp">#define</span> <a id="304c9" class="tk">MW_DMA_CH4_DSTBURSTSTEP</a> 0</td></tr>
<tr name="305" id="305">
<td>305</td><td><span class="pp">#define</span> <a id="305c9" class="tk">MW_DMA_CH4_SRCTRANSSTEP</a> 0</td></tr>
<tr name="306" id="306">
<td>306</td><td><span class="pp">#define</span> <a id="306c9" class="tk">MW_DMA_CH4_DSTTRANSSTEP</a> 0</td></tr>
<tr name="307" id="307">
<td>307</td><td><span class="pp">#define</span> <a id="307c9" class="tk">MW_DMA_CH4_SRCWRAPSTEP</a> 0</td></tr>
<tr name="308" id="308">
<td>308</td><td><span class="pp">#define</span> <a id="308c9" class="tk">MW_DMA_CH4_DSTWRAPSTEP</a> 0</td></tr>
<tr name="309" id="309">
<td>309</td><td><span class="pp">#define</span> <a id="309c9" class="tk">MW_DMA_CH4_GENINTERRUPT</a> 0</td></tr>
<tr name="310" id="310">
<td>310</td><td><span class="pp">#define</span> <a id="310c9" class="tk">MW_DMA_CH4_ENABLEONESHOT</a> 0</td></tr>
<tr name="311" id="311">
<td>311</td><td><span class="pp">#define</span> <a id="311c9" class="tk">MW_DMA_CH4_SYNCENABLE</a> 0</td></tr>
<tr name="312" id="312">
<td>312</td><td><span class="pp">#define</span> <a id="312c9" class="tk">MW_DMA_CH4_ENABLECONTINUOUS</a> 0</td></tr>
<tr name="313" id="313">
<td>313</td><td><span class="pp">#define</span> <a id="313c9" class="tk">MW_DMA_CH4_ENABLEDSTSYNC</a> 0</td></tr>
<tr name="314" id="314">
<td>314</td><td><span class="pp">#define</span> <a id="314c9" class="tk">MW_DMA_CH4_ENABLEOVERFLOW</a> 0</td></tr>
<tr name="315" id="315">
<td>315</td><td><span class="pp">#define</span> <a id="315c9" class="tk">MW_DMA_CH5_ENABLEDMACHANNEL</a> 0</td></tr>
<tr name="316" id="316">
<td>316</td><td><span class="pp">#define</span> <a id="316c9" class="tk">MW_DMA_CH5_DATASIZE</a> 0</td></tr>
<tr name="317" id="317">
<td>317</td><td><span class="pp">#define</span> <a id="317c9" class="tk">MW_DMA_CH5_INTERRUPTSRC</a> 0</td></tr>
<tr name="318" id="318">
<td>318</td><td><span class="pp">#define</span> <a id="318c9" class="tk">MW_DMA_CH5_EXTERNALPIN</a> 0</td></tr>
<tr name="319" id="319">
<td>319</td><td><span class="pp">#define</span> <a id="319c9" class="tk">MW_DMA_CH5_WRAPSRCSIZE</a> 65536</td></tr>
<tr name="320" id="320">
<td>320</td><td><span class="pp">#define</span> <a id="320c9" class="tk">MW_DMA_CH5_WRAPDSTSIZE</a> 65536</td></tr>
<tr name="321" id="321">
<td>321</td><td><span class="pp">#define</span> <a id="321c9" class="tk">MW_DMA_CH5_SRCBEGINADD</a> 0xC000</td></tr>
<tr name="322" id="322">
<td>322</td><td><span class="pp">#define</span> <a id="322c9" class="tk">MW_DMA_CH5_DSTBEGINADD</a> 0xD000</td></tr>
<tr name="323" id="323">
<td>323</td><td><span class="pp">#define</span> <a id="323c9" class="tk">MW_DMA_CH5_BURSTSIZE</a> 1</td></tr>
<tr name="324" id="324">
<td>324</td><td><span class="pp">#define</span> <a id="324c9" class="tk">MW_DMA_CH5_TRANSFERSIZE</a> 1</td></tr>
<tr name="325" id="325">
<td>325</td><td><span class="pp">#define</span> <a id="325c9" class="tk">MW_DMA_CH5_SRCBURSTSTEP</a> 0</td></tr>
<tr name="326" id="326">
<td>326</td><td><span class="pp">#define</span> <a id="326c9" class="tk">MW_DMA_CH5_DSTBURSTSTEP</a> 0</td></tr>
<tr name="327" id="327">
<td>327</td><td><span class="pp">#define</span> <a id="327c9" class="tk">MW_DMA_CH5_SRCTRANSSTEP</a> 0</td></tr>
<tr name="328" id="328">
<td>328</td><td><span class="pp">#define</span> <a id="328c9" class="tk">MW_DMA_CH5_DSTTRANSSTEP</a> 0</td></tr>
<tr name="329" id="329">
<td>329</td><td><span class="pp">#define</span> <a id="329c9" class="tk">MW_DMA_CH5_SRCWRAPSTEP</a> 0</td></tr>
<tr name="330" id="330">
<td>330</td><td><span class="pp">#define</span> <a id="330c9" class="tk">MW_DMA_CH5_DSTWRAPSTEP</a> 0</td></tr>
<tr name="331" id="331">
<td>331</td><td><span class="pp">#define</span> <a id="331c9" class="tk">MW_DMA_CH5_GENINTERRUPT</a> 0</td></tr>
<tr name="332" id="332">
<td>332</td><td><span class="pp">#define</span> <a id="332c9" class="tk">MW_DMA_CH5_ENABLEONESHOT</a> 0</td></tr>
<tr name="333" id="333">
<td>333</td><td><span class="pp">#define</span> <a id="333c9" class="tk">MW_DMA_CH5_SYNCENABLE</a> 0</td></tr>
<tr name="334" id="334">
<td>334</td><td><span class="pp">#define</span> <a id="334c9" class="tk">MW_DMA_CH5_ENABLECONTINUOUS</a> 0</td></tr>
<tr name="335" id="335">
<td>335</td><td><span class="pp">#define</span> <a id="335c9" class="tk">MW_DMA_CH5_ENABLEDSTSYNC</a> 0</td></tr>
<tr name="336" id="336">
<td>336</td><td><span class="pp">#define</span> <a id="336c9" class="tk">MW_DMA_CH5_ENABLEOVERFLOW</a> 0</td></tr>
<tr name="337" id="337">
<td>337</td><td><span class="pp">#define</span> <a id="337c9" class="tk">MW_DMA_CH6_ENABLEDMACHANNEL</a> 0</td></tr>
<tr name="338" id="338">
<td>338</td><td><span class="pp">#define</span> <a id="338c9" class="tk">MW_DMA_CH6_DATASIZE</a> 0</td></tr>
<tr name="339" id="339">
<td>339</td><td><span class="pp">#define</span> <a id="339c9" class="tk">MW_DMA_CH6_INTERRUPTSRC</a> 0</td></tr>
<tr name="340" id="340">
<td>340</td><td><span class="pp">#define</span> <a id="340c9" class="tk">MW_DMA_CH6_EXTERNALPIN</a> 0</td></tr>
<tr name="341" id="341">
<td>341</td><td><span class="pp">#define</span> <a id="341c9" class="tk">MW_DMA_CH6_WRAPSRCSIZE</a> 65536</td></tr>
<tr name="342" id="342">
<td>342</td><td><span class="pp">#define</span> <a id="342c9" class="tk">MW_DMA_CH6_WRAPDSTSIZE</a> 65536</td></tr>
<tr name="343" id="343">
<td>343</td><td><span class="pp">#define</span> <a id="343c9" class="tk">MW_DMA_CH6_SRCBEGINADD</a> 0xC000</td></tr>
<tr name="344" id="344">
<td>344</td><td><span class="pp">#define</span> <a id="344c9" class="tk">MW_DMA_CH6_DSTBEGINADD</a> 0xD000</td></tr>
<tr name="345" id="345">
<td>345</td><td><span class="pp">#define</span> <a id="345c9" class="tk">MW_DMA_CH6_BURSTSIZE</a> 1</td></tr>
<tr name="346" id="346">
<td>346</td><td><span class="pp">#define</span> <a id="346c9" class="tk">MW_DMA_CH6_TRANSFERSIZE</a> 1</td></tr>
<tr name="347" id="347">
<td>347</td><td><span class="pp">#define</span> <a id="347c9" class="tk">MW_DMA_CH6_SRCBURSTSTEP</a> 0</td></tr>
<tr name="348" id="348">
<td>348</td><td><span class="pp">#define</span> <a id="348c9" class="tk">MW_DMA_CH6_DSTBURSTSTEP</a> 0</td></tr>
<tr name="349" id="349">
<td>349</td><td><span class="pp">#define</span> <a id="349c9" class="tk">MW_DMA_CH6_SRCTRANSSTEP</a> 0</td></tr>
<tr name="350" id="350">
<td>350</td><td><span class="pp">#define</span> <a id="350c9" class="tk">MW_DMA_CH6_DSTTRANSSTEP</a> 0</td></tr>
<tr name="351" id="351">
<td>351</td><td><span class="pp">#define</span> <a id="351c9" class="tk">MW_DMA_CH6_SRCWRAPSTEP</a> 0</td></tr>
<tr name="352" id="352">
<td>352</td><td><span class="pp">#define</span> <a id="352c9" class="tk">MW_DMA_CH6_DSTWRAPSTEP</a> 0</td></tr>
<tr name="353" id="353">
<td>353</td><td><span class="pp">#define</span> <a id="353c9" class="tk">MW_DMA_CH6_GENINTERRUPT</a> 0</td></tr>
<tr name="354" id="354">
<td>354</td><td><span class="pp">#define</span> <a id="354c9" class="tk">MW_DMA_CH6_ENABLEONESHOT</a> 0</td></tr>
<tr name="355" id="355">
<td>355</td><td><span class="pp">#define</span> <a id="355c9" class="tk">MW_DMA_CH6_SYNCENABLE</a> 0</td></tr>
<tr name="356" id="356">
<td>356</td><td><span class="pp">#define</span> <a id="356c9" class="tk">MW_DMA_CH6_ENABLECONTINUOUS</a> 0</td></tr>
<tr name="357" id="357">
<td>357</td><td><span class="pp">#define</span> <a id="357c9" class="tk">MW_DMA_CH6_ENABLEDSTSYNC</a> 0</td></tr>
<tr name="358" id="358">
<td>358</td><td><span class="pp">#define</span> <a id="358c9" class="tk">MW_DMA_CH6_ENABLEOVERFLOW</a> 0</td></tr>
<tr name="359" id="359">
<td>359</td><td><span class="pp">#define</span> <a id="359c9" class="tk">MW_FLASH_LOADER_ENABLE_FLASH</a> 0</td></tr>
<tr name="360" id="360">
<td>360</td><td><span class="pp">#define</span> <a id="360c9" class="tk">MW_FLASH_LOADER_AUTOMATIC</a> 1</td></tr>
<tr name="361" id="361">
<td>361</td><td><span class="pp">#define</span> <a id="361c9" class="tk">MW_FLASH_LOADER_SECTORA</a> 1</td></tr>
<tr name="362" id="362">
<td>362</td><td><span class="pp">#define</span> <a id="362c9" class="tk">MW_FLASH_LOADER_SECTORB</a> 1</td></tr>
<tr name="363" id="363">
<td>363</td><td><span class="pp">#define</span> <a id="363c9" class="tk">MW_FLASH_LOADER_SECTORC</a> 1</td></tr>
<tr name="364" id="364">
<td>364</td><td><span class="pp">#define</span> <a id="364c9" class="tk">MW_FLASH_LOADER_SECTORD</a> 1</td></tr>
<tr name="365" id="365">
<td>365</td><td><span class="pp">#define</span> <a id="365c9" class="tk">MW_FLASH_LOADER_SECTORE</a> 1</td></tr>
<tr name="366" id="366">
<td>366</td><td><span class="pp">#define</span> <a id="366c9" class="tk">MW_FLASH_LOADER_SECTORF</a> 1</td></tr>
<tr name="367" id="367">
<td>367</td><td><span class="pp">#define</span> <a id="367c9" class="tk">MW_FLASH_LOADER_SECTORG</a> 1</td></tr>
<tr name="368" id="368">
<td>368</td><td><span class="pp">#define</span> <a id="368c9" class="tk">MW_FLASH_LOADER_SECTORH</a> 1</td></tr>
<tr name="369" id="369">
<td>369</td><td><span class="pp">#define</span> <a id="369c9" class="tk">MW_FLASH_LOADER_API_DIR</a> <a id="369c33" class="tk">C</a><a id="369c34" class="tk">:</a><a id="369c35" class="tk">/</a><a id="369c36" class="tk">TI</a><a id="369c38" class="tk">/</a><a id="369c39" class="tk">controlSUITE</a><a id="369c51" class="tk">/</a><a id="369c52" class="tk">libs</a><a id="369c56" class="tk">/</a><a id="369c57" class="tk">utilities</a><a id="369c66" class="tk">/</a><a id="369c67" class="tk">flash_api</a><a id="369c76" class="tk">/</a>2806<a id="369c81" class="tk">x</a><a id="369c82" class="tk">/</a><a id="369c83" class="tk">v100</a><a id="369c87" class="tk">/</a><a id="369c88" class="tk">lib</a><a id="369c91" class="tk">/</a>2806<a id="369c96" class="tk">x_BootROM_API_TABLE_Symbols_fpu32</a>.<a id="369c130" class="tk">lib</a></td></tr>
<tr name="370" id="370">
<td>370</td><td><span class="pp">#define</span> <a id="370c9" class="tk">MW_FLASH_LOADER_APIBROWSE</a> 0</td></tr>
<tr name="371" id="371">
<td>371</td><td><span class="pp">#define</span> <a id="371c9" class="tk">MW_FLASH_LOADER_APIEXECUTE</a> 0</td></tr>
<tr name="372" id="372">
<td>372</td><td><span class="pp">#define</span> <a id="372c9" class="tk">MW_DATAVERSION</a> 2016.02</td></tr>
<tr name="373" id="373">
<td>373</td><td><span class="pp">#define</span> <a id="373c9" class="tk">MW_MULTI_TASKING_MODE</a> 1</td></tr>
<tr name="374" id="374">
<td>374</td><td></td></tr>
<tr name="375" id="375">
<td>375</td><td><span class="pp">#endif</span> <span class="ct">/* __MW_TARGET_HARDWARE_RESOURCES_H__ */</span></td></tr>
<tr name="376" id="376">
<td>376</td><td></td></tr>
<tr name="377" id="377">
<td>377</td><td><span class="pp">#endif</span></td></tr>
<tr name="378" id="378">
<td>378</td><td></td></tr>
<tr name="379" id="379">
<td>379</td><td><span class="pp">#endif</span></td></tr>
<tr name="380" id="380">
<td>380</td><td></td></tr>
</table>
</pre>
</body>
</html>
