$date
	Tue Sep 16 10:43:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pipo_sync $end
$var wire 4 ! parallel_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ parallel_in [3:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 & parallel_in [3:0] $end
$var wire 1 % reset $end
$var reg 4 ' parallel_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
b0 &
1%
b0 $
0#
0"
bx !
$end
#5
b0 !
b0 '
1"
#10
0"
b1011 $
b1011 &
1#
0%
#15
b1011 !
b1011 '
1"
#20
0"
0#
#25
1"
#30
0"
#35
1"
#40
0"
b1100 $
b1100 &
1#
#45
b1100 !
b1100 '
1"
#50
0"
0#
#55
1"
#60
0"
#65
1"
#70
0"
