Time	 a b | c
----------------
10000	 0 0 | 0
20000	 0 1 | 0
30000	 1 0 | 0
40000	 1 1 | 1
Testbench finished!
- test/tb.sv:34: Verilog $finish
