Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav --prj C:/Users/Madhur/Documents/Lab07/project_1.sim/sim_1/behav/tb.prj xil_defaultlib.tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v" into library blk_mem_gen_v8_2
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_2
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_2
INFO: [VRFC 10-311] analyzing module write_netlist_v8_2
INFO: [VRFC 10-311] analyzing module read_netlist_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_2
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_2
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_output_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module BLK_MEM_GEN_v8_2_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_2
INFO: [VRFC 10-165] Analyzing Verilog file "c:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/new/ARM_rf.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/cpu_src/MyTypes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/new/ARM_multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/tb_src/uart_vhdl.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/cpu_src/Shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/cpu_src/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/cpu_src/Control_FSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/cpu_src/ALU_entity.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/cpu_src/Actions.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/tb_src/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/cpu_src/ARM_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Madhur/Documents/Lab07/project_1.srcs/sources_1/imports/tb_src/tb.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mytypes
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_regs_fwd_v8_2(C_DATA...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture rtl of entity xil_defaultlib.uart [uart_default]
Compiling architecture behavioral of entity xil_defaultlib.memory_uart [memory_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM_rf [arm_rf_default]
Compiling architecture behavioral of entity xil_defaultlib.Actions [actions_default]
Compiling architecture behavioral of entity xil_defaultlib.Control_FSM [control_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture behavioural of entity xil_defaultlib.ARM_alu [arm_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM_multiplier [arm_multiplier_default]
Compiling architecture behavioral of entity xil_defaultlib.ARM_CPU [arm_cpu_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot tb_behav
