  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/Vitis/shaAccel/chunkIteration/chunkIteration 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/Vitis/shaAccel/chunkIteration/chunkIteration/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/Vitis/shaAccel/chunkIteration/chunkIteration'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/Vitis/shaAccel/chunkIteration/hls_config.cfg
WARNING: [HLS 200-2001] file not found '../New Text Document.txt' see [hls] from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'syn.file=chunkIter.cpp' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/chunkIteration/chunkIter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=chunkIter.h' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/chunkIteration/chunkIter.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../New Text Document.txt' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(12)
WARNING: [HLS 200-40] Cannot find design file '../New'
WARNING: [HLS 200-40] Cannot find design file 'Text'
WARNING: [HLS 200-40] Cannot find design file 'Document.txt'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../dataTypes.h' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/dataTypes.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../functions256.h' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/functions256.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../functions256.cpp' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/functions256.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/chunkIteration/tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./ans.dat' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/chunkIteration/ans.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./in.dat' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/chunkIteration/in.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xa7s6cpga196-2I' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7s6-cpga196-2I'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/Vitis/shaAccel/chunkIteration/chunkIteration/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
make: 'csim.exe' is up to date.
1,3c1,3
< 17312225793 925267168 2596606474 3373055814 14495210619 680918988 3758112488 4155046624
< 14520311124 3197658809 1444638784 1369560017 14738928805 106160140 1919236549 977586003
< 10612467513 3242034054 1801650625 894040689 11190382579 3304819207 699688014 3339924027
---
> 132356609 925267168 2596606474 3373055814 1610308731 680918988 3758112488 4155046624
> 1635409236 3197658809 1444638784 1369560017 1854026917 106160140 1919236549 977586003
> 2022532921 3242034054 1801650625 894040689 2600447987 3304819207 699688014 3339924027
*******************************************
FAIL: Output DOES NOT match the ans output
*******************************************
@E Simulation failed: Function 'main' returns nonzero value '1'.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.202 seconds; peak allocated memory: 144.848 MB.
