library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity calculette is
	port( opeA, opeB, to_do : in std_logic_vector(3 downto 0);
			ledsA, ledsB : out std_logic_vector(6 downto 0)
		);
end;

architecture behavioral of calculette is
	signal output_add : std_logic_vector(4 downto 0);
	signal diz, unit : out std_logic_vector(3 downto 0);
begin
	--aditionneur
	add_u0 : entity add_unsigned
		port map
		(
			--inputs
			A => opeA,
			B => opeB,
			--output
			output => output_add
		);
		
	--separateur dizaine/unit
	sep0 : entity separateur_diz_unit
		port map
		(
			--input 
			input => output_add,
			--output
			dizaine => diz,
			unite => unit
		);
	
	--mise en place des operateurs 7 segments
	seg0 : entity seg7
		port map
		(
			--input
			
			
	
	
			
			
--number : in std_logic_vector(3 downto 0);
--leds : out std_logic_vector(6 downto 0)