WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 262021 cumulative IPC: 3.816 (Simulation time: 00 hr 00 min 09 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 262021 cumulative IPC: 3.816 (Simulation time: 00 hr 00 min 09 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 19054234 cumulative IPC: 0.05248 (Simulation time: 00 hr 01 min 51 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 19054234 cumulative IPC: 0.05248 (Simulation time: 00 hr 01 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.05248 instructions: 1000000 cycles: 19054234
CPU 0 Branch Prediction Accuracy: 84.63% MPKI: 44.72 Average ROB Occupancy at Mispredict: 16.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.529
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 44.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.001

LLC TOTAL        ACCESS:     157129 HIT:      53520 MISS:     103609
LLC LOAD         ACCESS:     130782 HIT:      36135 MISS:      94647
LLC RFO          ACCESS:       1311 HIT:        376 MISS:        935
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      14947 HIT:      14947 MISS:          0
LLC TRANSLATION  ACCESS:      10089 HIT:       2062 MISS:       8027
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 548.2 cycles
cpu0_DTLB TOTAL        ACCESS:     295351 HIT:     108913 MISS:     186438
cpu0_DTLB LOAD         ACCESS:     295351 HIT:     108913 MISS:     186438
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 35.08 cycles
cpu0_ITLB TOTAL        ACCESS:          9 HIT:          9 MISS:          0
cpu0_ITLB LOAD         ACCESS:          9 HIT:          9 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     335604 HIT:      91206 MISS:     244398
cpu0_L1D LOAD         ACCESS:     296110 HIT:      66769 MISS:     229341
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      24897 HIT:      22986 MISS:       1911
cpu0_L1D TRANSLATION  ACCESS:      14597 HIT:       1451 MISS:      13146
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 252 cycles
cpu0_L1I TOTAL        ACCESS:         10 HIT:          6 MISS:          4
cpu0_L1I LOAD         ACCESS:         10 HIT:          6 MISS:          4
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 188.8 cycles
cpu0_L2C TOTAL        ACCESS:     192468 HIT:      50288 MISS:     142180
cpu0_L2C LOAD         ACCESS:     162829 HIT:      32049 MISS:     130780
cpu0_L2C RFO          ACCESS:       1679 HIT:        368 MISS:       1311
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      14827 HIT:      14827 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      13133 HIT:       3044 MISS:      10089
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 420.2 cycles
cpu0_STLB TOTAL        ACCESS:     137869 HIT:     127244 MISS:      10625
cpu0_STLB LOAD         ACCESS:     137869 HIT:     127244 MISS:      10625
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 524.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1783
  ROW_BUFFER_MISS:     101788
 AVG DBUS CONGESTED CYCLE: 3.953
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        554
  FULL:      22065
Heartbeat CPU 0 instructions: 160000000 cycles: 1033539441 heartbeat IPC: 0.06023 cumulative IPC: 0.0595 (Simulation time: 02 hr 24 min 48 sec)
Heartbeat CPU 0 instructions: 170000002 cycles: 1201135990 heartbeat IPC: 0.05967 cumulative IPC: 0.05952 (Simulation time: 02 hr 41 min 25 sec)
Heartbeat CPU 0 instructions: 180000000 cycles: 1375193355 heartbeat IPC: 0.05745 cumulative IPC: 0.05925 (Simulation time: 02 hr 57 min 10 sec)
Heartbeat CPU 0 instructions: 190000002 cycles: 1542357400 heartbeat IPC: 0.05982 cumulative IPC: 0.05932 (Simulation time: 03 hr 11 min 31 sec)
