#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Sep  1 22:36:49 2024
# Process ID: 3223
# Current directory: /home/student/jpanek/Desktop/UEC2_PROJEKT/fpga
# Command line: vivado -mode tcl -source scripts/generate_bitstream.tcl
# Log file: /home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/vivado.log
# Journal file: /home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/vivado.jou
# Running On: cadence38, OS: Linux, CPU Frequency: 3857.031 MHz, CPU Physical cores: 4, Host memory: 16720 MB
#-----------------------------------------------------------
source scripts/generate_bitstream.tcl
# source scripts/project_details.tcl
## set project_name vga_project
## set top_module top_vga_basys3
## set target xc7a35tcpg236-1
## set xdc_files {
##     constraints/top_vga_basys3.xdc
##     constraints/clk_wiz_0_late.xdc
##     constraints/clk_wiz_0.xdc
## }
## set sv_files {
##    ../rtl/vga_pkg.sv
##     ../rtl/vga_timing.sv
##     ../rtl/draw_bg.sv
##     ../rtl/top_vga.sv
##     ../rtl/vga_if.sv
##     ../rtl/Mouse/draw_mouse.sv
##     ../rtl/game_control/game_board.sv
##     ../rtl/game_control/logic_ctl.sv
##     ../rtl/ship/draw_ship.sv
##     ../rtl/ship/ship_rom.sv
##     ../rtl/delay.sv
##     rtl/top_vga_basys3.sv
## }
## set verilog_files {
##      ../rtl/clk_wiz_0.v
##      ../rtl/clk_wiz_0_clk_wiz.v
##  }
## set vhdl_files {
##     ../rtl/Mouse/MouseCtl.vhd
##     ../rtl/Mouse/Ps2Interface.vhd
##     ../rtl/Mouse/MouseDisplay.vhd
##  }
# proc create_new_project {project_name target top_module} {
#     file mkdir build
#     create_project ${project_name} build -part ${target} -force
# 
#     # read files from the variables provided by the project_details.tcl
#     if {[info exists ::xdc_files]}     {read_xdc ${::xdc_files}}
#     if {[info exists ::sv_files]}      {read_verilog -sv ${::sv_files}}
#     if {[info exists ::verilog_files]} {read_verilog ${::verilog_files}}
#     if {[info exists ::vhdl_files]}    {read_vhdl ${::vhdl_files}}
#     if {[info exists ::mem_files]}     {read_mem ${::mem_files}}
# 
#     set_property top ${top_module} [current_fileset]
#     update_compile_order -fileset sources_1
# }
# proc generate_bitstream {} {
#     # Run synthesis
#     reset_run synth_1
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     # Run implemenatation up to bitstream generation
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
# }
# create_new_project $project_name $target $top_module
# generate_bitstream
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Sep  1 22:37:03 2024] Launched synth_1...
Run output will be captured here: /home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/build/vga_project.runs/synth_1/runme.log
[Sun Sep  1 22:37:03 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_vga_basys3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_vga_basys3.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_vga_basys3.tcl -notrace
Command: synth_design -top top_vga_basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3947
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 3097 ; free virtual = 9945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_vga_basys3' [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/rtl/top_vga_basys3.sv:20]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (1#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:74749]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55204]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.750000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 13 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:63510]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (5#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (6#1) [/home_local/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (7#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (8#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'top_vga' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/top_vga.sv:20]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (8#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_timing.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (9#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_timing.sv:12]
INFO: [Synth 8-6157] synthesizing module 'draw_bg' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/draw_bg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (9#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/delay.sv:12]
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter CLK_DEL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (10#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/delay.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'draw_bg' (11#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/draw_bg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'draw_ship' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/draw_ship.sv:14]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (11#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'vga_if' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'vga_if' (11#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv:14]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/delay.sv:12]
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter CLK_DEL bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (11#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/delay.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'draw_ship' (12#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/draw_ship.sv:14]
INFO: [Synth 8-6157] synthesizing module 'logic_ctl' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/game_control/logic_ctl.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'logic_ctl' (13#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/game_control/logic_ctl.sv:14]
INFO: [Synth 8-6157] synthesizing module 'game_board' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/game_control/game_board.sv:12]
WARNING: [Synth 8-5856] 3D RAM board_host_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM board_guest_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'game_board' (14#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/game_control/game_board.sv:12]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseCtl.vhd:207]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at '/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (15#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (16#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseCtl.vhd:207]
INFO: [Synth 8-6157] synthesizing module 'draw_mouse' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/draw_mouse.sv:14]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseDisplay.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (17#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/MouseDisplay.vhd:119]
WARNING: [Synth 8-3848] Net vga_out\.hblnk in module/entity draw_mouse does not have driver. [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/draw_mouse.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'draw_mouse' (18#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/draw_mouse.sv:14]
INFO: [Synth 8-6157] synthesizing module 'ship_rom' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv:14]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv:37]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv:117]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv:39]
WARNING: [Synth 8-87] always_comb on 'data_guest_reg' did not result in combinational logic [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv:119]
INFO: [Synth 8-6155] done synthesizing module 'ship_rom' (19#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'top_vga' (20#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/top_vga.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'top_vga_basys3' (21#1) [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/rtl/top_vga_basys3.sv:20]
WARNING: [Synth 8-7129] Port vga_out\.hblnk in module draw_mouse is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 3691 ; free virtual = 10528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 3710 ; free virtual = 10547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 3710 ; free virtual = 10547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2717.816 ; gain = 0.000 ; free physical = 3702 ; free virtual = 10539
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0/inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/constraints/top_vga_basys3.xdc]
Finished Parsing XDC File [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/constraints/top_vga_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/constraints/top_vga_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/constraints/clk_wiz_0_late.xdc]
Finished Parsing XDC File [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/constraints/clk_wiz_0_late.xdc]
Parsing XDC File [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_vga_basys3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_vga_basys3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 3604 ; free virtual = 10442
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 3604 ; free virtual = 10442
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3672 ; free virtual = 10514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3672 ; free virtual = 10514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3672 ; free virtual = 10514
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'logic_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               PICK_SHIP |                              001 |                               01
                    TURN |                              010 |                               11
                    WAIT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'logic_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv:39]
WARNING: [Synth 8-327] inferring latch for variable 'data_guest_reg' [/home/student/jpanek/Desktop/UEC2_PROJEKT/rtl/ship/ship_rom.sv:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3660 ; free virtual = 10512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   3 Input    4 Bit       Adders := 2     
+---Registers : 
	               38 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 11    
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 203   
	                1 Bit    Registers := 59    
+---Muxes : 
	  37 Input   37 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 69    
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	  17 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 18    
	   2 Input   12 Bit        Muxes := 18    
	   5 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	  37 Input    8 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	  37 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 737   
	   3 Input    1 Bit        Muxes := 9     
	  17 Input    1 Bit        Muxes := 4     
	  37 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port vga_out\.hblnk in module draw_mouse is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_xpos[11] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_xpos[10] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_xpos[9] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_ypos[11] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_ypos[10] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port mouse_ypos[9] in module logic_ctl is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (data_reg[12]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[11]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[10]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[9]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[8]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[7]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[6]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[5]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[4]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[3]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[2]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[1]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_reg[0]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[12]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[11]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[10]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[9]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[8]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[7]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[6]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[5]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[4]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[3]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[2]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[1]) is unused and will be removed from module ship_rom.
WARNING: [Synth 8-3332] Sequential element (data_guest_reg[0]) is unused and will be removed from module ship_rom.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3626 ; free virtual = 10472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+----------------------------+---------------+----------------+
|Module Name  | RTL Object                 | Depth x Width | Implemented As | 
+-------------+----------------------------+---------------+----------------+
|MouseDisplay | mouserom[0]                | 256x2         | LUT            | 
|ship_rom     | data                       | 128x13        | LUT            | 
|ship_rom     | data_guest                 | 128x13        | LUT            | 
|draw_mouse   | u_MouseDisplay/mouserom[0] | 256x2         | LUT            | 
|ship_rom     | data                       | 128x13        | LUT            | 
+-------------+----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3508 ; free virtual = 10354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3515 ; free virtual = 10359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3499 ; free virtual = 10344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3511 ; free virtual = 10355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3511 ; free virtual = 10355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3509 ; free virtual = 10353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3509 ; free virtual = 10353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3508 ; free virtual = 10353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3507 ; free virtual = 10352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_vga_basys3 | u_top_vga/u_draw_ship/u_delay/delay_stage[1].del_mem_reg[1][26] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+---------------+-----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |BUFGCE     |     2|
|3     |BUFH       |     2|
|4     |CARRY4     |    50|
|5     |LUT1       |    28|
|6     |LUT2       |   143|
|7     |LUT3       |   182|
|8     |LUT4       |   278|
|9     |LUT5       |   170|
|10    |LUT6       |   889|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |    43|
|13    |MUXF8      |    16|
|14    |ODDR       |     1|
|15    |SRL16E     |     2|
|16    |FDCE       |   487|
|17    |FDPE       |     7|
|18    |FDRE       |   484|
|19    |FDSE       |    11|
|20    |IBUF       |    14|
|21    |IOBUF      |     2|
|22    |OBUF       |    28|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3507 ; free virtual = 10352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 3558 ; free virtual = 10403
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2781.727 ; gain = 63.910 ; free physical = 3558 ; free virtual = 10403
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 3649 ; free virtual = 10493
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'u_clk_wiz_0/inst/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.727 ; gain = 0.000 ; free physical = 3595 ; free virtual = 10441
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete, checksum: 64eed25b
INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 2781.727 ; gain = 64.031 ; free physical = 3790 ; free virtual = 10635
INFO: [Common 17-1381] The checkpoint '/home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/build/vga_project.runs/synth_1/top_vga_basys3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_vga_basys3_utilization_synth.rpt -pb top_vga_basys3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  1 22:38:12 2024...
[Sun Sep  1 22:38:22 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:01:20 . Memory (MB): peak = 2716.809 ; gain = 0.000 ; free physical = 4636 ; free virtual = 11472
[Sun Sep  1 22:38:24 2024] Launched impl_1...
Run output will be captured here: /home/student/jpanek/Desktop/UEC2_PROJEKT/fpga/build/vga_project.runs/impl_1/runme.log
[Sun Sep  1 22:38:24 2024] Waiting for impl_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

*** Running vivado
    with args -log top_vga_basys3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_vga_basys3.tcl -notrace

[Sun Sep  1 22:38:27 2024] Interrupt received
INFO: [Common 17-344] 'wait_on_runs' was cancelled
INFO: [Common 17-344] 'source' was cancelled
