<stg><name>streamtoparallelwithburst</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="19" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="in_val_last_V_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32">
<![CDATA[
entry:1 %in_val_last_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_val_last_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="65" op_0_bw="64">
<![CDATA[
entry:2 %p_phi_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_phi_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_memory, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %out_memory_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_memory

]]></Node>
<StgValue><ssdm name="out_memory_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %count9, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %buf_r, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 10, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 256, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %store_ln22 = store i64 0, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln22 = br void %VITIS_LOOP_24_2

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_24_2:0 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_24_2:1 %tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %count9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_24_2:2 %icmp_ln24 = icmp_sgt  i32 %tmp_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_24_2:3 %br_ln24 = br i1 %icmp_ln24, void %do.cond, void %for.body.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body.lr.ph:0 %idx_load = load i64 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.lr.ph:2 %shl_ln24 = shl i64 %idx_load, i64 3

]]></Node>
<StgValue><ssdm name="shl_ln24"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.lr.ph:3 %add_ln24 = add i64 %out_memory_read, i64 %shl_ln24

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.lr.ph:4 %trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln24, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="61">
<![CDATA[
for.body.lr.ph:5 %sext_ln24 = sext i61 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.lr.ph:6 %gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln24

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body.lr.ph:7 %empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem0_addr, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="31" op_0_bw="32">
<![CDATA[
for.body.lr.ph:1 %trunc_ln24 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.lr.ph:8 %empty_25 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="31" op_4_bw="65" op_5_bw="65" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body.lr.ph:9 %call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i65 %buf_r, i65 %p_phi_loc

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="61" op_3_bw="31" op_4_bw="65" op_5_bw="65" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body.lr.ph:9 %call_ln24 = call void @streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, i64 %gmem0, i61 %trunc_ln, i31 %trunc_ln24, i65 %buf_r, i65 %p_phi_loc

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="65" op_0_bw="65" op_1_bw="0">
<![CDATA[
for.body.lr.ph:10 %p_phi_loc_load = load i65 %p_phi_loc

]]></Node>
<StgValue><ssdm name="p_phi_loc_load"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body.lr.ph:11 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %p_phi_loc_load, i32 64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="14" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.lr.ph:13 %store_ln29 = store i1 %tmp, i1 %in_val_last_V

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="13" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="12" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="11" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="10" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="9" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="54" st_id="12" stage="8" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="55" st_id="13" stage="7" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="56" st_id="14" stage="6" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="57" st_id="15" stage="5" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="58" st_id="16" stage="4" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="59" st_id="17" stage="3" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="60" st_id="18" stage="2" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="61" st_id="19" stage="1" lat="14">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.lr.ph:12 %empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="62" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph:14 %br_ln29 = br void %do.cond

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="63" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
do.cond:0 %idx_load_1 = load i64 %idx

]]></Node>
<StgValue><ssdm name="idx_load_1"/></StgValue>
</operation>

<operation id="64" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
do.cond:1 %in_val_last_V_load = load i1 %in_val_last_V

]]></Node>
<StgValue><ssdm name="in_val_last_V_load"/></StgValue>
</operation>

<operation id="65" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
do.cond:2 %sext_ln29 = sext i32 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="66" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
do.cond:3 %add_ln29 = add i64 %sext_ln29, i64 %idx_load_1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="67" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
do.cond:4 %br_ln30 = br i1 %in_val_last_V_load, void %do.cond.VITIS_LOOP_24_2_crit_edge, void %do.end

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="68" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_val_last_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
do.cond.VITIS_LOOP_24_2_crit_edge:0 %store_ln30 = store i64 %add_ln29, i64 %idx

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="69" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_val_last_V_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
do.cond.VITIS_LOOP_24_2_crit_edge:1 %br_ln30 = br void %VITIS_LOOP_24_2

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="70" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="in_val_last_V_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
do.end:0 %ret_ln31 = ret

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
