![GPLv3](https://img.shields.io/badge/license-GPLv3-brightgreen.svg) [![MELPA](https://melpa.org/packages/riscv-mode-badge.svg)](https://melpa.org/#/riscv-mode)

# riscv-mode
RISC V assembly major mode in emacs

## Features
- Syntax highlighting
- Syntactic indentation
- Code evaluation with [spike](https://github.com/riscv/riscv-isa-sim)

## Installation & Setup
riscv-mode is available on [Melpa](https://melpa.org/#/riscv-mode).

## License
GPLv3+
