	component jtag_debug_sys is
		port (
			dbg_clk_clk           : in  std_logic                     := 'X';             -- clk
			dbg_clock_export      : out std_logic;                                        -- export
			dbg_code_export       : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			dbg_instr_export      : in  std_logic_vector(10 downto 0) := (others => 'X'); -- export
			dbg_pc_export         : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			dbg_reg_bus_export    : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			dbg_reg_select_export : out std_logic_vector(4 downto 0);                     -- export
			dbg_reset_reset_n     : in  std_logic                     := 'X'              -- reset_n
		);
	end component jtag_debug_sys;

