/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [26:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_11z;
  wire [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire [21:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [16:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= celloutsig_1_0z;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 27'h0000000;
    else _01_ <= { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[29:20] / { 1'h1, in_data[90:82] };
  assign celloutsig_1_11z = { celloutsig_1_3z[3:2], celloutsig_1_2z } / { 1'h1, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_17z = { in_data[140:131], celloutsig_1_2z, celloutsig_1_14z } / { 1'h1, _00_[0], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_8z = in_data[187:162] === in_data[174:149];
  assign celloutsig_1_14z = { celloutsig_1_0z[2:0], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z } === { celloutsig_1_13z[5:4], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_8z[2:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z } === { in_data[68:40], celloutsig_0_2z };
  assign celloutsig_0_21z = _01_[12:2] === celloutsig_0_7z[17:7];
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_16z = celloutsig_0_14z[8:3] % { 1'h1, celloutsig_0_14z[22:18] };
  assign celloutsig_0_26z = { celloutsig_0_25z[21:10], celloutsig_0_23z } % { 1'h1, celloutsig_0_25z[20:7], celloutsig_0_3z };
  assign celloutsig_1_15z = { celloutsig_1_3z[3:1], celloutsig_1_7z } % { 1'h1, in_data[165:161] };
  assign celloutsig_0_6z = { celloutsig_0_0z[8], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z } % { 1'h1, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[187] ? in_data[184:179] : { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_0z[4] ? celloutsig_1_0z[3:1] : { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_6z ? { celloutsig_1_9z[1:0], celloutsig_1_1z, celloutsig_1_1z } : { celloutsig_1_0z[3:2], celloutsig_1_8z, 1'h0 };
  assign celloutsig_1_19z = _00_[0] ? { in_data[149:145], celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_15z } : { celloutsig_1_17z, celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_3z ? { in_data[58:46], 1'h1, celloutsig_0_2z, celloutsig_0_5z } : { in_data[79:71], celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_2z[3] ? celloutsig_0_7z[13:9] : { in_data[16:13], celloutsig_0_3z };
  assign celloutsig_0_18z = in_data[56] ? celloutsig_0_0z[5:3] : { celloutsig_0_17z[1:0], celloutsig_0_1z };
  assign celloutsig_0_19z = celloutsig_0_4z ? { celloutsig_0_11z[12:0], celloutsig_0_2z, celloutsig_0_1z } : { _01_[22:8], celloutsig_0_17z };
  assign celloutsig_0_2z = celloutsig_0_0z[1] ? celloutsig_0_0z[6:3] : celloutsig_0_0z[8:5];
  assign celloutsig_0_23z = celloutsig_0_3z ? { _01_[5:3], celloutsig_0_15z } : { celloutsig_0_14z[12], celloutsig_0_18z };
  assign celloutsig_1_6z = | { celloutsig_1_2z, in_data[152:147] };
  assign celloutsig_1_18z = | { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_2z, in_data[109] };
  assign celloutsig_0_29z = | { celloutsig_0_26z[2:1], celloutsig_0_21z };
  assign celloutsig_0_3z = ~^ celloutsig_0_0z[8:3];
  assign celloutsig_1_2z = ~^ in_data[189:180];
  assign celloutsig_1_5z = ~^ { in_data[128:125], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_4z = ~^ { in_data[35:30], celloutsig_0_1z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_0z[4], celloutsig_1_9z };
  assign celloutsig_0_5z = ~^ { in_data[65:60], celloutsig_0_1z };
  assign celloutsig_0_1z = ~^ in_data[15:11];
  assign celloutsig_0_15z = ~^ { celloutsig_0_6z[6], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_1z = ~^ in_data[159:156];
  assign celloutsig_1_13z = { celloutsig_1_9z[0], celloutsig_1_0z } << { _00_[0], celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_7z[12:11], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } << { in_data[16:14], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_14z = { in_data[57:35], celloutsig_0_4z } << _01_[24:1];
  assign celloutsig_0_17z = celloutsig_0_2z[2:0] << celloutsig_0_11z[2:0];
  assign celloutsig_0_25z = { celloutsig_0_7z[11:0], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_18z } << { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_19z[15:9] << celloutsig_0_25z[21:15];
  assign celloutsig_1_0z = in_data[171:167] << in_data[168:164];
  assign { out_data[128], out_data[108:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
