#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep  2 12:47:14 2025
# Process ID         : 65924
# Current directory  : /home/psh/work/project_9/project_9.runs/impl_1
# Command line       : vivado -log soc_hello_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_hello_wrapper.tcl -notrace
# Log file           : /home/psh/work/project_9/project_9.runs/impl_1/soc_hello_wrapper.vdi
# Journal file       : /home/psh/work/project_9/project_9.runs/impl_1/vivado.jou
# Running On         : min
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-1035G7 CPU @ 1.20GHz
# CPU Frequency      : 1600.000 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16396 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20691 MB
# Available Virtual  : 10852 MB
#-----------------------------------------------------------
source soc_hello_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.418 ; gain = 18.871 ; free physical = 3737 ; free virtual = 10124
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1540.137 ; gain = 52.719 ; free physical = 3625 ; free virtual = 9996
Command: link_design -top soc_hello_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_gpio_0_0/soc_hello_axi_gpio_0_0.dcp' for cell 'soc_hello_i/axi_gpio_led_sw'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/soc_hello_axi_smc_0.dcp' for cell 'soc_hello_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_uartlite_0_0/soc_hello_axi_uartlite_0_0.dcp' for cell 'soc_hello_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_clk_wiz_0/soc_hello_clk_wiz_0.dcp' for cell 'soc_hello_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_mdm_1_1/soc_hello_mdm_1_1.dcp' for cell 'soc_hello_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_microblaze_riscv_0_0/soc_hello_microblaze_riscv_0_0.dcp' for cell 'soc_hello_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_proc_sys_reset_0_0/soc_hello_proc_sys_reset_0_0.dcp' for cell 'soc_hello_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_dlmb_bram_if_cntlr_1/soc_hello_dlmb_bram_if_cntlr_1.dcp' for cell 'soc_hello_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_dlmb_v10_1/soc_hello_dlmb_v10_1.dcp' for cell 'soc_hello_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_ilmb_bram_if_cntlr_1/soc_hello_ilmb_bram_if_cntlr_1.dcp' for cell 'soc_hello_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_ilmb_v10_1/soc_hello_ilmb_v10_1.dcp' for cell 'soc_hello_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_lmb_bram_1/soc_hello_lmb_bram_1.dcp' for cell 'soc_hello_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1756.957 ; gain = 0.000 ; free physical = 3255 ; free virtual = 9663
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_proc_sys_reset_0_0/soc_hello_proc_sys_reset_0_0_board.xdc] for cell 'soc_hello_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_proc_sys_reset_0_0/soc_hello_proc_sys_reset_0_0_board.xdc] for cell 'soc_hello_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_proc_sys_reset_0_0/soc_hello_proc_sys_reset_0_0.xdc] for cell 'soc_hello_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_proc_sys_reset_0_0/soc_hello_proc_sys_reset_0_0.xdc] for cell 'soc_hello_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_clk_wiz_0/soc_hello_clk_wiz_0_board.xdc] for cell 'soc_hello_i/clk_wiz/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_clk_wiz_0/soc_hello_clk_wiz_0_board.xdc] for cell 'soc_hello_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_clk_wiz_0/soc_hello_clk_wiz_0.xdc] for cell 'soc_hello_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_clk_wiz_0/soc_hello_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_clk_wiz_0/soc_hello_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2480.344 ; gain = 484.766 ; free physical = 2645 ; free virtual = 9090
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_clk_wiz_0/soc_hello_clk_wiz_0.xdc] for cell 'soc_hello_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_microblaze_riscv_0_0/soc_hello_microblaze_riscv_0_0.xdc] for cell 'soc_hello_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_microblaze_riscv_0_0/soc_hello_microblaze_riscv_0_0.xdc] for cell 'soc_hello_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_uartlite_0_0/soc_hello_axi_uartlite_0_0_board.xdc] for cell 'soc_hello_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_uartlite_0_0/soc_hello_axi_uartlite_0_0_board.xdc] for cell 'soc_hello_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_uartlite_0_0/soc_hello_axi_uartlite_0_0.xdc] for cell 'soc_hello_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_uartlite_0_0/soc_hello_axi_uartlite_0_0.xdc] for cell 'soc_hello_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/bd_57e4_psr_aclk_0_board.xdc] for cell 'soc_hello_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/bd_57e4_psr_aclk_0_board.xdc] for cell 'soc_hello_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/bd_57e4_psr_aclk_0.xdc] for cell 'soc_hello_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/bd_0/ip/ip_1/bd_57e4_psr_aclk_0.xdc] for cell 'soc_hello_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/smartconnect.xdc] for cell 'soc_hello_i/axi_smc/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_smc_0/smartconnect.xdc] for cell 'soc_hello_i/axi_smc/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_gpio_0_0/soc_hello_axi_gpio_0_0_board.xdc] for cell 'soc_hello_i/axi_gpio_led_sw/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_gpio_0_0/soc_hello_axi_gpio_0_0_board.xdc] for cell 'soc_hello_i/axi_gpio_led_sw/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_gpio_0_0/soc_hello_axi_gpio_0_0.xdc] for cell 'soc_hello_i/axi_gpio_led_sw/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_axi_gpio_0_0/soc_hello_axi_gpio_0_0.xdc] for cell 'soc_hello_i/axi_gpio_led_sw/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_mdm_1_1/soc_hello_mdm_1_1.xdc] for cell 'soc_hello_i/mdm_1/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_mdm_1_1/soc_hello_mdm_1_1.xdc] for cell 'soc_hello_i/mdm_1/U0'
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_hello_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/psh/work/project_9/project_9.gen/sources_1/bd/soc_hello/ip/soc_hello_microblaze_riscv_0_0/data/riscv_bootloop.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2480.344 ; gain = 0.000 ; free physical = 2645 ; free virtual = 9091
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2480.344 ; gain = 940.207 ; free physical = 2645 ; free virtual = 9091
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2542.023 ; gain = 61.680 ; free physical = 2612 ; free virtual = 9058

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 138fc4f1e

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2542.023 ; gain = 0.000 ; free physical = 2610 ; free virtual = 9056

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 138fc4f1e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2294 ; free virtual = 8741

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 138fc4f1e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2294 ; free virtual = 8741
Phase 1 Initialization | Checksum: 138fc4f1e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2294 ; free virtual = 8741

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 138fc4f1e

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2294 ; free virtual = 8740

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 138fc4f1e

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2294 ; free virtual = 8740
Phase 2 Timer Update And Timing Data Collection | Checksum: 138fc4f1e

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2294 ; free virtual = 8740

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 186459687

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2294 ; free virtual = 8740
Retarget | Checksum: 186459687
INFO: [Opt 31-389] Phase Retarget created 120 cells and removed 194 cells
INFO: [Opt 31-1021] In phase Retarget, 99 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1e9d482aa

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2294 ; free virtual = 8740
Constant propagation | Checksum: 1e9d482aa
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2301 ; free virtual = 8748
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2301 ; free virtual = 8748
Phase 5 Sweep | Checksum: 154af4bdc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2850.922 ; gain = 0.000 ; free physical = 2300 ; free virtual = 8746
Sweep | Checksum: 154af4bdc
INFO: [Opt 31-389] Phase Sweep created 18 cells and removed 214 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG soc_hello_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net soc_hello_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 14d0ef5d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.938 ; gain = 32.016 ; free physical = 2299 ; free virtual = 8745
BUFG optimization | Checksum: 14d0ef5d0
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 14d0ef5d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.938 ; gain = 32.016 ; free physical = 2299 ; free virtual = 8745
Shift Register Optimization | Checksum: 14d0ef5d0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f1b1b113

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.938 ; gain = 32.016 ; free physical = 2298 ; free virtual = 8744
Post Processing Netlist | Checksum: 1f1b1b113
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 166285a52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.938 ; gain = 32.016 ; free physical = 2298 ; free virtual = 8744

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.938 ; gain = 0.000 ; free physical = 2298 ; free virtual = 8744
Phase 9.2 Verifying Netlist Connectivity | Checksum: 166285a52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.938 ; gain = 32.016 ; free physical = 2298 ; free virtual = 8744
Phase 9 Finalization | Checksum: 166285a52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.938 ; gain = 32.016 ; free physical = 2298 ; free virtual = 8744
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             120  |             194  |                                             99  |
|  Constant propagation         |              12  |              43  |                                             81  |
|  Sweep                        |              18  |             214  |                                            101  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             96  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 166285a52

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.938 ; gain = 32.016 ; free physical = 2298 ; free virtual = 8744

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 166285a52

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8550
Ending Power Optimization Task | Checksum: 166285a52

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3151.898 ; gain = 268.961 ; free physical = 2099 ; free virtual = 8550

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 166285a52

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8550

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8550
Ending Netlist Obfuscation Task | Checksum: 166285a52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8550
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3151.898 ; gain = 671.555 ; free physical = 2099 ; free virtual = 8550
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_hello_wrapper_drc_opted.rpt -pb soc_hello_wrapper_drc_opted.pb -rpx soc_hello_wrapper_drc_opted.rpx
Command: report_drc -file soc_hello_wrapper_drc_opted.rpt -pb soc_hello_wrapper_drc_opted.pb -rpx soc_hello_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_hello_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8550
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8550
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8550
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8550
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8550
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8551
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2099 ; free virtual = 8551
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_hello_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2111 ; free virtual = 8565
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e16b5b51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2111 ; free virtual = 8565
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2111 ; free virtual = 8565

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15ccb9bfc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2114 ; free virtual = 8565

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18b6b4275

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2133 ; free virtual = 8584

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18b6b4275

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2134 ; free virtual = 8584
Phase 1 Placer Initialization | Checksum: 18b6b4275

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2134 ; free virtual = 8584

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20facec7a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2152 ; free virtual = 8602

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23ad54981

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2153 ; free virtual = 8604

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23ad54981

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2153 ; free virtual = 8604

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b634ed4a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:12 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2198 ; free virtual = 8649

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1801e2d79

Time (s): cpu = 00:00:50 ; elapsed = 00:00:12 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2196 ; free virtual = 8647

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 180 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 0, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 82 nets or LUTs. Breaked 6 LUTs, combined 76 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2191 ; free virtual = 8642

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |             76  |                    82  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |             76  |                    82  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 288065f82

Time (s): cpu = 00:00:53 ; elapsed = 00:00:14 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2191 ; free virtual = 8642
Phase 2.5 Global Place Phase2 | Checksum: 26a35c5a8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2189 ; free virtual = 8640
Phase 2 Global Placement | Checksum: 26a35c5a8

Time (s): cpu = 00:00:57 ; elapsed = 00:00:15 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2189 ; free virtual = 8640

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 289760599

Time (s): cpu = 00:00:58 ; elapsed = 00:00:15 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2187 ; free virtual = 8639

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 30586bbb8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2185 ; free virtual = 8638

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 32d2997fd

Time (s): cpu = 00:01:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2185 ; free virtual = 8638

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2e3753050

Time (s): cpu = 00:01:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2185 ; free virtual = 8638

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e5467684

Time (s): cpu = 00:01:05 ; elapsed = 00:00:17 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2184 ; free virtual = 8636

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 218c9ccfa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2182 ; free virtual = 8634

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a65426e6

Time (s): cpu = 00:01:08 ; elapsed = 00:00:19 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2182 ; free virtual = 8634

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2703b7ccc

Time (s): cpu = 00:01:08 ; elapsed = 00:00:19 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2182 ; free virtual = 8634

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 200936ee6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2193 ; free virtual = 8645
Phase 3 Detail Placement | Checksum: 200936ee6

Time (s): cpu = 00:01:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2193 ; free virtual = 8645

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f4f8a2c0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.044 | TNS=-0.044 |
Phase 1 Physical Synthesis Initialization | Checksum: 14548a0d0

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2188 ; free virtual = 8635
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23630a0e0

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2188 ; free virtual = 8635
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f4f8a2c0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:22 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2188 ; free virtual = 8635

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.523. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2ac42619c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:26 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2177 ; free virtual = 8623

Time (s): cpu = 00:01:21 ; elapsed = 00:00:26 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2177 ; free virtual = 8623
Phase 4.1 Post Commit Optimization | Checksum: 2ac42619c

Time (s): cpu = 00:01:21 ; elapsed = 00:00:26 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2177 ; free virtual = 8623

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2ac42619c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2174 ; free virtual = 8620

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2ac42619c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2174 ; free virtual = 8619
Phase 4.3 Placer Reporting | Checksum: 2ac42619c

Time (s): cpu = 00:01:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2174 ; free virtual = 8619

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2174 ; free virtual = 8619

Time (s): cpu = 00:01:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2174 ; free virtual = 8619
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d6d971ee

Time (s): cpu = 00:01:22 ; elapsed = 00:00:26 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2173 ; free virtual = 8618
Ending Placer Task | Checksum: 1e8258e34

Time (s): cpu = 00:01:22 ; elapsed = 00:00:27 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2173 ; free virtual = 8618
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2173 ; free virtual = 8618
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_hello_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2116 ; free virtual = 8579
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_hello_wrapper_utilization_placed.rpt -pb soc_hello_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file soc_hello_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8579
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2115 ; free virtual = 8580
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2106 ; free virtual = 8568
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2106 ; free virtual = 8568
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2106 ; free virtual = 8568
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2106 ; free virtual = 8568
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2106 ; free virtual = 8569
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2106 ; free virtual = 8569
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_hello_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2116 ; free virtual = 8539
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.523 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2124 ; free virtual = 8548
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2105 ; free virtual = 8536
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2105 ; free virtual = 8536
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2103 ; free virtual = 8533
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2103 ; free virtual = 8534
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2103 ; free virtual = 8534
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2103 ; free virtual = 8534
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_hello_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a006809d ConstDB: 0 ShapeSum: a79db140 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 68c1c9d6 | NumContArr: e488531a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2d29c122a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2081 ; free virtual = 8534

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2d29c122a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2081 ; free virtual = 8534

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2d29c122a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2081 ; free virtual = 8534
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 3375798ad

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2020 ; free virtual = 8454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.853  | TNS=0.000  | WHS=-0.241 | THS=-37.272|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00366738 %
  Global Horizontal Routing Utilization  = 0.00117126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4713
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4713
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a25b4eba

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2017 ; free virtual = 8451

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2a25b4eba

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 2017 ; free virtual = 8451

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 19e9398cc

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 1878 ; free virtual = 8315
Phase 4 Initial Routing | Checksum: 19e9398cc

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3151.898 ; gain = 0.000 ; free physical = 1878 ; free virtual = 8315

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1366
 Number of Nodes with overlaps = 386
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.047 | TNS=-0.047 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1d270697a

Time (s): cpu = 00:01:54 ; elapsed = 00:01:03 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1834 ; free virtual = 8285

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.275  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 23971d350

Time (s): cpu = 00:02:08 ; elapsed = 00:01:14 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1973 ; free virtual = 8420
Phase 5 Rip-up And Reroute | Checksum: 23971d350

Time (s): cpu = 00:02:08 ; elapsed = 00:01:14 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1973 ; free virtual = 8420

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 23971d350

Time (s): cpu = 00:02:09 ; elapsed = 00:01:14 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1973 ; free virtual = 8420

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 23971d350

Time (s): cpu = 00:02:09 ; elapsed = 00:01:14 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1973 ; free virtual = 8420
Phase 6 Delay and Skew Optimization | Checksum: 23971d350

Time (s): cpu = 00:02:09 ; elapsed = 00:01:14 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1973 ; free virtual = 8420

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.282  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2a5ed7210

Time (s): cpu = 00:02:11 ; elapsed = 00:01:15 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1973 ; free virtual = 8420
Phase 7 Post Hold Fix | Checksum: 2a5ed7210

Time (s): cpu = 00:02:11 ; elapsed = 00:01:15 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1973 ; free virtual = 8420

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.3303 %
  Global Horizontal Routing Utilization  = 2.59839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2a5ed7210

Time (s): cpu = 00:02:11 ; elapsed = 00:01:15 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1969 ; free virtual = 8416

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2a5ed7210

Time (s): cpu = 00:02:11 ; elapsed = 00:01:15 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1969 ; free virtual = 8416

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2582d2acc

Time (s): cpu = 00:02:13 ; elapsed = 00:01:16 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1972 ; free virtual = 8419

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2582d2acc

Time (s): cpu = 00:02:13 ; elapsed = 00:01:16 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1971 ; free virtual = 8419

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.282  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2582d2acc

Time (s): cpu = 00:02:13 ; elapsed = 00:01:16 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1972 ; free virtual = 8419
Total Elapsed time in route_design: 75.74 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 21723f4df

Time (s): cpu = 00:02:13 ; elapsed = 00:01:16 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1972 ; free virtual = 8419
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 21723f4df

Time (s): cpu = 00:02:13 ; elapsed = 00:01:16 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1972 ; free virtual = 8419

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:16 . Memory (MB): peak = 3168.934 ; gain = 17.035 ; free physical = 1972 ; free virtual = 8419
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_hello_wrapper_drc_routed.rpt -pb soc_hello_wrapper_drc_routed.pb -rpx soc_hello_wrapper_drc_routed.rpx
Command: report_drc -file soc_hello_wrapper_drc_routed.rpt -pb soc_hello_wrapper_drc_routed.pb -rpx soc_hello_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_hello_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_hello_wrapper_methodology_drc_routed.rpt -pb soc_hello_wrapper_methodology_drc_routed.pb -rpx soc_hello_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_hello_wrapper_methodology_drc_routed.rpt -pb soc_hello_wrapper_methodology_drc_routed.pb -rpx soc_hello_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_hello_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3196.684 ; gain = 27.750 ; free physical = 1669 ; free virtual = 8234
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_hello_wrapper_timing_summary_routed.rpt -pb soc_hello_wrapper_timing_summary_routed.pb -rpx soc_hello_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_hello_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_hello_wrapper_route_status.rpt -pb soc_hello_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_hello_wrapper_bus_skew_routed.rpt -pb soc_hello_wrapper_bus_skew_routed.pb -rpx soc_hello_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_hello_wrapper_power_routed.rpt -pb soc_hello_wrapper_power_summary_routed.pb -rpx soc_hello_wrapper_power_routed.rpx
Command: report_power -file soc_hello_wrapper_power_routed.rpt -pb soc_hello_wrapper_power_summary_routed.pb -rpx soc_hello_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
148 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_hello_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 3252.711 ; gain = 83.777 ; free physical = 1722 ; free virtual = 8224
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3252.711 ; gain = 0.000 ; free physical = 1724 ; free virtual = 8227
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3252.711 ; gain = 0.000 ; free physical = 1723 ; free virtual = 8231
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3252.711 ; gain = 0.000 ; free physical = 1723 ; free virtual = 8231
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3252.711 ; gain = 0.000 ; free physical = 1721 ; free virtual = 8230
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3252.711 ; gain = 0.000 ; free physical = 1721 ; free virtual = 8231
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3252.711 ; gain = 0.000 ; free physical = 1721 ; free virtual = 8231
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3252.711 ; gain = 0.000 ; free physical = 1721 ; free virtual = 8231
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_hello_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force soc_hello_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12529856 bits.
Writing bitstream ./soc_hello_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3515.215 ; gain = 166.457 ; free physical = 1448 ; free virtual = 7957
INFO: [Common 17-206] Exiting Vivado at Tue Sep  2 12:51:07 2025...
