Classic Timing Analyzer report for Counter
Wed Jul 20 15:07:57 2016
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+----------------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From           ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------+-----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 11.176 ns                        ; result[1]~reg0 ; result[1] ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 103.17 MHz ( period = 9.693 ns ) ; acc[2]         ; acc[2]    ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C12F324C8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                         ;
+-------+------------------------------------------------+--------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 103.17 MHz ( period = 9.693 ns )               ; acc[2] ; acc[2]         ; clock      ; clock    ; None                        ; None                      ; 9.432 ns                ;
; N/A   ; 112.78 MHz ( period = 8.867 ns )               ; acc[1] ; acc[2]         ; clock      ; clock    ; None                        ; None                      ; 8.547 ns                ;
; N/A   ; 133.37 MHz ( period = 7.498 ns )               ; acc[2] ; acc[5]         ; clock      ; clock    ; None                        ; None                      ; 7.296 ns                ;
; N/A   ; 139.65 MHz ( period = 7.161 ns )               ; acc[2] ; acc[6]         ; clock      ; clock    ; None                        ; None                      ; 6.959 ns                ;
; N/A   ; 143.33 MHz ( period = 6.977 ns )               ; acc[2] ; acc[4]         ; clock      ; clock    ; None                        ; None                      ; 6.775 ns                ;
; N/A   ; 149.21 MHz ( period = 6.702 ns )               ; acc[1] ; acc[1]         ; clock      ; clock    ; None                        ; None                      ; 6.441 ns                ;
; N/A   ; 149.86 MHz ( period = 6.673 ns )               ; acc[2] ; acc[3]         ; clock      ; clock    ; None                        ; None                      ; 6.471 ns                ;
; N/A   ; 150.13 MHz ( period = 6.661 ns )               ; acc[0] ; acc[2]         ; clock      ; clock    ; None                        ; None                      ; 6.341 ns                ;
; N/A   ; 155.55 MHz ( period = 6.429 ns )               ; acc[2] ; acc[7]         ; clock      ; clock    ; None                        ; None                      ; 6.227 ns                ;
; N/A   ; 162.44 MHz ( period = 6.156 ns )               ; acc[2] ; result[5]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.954 ns                ;
; N/A   ; 162.44 MHz ( period = 6.156 ns )               ; acc[2] ; result[6]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.954 ns                ;
; N/A   ; 162.44 MHz ( period = 6.156 ns )               ; acc[2] ; result[7]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.954 ns                ;
; N/A   ; 162.55 MHz ( period = 6.152 ns )               ; acc[1] ; acc[5]         ; clock      ; clock    ; None                        ; None                      ; 5.891 ns                ;
; N/A   ; 168.44 MHz ( period = 5.937 ns )               ; acc[2] ; result[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.735 ns                ;
; N/A   ; 170.74 MHz ( period = 5.857 ns )               ; acc[2] ; result[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.655 ns                ;
; N/A   ; 171.97 MHz ( period = 5.815 ns )               ; acc[1] ; acc[6]         ; clock      ; clock    ; None                        ; None                      ; 5.554 ns                ;
; N/A   ; 177.53 MHz ( period = 5.633 ns )               ; acc[1] ; acc[4]         ; clock      ; clock    ; None                        ; None                      ; 5.372 ns                ;
; N/A   ; 187.65 MHz ( period = 5.329 ns )               ; acc[1] ; acc[3]         ; clock      ; clock    ; None                        ; None                      ; 5.068 ns                ;
; N/A   ; 190.66 MHz ( period = 5.245 ns )               ; acc[2] ; result[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 5.043 ns                ;
; N/A   ; 196.73 MHz ( period = 5.083 ns )               ; acc[1] ; acc[7]         ; clock      ; clock    ; None                        ; None                      ; 4.822 ns                ;
; N/A   ; 199.44 MHz ( period = 5.014 ns )               ; acc[0] ; acc[1]         ; clock      ; clock    ; None                        ; None                      ; 4.753 ns                ;
; N/A   ; 207.90 MHz ( period = 4.810 ns )               ; acc[1] ; result[5]~reg0 ; clock      ; clock    ; None                        ; None                      ; 4.549 ns                ;
; N/A   ; 207.90 MHz ( period = 4.810 ns )               ; acc[1] ; result[6]~reg0 ; clock      ; clock    ; None                        ; None                      ; 4.549 ns                ;
; N/A   ; 207.90 MHz ( period = 4.810 ns )               ; acc[1] ; result[7]~reg0 ; clock      ; clock    ; None                        ; None                      ; 4.549 ns                ;
; N/A   ; 217.72 MHz ( period = 4.593 ns )               ; acc[1] ; result[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 4.332 ns                ;
; N/A   ; 221.58 MHz ( period = 4.513 ns )               ; acc[1] ; result[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 4.252 ns                ;
; N/A   ; 225.58 MHz ( period = 4.433 ns )               ; acc[1] ; result[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 4.172 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns )               ; acc[4] ; acc[5]         ; clock      ; clock    ; None                        ; None                      ; 4.049 ns                ;
; N/A   ; 250.06 MHz ( period = 3.999 ns )               ; acc[5] ; acc[6]         ; clock      ; clock    ; None                        ; None                      ; 3.738 ns                ;
; N/A   ; 251.70 MHz ( period = 3.973 ns )               ; acc[4] ; acc[6]         ; clock      ; clock    ; None                        ; None                      ; 3.712 ns                ;
; N/A   ; 253.68 MHz ( period = 3.942 ns )               ; acc[0] ; acc[5]         ; clock      ; clock    ; None                        ; None                      ; 3.681 ns                ;
; N/A   ; 261.71 MHz ( period = 3.821 ns )               ; acc[1] ; result[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 3.560 ns                ;
; N/A   ; 265.67 MHz ( period = 3.764 ns )               ; acc[3] ; acc[5]         ; clock      ; clock    ; None                        ; None                      ; 3.503 ns                ;
; N/A   ; 267.52 MHz ( period = 3.738 ns )               ; acc[5] ; acc[5]         ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; acc[6]         ; clock      ; clock    ; None                        ; None                      ; 3.344 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; acc[4]         ; clock      ; clock    ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[3] ; acc[6]         ; clock      ; clock    ; None                        ; None                      ; 3.166 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[5] ; acc[7]         ; clock      ; clock    ; None                        ; None                      ; 3.086 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[3] ; acc[4]         ; clock      ; clock    ; None                        ; None                      ; 2.980 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[4] ; acc[7]         ; clock      ; clock    ; None                        ; None                      ; 2.980 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[6] ; acc[6]         ; clock      ; clock    ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[4] ; acc[4]         ; clock      ; clock    ; None                        ; None                      ; 2.959 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; acc[3]         ; clock      ; clock    ; None                        ; None                      ; 2.862 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[6] ; acc[7]         ; clock      ; clock    ; None                        ; None                      ; 2.829 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[5] ; result[7]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.774 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[4] ; result[5]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.707 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[4] ; result[6]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.707 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[4] ; result[7]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.707 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[5] ; result[6]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.694 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; acc[7]         ; clock      ; clock    ; None                        ; None                      ; 2.612 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[6] ; result[7]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.517 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[3] ; acc[7]         ; clock      ; clock    ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; result[5]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; result[6]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; result[7]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[3] ; result[5]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.161 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[3] ; result[6]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.161 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[3] ; result[7]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.161 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[3] ; acc[3]         ; clock      ; clock    ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; result[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[5] ; result[5]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.082 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; result[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.046 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; result[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[3] ; result[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[6] ; result[6]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.893 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[4] ; result[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; result[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; acc[0]         ; clock      ; clock    ; None                        ; None                      ; 1.838 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[7] ; acc[7]         ; clock      ; clock    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[3] ; result[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.328 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[0] ; result[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; acc[7] ; result[7]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.113 ns                ;
+-------+------------------------------------------------+--------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 11.176 ns  ; result[1]~reg0 ; result[1] ; clock      ;
; N/A   ; None         ; 9.729 ns   ; result[0]~reg0 ; result[0] ; clock      ;
; N/A   ; None         ; 9.424 ns   ; result[3]~reg0 ; result[3] ; clock      ;
; N/A   ; None         ; 7.880 ns   ; result[7]~reg0 ; result[7] ; clock      ;
; N/A   ; None         ; 7.688 ns   ; result[5]~reg0 ; result[5] ; clock      ;
; N/A   ; None         ; 7.681 ns   ; result[4]~reg0 ; result[4] ; clock      ;
; N/A   ; None         ; 7.262 ns   ; result[2]~reg0 ; result[2] ; clock      ;
; N/A   ; None         ; 7.244 ns   ; result[6]~reg0 ; result[6] ; clock      ;
+-------+--------------+------------+----------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 20 15:07:57 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter -c Counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 103.17 MHz between source register "acc[2]" and destination register "acc[2]" (period= 9.693 ns)
    Info: + Longest register to register delay is 9.432 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y10_N2; Fanout = 4; REG Node = 'acc[2]'
        Info: 2: + IC(4.436 ns) + CELL(0.442 ns) = 4.878 ns; Loc. = LC_X6_Y3_N2; Fanout = 1; COMB Node = 'Add0~10'
        Info: 3: + IC(4.439 ns) + CELL(0.115 ns) = 9.432 ns; Loc. = LC_X36_Y10_N2; Fanout = 4; REG Node = 'acc[2]'
        Info: Total cell delay = 0.557 ns ( 5.91 % )
        Info: Total interconnect delay = 8.875 ns ( 94.09 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.111 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 16; CLK Node = 'clock'
            Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X36_Y10_N2; Fanout = 4; REG Node = 'acc[2]'
            Info: Total cell delay = 2.180 ns ( 70.07 % )
            Info: Total interconnect delay = 0.931 ns ( 29.93 % )
        Info: - Longest clock path from clock "clock" to source register is 3.111 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 16; CLK Node = 'clock'
            Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X36_Y10_N2; Fanout = 4; REG Node = 'acc[2]'
            Info: Total cell delay = 2.180 ns ( 70.07 % )
            Info: Total interconnect delay = 0.931 ns ( 29.93 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tco from clock "clock" to destination pin "result[1]" through register "result[1]~reg0" is 11.176 ns
    Info: + Longest clock path from clock "clock" to source register is 3.170 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 16; CLK Node = 'clock'
        Info: 2: + IC(0.990 ns) + CELL(0.711 ns) = 3.170 ns; Loc. = LC_X6_Y3_N1; Fanout = 1; REG Node = 'result[1]~reg0'
        Info: Total cell delay = 2.180 ns ( 68.77 % )
        Info: Total interconnect delay = 0.990 ns ( 31.23 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 7.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y3_N1; Fanout = 1; REG Node = 'result[1]~reg0'
        Info: 2: + IC(5.658 ns) + CELL(2.124 ns) = 7.782 ns; Loc. = PIN_P15; Fanout = 0; PIN Node = 'result[1]'
        Info: Total cell delay = 2.124 ns ( 27.29 % )
        Info: Total interconnect delay = 5.658 ns ( 72.71 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Wed Jul 20 15:07:57 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


