#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 13 14:52:28 2020
# Process ID: 7916
# Current directory: C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35576 C:\Users\Vetle\Desktop\Lab01_Vivado\Lab_01\Lab_01.xpr
# Log file: C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/vivado.log
# Journal file: C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.xprSScanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 821.488 ; gain = 231.758
update_compile_order -fileset sources_1eclose [ open C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1_tb.vhd w ]
add_files C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1_tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Lab01_part1_tb
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1352.582 ; gain = 228.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab01_part1_tb' [C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1_tb.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Lab01_part1_tb' (1#1) [C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1_tb.vhd:38]
WARNING: [Synth 8-3330] design Lab01_part1_tb has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.727 ; gain = 303.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.727 ; gain = 303.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.727 ; gain = 303.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.727 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1509.680 ; gain = 385.852
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 1509.680 ; gain = 628.516
close_design
set_property top Lab01_part1 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Lab01_part1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1549.906 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab01_part1' [C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Lab01_part1' (1#1) [C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1549.906 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1549.906 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1549.906 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1556.348 ; gain = 6.441
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1556.348 ; gain = 6.441
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1650.324 ; gain = 53.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab01_part1' [C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Lab01_part1' (1#1) [C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1681.430 ; gain = 84.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1681.430 ; gain = 84.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1681.430 ; gain = 84.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1681.430 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1744.766 ; gain = 147.945
export_ip_user_files -of_objects  [get_files C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1_tb.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1_tb.vhd
file mkdir C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sim_1/new/Lab01_part1_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sim_1/new/Lab01_part1_tb.vhd
update_compile_order -fileset sim_1
set_property top Lab01_part1_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab01_part1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab01_part1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab01_part1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sim_1/new/Lab01_part1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab01_part1_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1809.402 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
"xelab -wto 185848eebf0c4e9a94a353ff730ddc5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab01_part1_tb_behav xil_defaultlib.Lab01_part1_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 185848eebf0c4e9a94a353ff730ddc5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab01_part1_tb_behav xil_defaultlib.Lab01_part1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Lab01_part1 [lab01_part1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab01_part1_tb
Built simulation snapshot Lab01_part1_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim/xsim.dir/Lab01_part1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim/xsim.dir/Lab01_part1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Feb 13 17:47:23 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 13 17:47:23 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1809.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab01_part1_tb_behav -key {Behavioral:sim_1:Functional:Lab01_part1_tb} -tclbatch {Lab01_part1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Lab01_part1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1809.402 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab01_part1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1809.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1809.402 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1809.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab01_part1' [C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Lab01_part1' (1#1) [C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1809.402 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.402 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1809.402 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1809.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 1830.980 ; gain = 21.578
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab01_part1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab01_part1_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.srcs/sources_1/new/Lab01_part1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab01_part1'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1904.020 ; gain = 0.059
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
"xelab -wto 185848eebf0c4e9a94a353ff730ddc5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab01_part1_tb_behav xil_defaultlib.Lab01_part1_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 185848eebf0c4e9a94a353ff730ddc5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab01_part1_tb_behav xil_defaultlib.Lab01_part1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Lab01_part1 [lab01_part1_default]
Compiling architecture behavioral of entity xil_defaultlib.lab01_part1_tb
Built simulation snapshot Lab01_part1_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1904.066 ; gain = 0.023
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab01_part1_tb_behav -key {Behavioral:sim_1:Functional:Lab01_part1_tb} -tclbatch {Lab01_part1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Lab01_part1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1915.766 ; gain = 11.605
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab01_part1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1915.766 ; gain = 11.883
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab01_part1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab01_part1_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1915.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
"xelab -wto 185848eebf0c4e9a94a353ff730ddc5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab01_part1_tb_behav xil_defaultlib.Lab01_part1_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 185848eebf0c4e9a94a353ff730ddc5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab01_part1_tb_behav xil_defaultlib.Lab01_part1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1915.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vetle/Desktop/Lab01_Vivado/Lab_01/Lab_01.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab01_part1_tb_behav -key {Behavioral:sim_1:Functional:Lab01_part1_tb} -tclbatch {Lab01_part1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Lab01_part1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab01_part1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1915.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1915.766 ; gain = 0.000
