               ramulator.active_cycles_0               14428                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0              189828                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0               27677                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            0.003232                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0                5730                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0                5730                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0                6850                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            0.000800                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0                2696                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0                2696                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0                2852                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.000333                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
           ramulator.active_cycles_0_0_1                3781                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1                3781                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1                3998                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.000467                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
             ramulator.active_cycles_0_1                4707                                      # Total active cycles for level _0_1
               ramulator.busy_cycles_0_1                4707                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1
          ramulator.serving_requests_0_1                5569                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1
  ramulator.average_serving_requests_0_1            0.000650                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1
           ramulator.active_cycles_0_1_0                2682                                      # Total active cycles for level _0_1_0
             ramulator.busy_cycles_0_1_0                2682                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_0
        ramulator.serving_requests_0_1_0                2795                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
ramulator.average_serving_requests_0_1_0            0.000326                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_0
           ramulator.active_cycles_0_1_1                2585                                      # Total active cycles for level _0_1_1
             ramulator.busy_cycles_0_1_1                2585                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_1_1
        ramulator.serving_requests_0_1_1                2774                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
ramulator.average_serving_requests_0_1_1            0.000324                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_1_1
             ramulator.active_cycles_0_2                5794                                      # Total active cycles for level _0_2
               ramulator.busy_cycles_0_2                5794                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2
          ramulator.serving_requests_0_2                7592                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2
  ramulator.average_serving_requests_0_2            0.000887                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2
           ramulator.active_cycles_0_2_0                3122                                      # Total active cycles for level _0_2_0
             ramulator.busy_cycles_0_2_0                3122                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_0
        ramulator.serving_requests_0_2_0                3300                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
ramulator.average_serving_requests_0_2_0            0.000385                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_0
           ramulator.active_cycles_0_2_1                3908                                      # Total active cycles for level _0_2_1
             ramulator.busy_cycles_0_2_1                3908                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_2_1
        ramulator.serving_requests_0_2_1                4292                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
ramulator.average_serving_requests_0_2_1            0.000501                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_2_1
             ramulator.active_cycles_0_3                6145                                      # Total active cycles for level _0_3
               ramulator.busy_cycles_0_3                6145                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3
          ramulator.serving_requests_0_3                7666                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3
  ramulator.average_serving_requests_0_3            0.000895                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3
           ramulator.active_cycles_0_3_0                3491                                      # Total active cycles for level _0_3_0
             ramulator.busy_cycles_0_3_0                3491                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_0
        ramulator.serving_requests_0_3_0                3598                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
ramulator.average_serving_requests_0_3_0            0.000420                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_0
           ramulator.active_cycles_0_3_1                3742                                      # Total active cycles for level _0_3_1
             ramulator.busy_cycles_0_3_1                3742                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_3_1
        ramulator.serving_requests_0_3_1                4068                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
ramulator.average_serving_requests_0_3_1            0.000475                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_1               13319                                      # Total active cycles for level _1
                 ramulator.busy_cycles_1              188919                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1
            ramulator.serving_requests_1               23194                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1
    ramulator.average_serving_requests_1            0.002708                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1
             ramulator.active_cycles_1_0                4725                                      # Total active cycles for level _1_0
               ramulator.busy_cycles_1_0                4725                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0
          ramulator.serving_requests_1_0                5315                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0
  ramulator.average_serving_requests_1_0            0.000621                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0
           ramulator.active_cycles_1_0_0                2453                                      # Total active cycles for level _1_0_0
             ramulator.busy_cycles_1_0_0                2453                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_0
        ramulator.serving_requests_1_0_0                2650                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
ramulator.average_serving_requests_1_0_0            0.000309                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_0
           ramulator.active_cycles_1_0_1                2543                                      # Total active cycles for level _1_0_1
             ramulator.busy_cycles_1_0_1                2543                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_0_1
        ramulator.serving_requests_1_0_1                2665                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
ramulator.average_serving_requests_1_0_1            0.000311                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_0_1
             ramulator.active_cycles_1_1                5064                                      # Total active cycles for level _1_1
               ramulator.busy_cycles_1_1                5064                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1
          ramulator.serving_requests_1_1                5555                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1
  ramulator.average_serving_requests_1_1            0.000649                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1
           ramulator.active_cycles_1_1_0                2559                                      # Total active cycles for level _1_1_0
             ramulator.busy_cycles_1_1_0                2559                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_0
        ramulator.serving_requests_1_1_0                2679                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
ramulator.average_serving_requests_1_1_0            0.000313                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_0
           ramulator.active_cycles_1_1_1                2696                                      # Total active cycles for level _1_1_1
             ramulator.busy_cycles_1_1_1                2696                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_1_1
        ramulator.serving_requests_1_1_1                2876                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
ramulator.average_serving_requests_1_1_1            0.000336                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_1_1
             ramulator.active_cycles_1_2                5299                                      # Total active cycles for level _1_2
               ramulator.busy_cycles_1_2                5299                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2
          ramulator.serving_requests_1_2                6012                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2
  ramulator.average_serving_requests_1_2            0.000702                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2
           ramulator.active_cycles_1_2_0                2596                                      # Total active cycles for level _1_2_0
             ramulator.busy_cycles_1_2_0                2596                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_0
        ramulator.serving_requests_1_2_0                2825                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
ramulator.average_serving_requests_1_2_0            0.000330                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_0
           ramulator.active_cycles_1_2_1                3054                                      # Total active cycles for level _1_2_1
             ramulator.busy_cycles_1_2_1                3054                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_2_1
        ramulator.serving_requests_1_2_1                3187                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
ramulator.average_serving_requests_1_2_1            0.000372                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_2_1
             ramulator.active_cycles_1_3                5692                                      # Total active cycles for level _1_3
               ramulator.busy_cycles_1_3                5692                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3
          ramulator.serving_requests_1_3                6312                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3
  ramulator.average_serving_requests_1_3            0.000737                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3
           ramulator.active_cycles_1_3_0                3010                                      # Total active cycles for level _1_3_0
             ramulator.busy_cycles_1_3_0                3010                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_0
        ramulator.serving_requests_1_3_0                3160                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
ramulator.average_serving_requests_1_3_0            0.000369                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_0
           ramulator.active_cycles_1_3_1                3017                                      # Total active cycles for level _1_3_1
             ramulator.busy_cycles_1_3_1                3017                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _1_3_1
        ramulator.serving_requests_1_3_1                3152                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
ramulator.average_serving_requests_1_3_1            0.000368                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _1_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_2               13778                                      # Total active cycles for level _2
                 ramulator.busy_cycles_2              189378                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2
            ramulator.serving_requests_2               34928                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2
    ramulator.average_serving_requests_2            0.004079                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2
             ramulator.active_cycles_2_0                6005                                      # Total active cycles for level _2_0
               ramulator.busy_cycles_2_0                6005                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0
          ramulator.serving_requests_2_0                8978                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0
  ramulator.average_serving_requests_2_0            0.001048                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0
           ramulator.active_cycles_2_0_0                4021                                      # Total active cycles for level _2_0_0
             ramulator.busy_cycles_2_0_0                4021                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_0
        ramulator.serving_requests_2_0_0                4508                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
ramulator.average_serving_requests_2_0_0            0.000526                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_0
           ramulator.active_cycles_2_0_1                3966                                      # Total active cycles for level _2_0_1
             ramulator.busy_cycles_2_0_1                3966                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_0_1
        ramulator.serving_requests_2_0_1                4470                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
ramulator.average_serving_requests_2_0_1            0.000522                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_0_1
             ramulator.active_cycles_2_1                5479                                      # Total active cycles for level _2_1
               ramulator.busy_cycles_2_1                5479                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1
          ramulator.serving_requests_2_1                8159                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1
  ramulator.average_serving_requests_2_1            0.000953                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1
           ramulator.active_cycles_2_1_0                3834                                      # Total active cycles for level _2_1_0
             ramulator.busy_cycles_2_1_0                3834                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_0
        ramulator.serving_requests_2_1_0                4298                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
ramulator.average_serving_requests_2_1_0            0.000502                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_0
           ramulator.active_cycles_2_1_1                3498                                      # Total active cycles for level _2_1_1
             ramulator.busy_cycles_2_1_1                3498                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_1_1
        ramulator.serving_requests_2_1_1                3861                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
ramulator.average_serving_requests_2_1_1            0.000451                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_1_1
             ramulator.active_cycles_2_2                6435                                      # Total active cycles for level _2_2
               ramulator.busy_cycles_2_2                6435                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2
          ramulator.serving_requests_2_2                8989                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2
  ramulator.average_serving_requests_2_2            0.001050                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2
           ramulator.active_cycles_2_2_0                3815                                      # Total active cycles for level _2_2_0
             ramulator.busy_cycles_2_2_0                3815                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_0
        ramulator.serving_requests_2_2_0                4192                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
ramulator.average_serving_requests_2_2_0            0.000490                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_0
           ramulator.active_cycles_2_2_1                4276                                      # Total active cycles for level _2_2_1
             ramulator.busy_cycles_2_2_1                4276                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_2_1
        ramulator.serving_requests_2_2_1                4797                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
ramulator.average_serving_requests_2_2_1            0.000560                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_2_1
             ramulator.active_cycles_2_3                7031                                      # Total active cycles for level _2_3
               ramulator.busy_cycles_2_3                7031                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3
          ramulator.serving_requests_2_3                8802                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3
  ramulator.average_serving_requests_2_3            0.001028                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3
           ramulator.active_cycles_2_3_0                3954                                      # Total active cycles for level _2_3_0
             ramulator.busy_cycles_2_3_0                3954                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_0
        ramulator.serving_requests_2_3_0                4240                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
ramulator.average_serving_requests_2_3_0            0.000495                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_0
           ramulator.active_cycles_2_3_1                4157                                      # Total active cycles for level _2_3_1
             ramulator.busy_cycles_2_3_1                4157                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _2_3_1
        ramulator.serving_requests_2_3_1                4562                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
ramulator.average_serving_requests_2_3_1            0.000533                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _2_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_3               14612                                      # Total active cycles for level _3
                 ramulator.busy_cycles_3              190012                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3
            ramulator.serving_requests_3               25164                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3
    ramulator.average_serving_requests_3            0.002938                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3
             ramulator.active_cycles_3_0                5091                                      # Total active cycles for level _3_0
               ramulator.busy_cycles_3_0                5091                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0
          ramulator.serving_requests_3_0                5954                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0
  ramulator.average_serving_requests_3_0            0.000695                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0
           ramulator.active_cycles_3_0_0                3120                                      # Total active cycles for level _3_0_0
             ramulator.busy_cycles_3_0_0                3120                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_0
        ramulator.serving_requests_3_0_0                3268                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
ramulator.average_serving_requests_3_0_0            0.000382                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_0
           ramulator.active_cycles_3_0_1                2545                                      # Total active cycles for level _3_0_1
             ramulator.busy_cycles_3_0_1                2545                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_0_1
        ramulator.serving_requests_3_0_1                2686                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
ramulator.average_serving_requests_3_0_1            0.000314                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_0_1
             ramulator.active_cycles_3_1                4598                                      # Total active cycles for level _3_1
               ramulator.busy_cycles_3_1                4598                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1
          ramulator.serving_requests_3_1                5108                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1
  ramulator.average_serving_requests_3_1            0.000596                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1
           ramulator.active_cycles_3_1_0                2711                                      # Total active cycles for level _3_1_0
             ramulator.busy_cycles_3_1_0                2711                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_0
        ramulator.serving_requests_3_1_0                2789                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
ramulator.average_serving_requests_3_1_0            0.000326                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_0
           ramulator.active_cycles_3_1_1                2228                                      # Total active cycles for level _3_1_1
             ramulator.busy_cycles_3_1_1                2228                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_1_1
        ramulator.serving_requests_3_1_1                2319                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
ramulator.average_serving_requests_3_1_1            0.000271                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_1_1
             ramulator.active_cycles_3_2                5548                                      # Total active cycles for level _3_2
               ramulator.busy_cycles_3_2                5548                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2
          ramulator.serving_requests_3_2                6524                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2
  ramulator.average_serving_requests_3_2            0.000762                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2
           ramulator.active_cycles_3_2_0                3249                                      # Total active cycles for level _3_2_0
             ramulator.busy_cycles_3_2_0                3249                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_0
        ramulator.serving_requests_3_2_0                3338                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
ramulator.average_serving_requests_3_2_0            0.000390                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_0
           ramulator.active_cycles_3_2_1                2938                                      # Total active cycles for level _3_2_1
             ramulator.busy_cycles_3_2_1                2938                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_2_1
        ramulator.serving_requests_3_2_1                3186                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
ramulator.average_serving_requests_3_2_1            0.000372                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_2_1
             ramulator.active_cycles_3_3                6418                                      # Total active cycles for level _3_3
               ramulator.busy_cycles_3_3                6418                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3
          ramulator.serving_requests_3_3                7578                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3
  ramulator.average_serving_requests_3_3            0.000885                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3
           ramulator.active_cycles_3_3_0                3360                                      # Total active cycles for level _3_3_0
             ramulator.busy_cycles_3_3_0                3360                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_0
        ramulator.serving_requests_3_3_0                3417                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
ramulator.average_serving_requests_3_3_0            0.000399                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_0
           ramulator.active_cycles_3_3_1                3798                                      # Total active cycles for level _3_3_1
             ramulator.busy_cycles_3_3_1                3798                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _3_3_1
        ramulator.serving_requests_3_3_1                4161                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
ramulator.average_serving_requests_3_3_1            0.000486                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _3_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_4               12887                                      # Total active cycles for level _4
                 ramulator.busy_cycles_4              188287                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4
            ramulator.serving_requests_4               28846                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4
    ramulator.average_serving_requests_4            0.003368                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4
             ramulator.active_cycles_4_0                5573                                      # Total active cycles for level _4_0
               ramulator.busy_cycles_4_0                5573                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0
          ramulator.serving_requests_4_0                6891                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0
  ramulator.average_serving_requests_4_0            0.000805                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0
           ramulator.active_cycles_4_0_0                2764                                      # Total active cycles for level _4_0_0
             ramulator.busy_cycles_4_0_0                2764                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_0
        ramulator.serving_requests_4_0_0                2933                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
ramulator.average_serving_requests_4_0_0            0.000342                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_0
           ramulator.active_cycles_4_0_1                3608                                      # Total active cycles for level _4_0_1
             ramulator.busy_cycles_4_0_1                3608                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_0_1
        ramulator.serving_requests_4_0_1                3958                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
ramulator.average_serving_requests_4_0_1            0.000462                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_0_1
             ramulator.active_cycles_4_1                4803                                      # Total active cycles for level _4_1
               ramulator.busy_cycles_4_1                4803                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1
          ramulator.serving_requests_4_1                6555                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1
  ramulator.average_serving_requests_4_1            0.000765                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1
           ramulator.active_cycles_4_1_0                3315                                      # Total active cycles for level _4_1_0
             ramulator.busy_cycles_4_1_0                3315                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_0
        ramulator.serving_requests_4_1_0                3552                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
ramulator.average_serving_requests_4_1_0            0.000415                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_0
           ramulator.active_cycles_4_1_1                2738                                      # Total active cycles for level _4_1_1
             ramulator.busy_cycles_4_1_1                2738                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_1_1
        ramulator.serving_requests_4_1_1                3003                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
ramulator.average_serving_requests_4_1_1            0.000351                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_1_1
             ramulator.active_cycles_4_2                5890                                      # Total active cycles for level _4_2
               ramulator.busy_cycles_4_2                5890                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2
          ramulator.serving_requests_4_2                7657                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2
  ramulator.average_serving_requests_4_2            0.000894                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2
           ramulator.active_cycles_4_2_0                3410                                      # Total active cycles for level _4_2_0
             ramulator.busy_cycles_4_2_0                3410                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_0
        ramulator.serving_requests_4_2_0                3578                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
ramulator.average_serving_requests_4_2_0            0.000418                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_0
           ramulator.active_cycles_4_2_1                3734                                      # Total active cycles for level _4_2_1
             ramulator.busy_cycles_4_2_1                3734                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_2_1
        ramulator.serving_requests_4_2_1                4079                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
ramulator.average_serving_requests_4_2_1            0.000476                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_2_1
             ramulator.active_cycles_4_3                6188                                      # Total active cycles for level _4_3
               ramulator.busy_cycles_4_3                6188                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3
          ramulator.serving_requests_4_3                7743                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3
  ramulator.average_serving_requests_4_3            0.000904                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3
           ramulator.active_cycles_4_3_0                3003                                      # Total active cycles for level _4_3_0
             ramulator.busy_cycles_4_3_0                3003                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_0
        ramulator.serving_requests_4_3_0                3177                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
ramulator.average_serving_requests_4_3_0            0.000371                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_0
           ramulator.active_cycles_4_3_1                4102                                      # Total active cycles for level _4_3_1
             ramulator.busy_cycles_4_3_1                4102                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _4_3_1
        ramulator.serving_requests_4_3_1                4566                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
ramulator.average_serving_requests_4_3_1            0.000533                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _4_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_5               12978                                      # Total active cycles for level _5
                 ramulator.busy_cycles_5              188578                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5
            ramulator.serving_requests_5               30761                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5
    ramulator.average_serving_requests_5            0.003592                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5
             ramulator.active_cycles_5_0                5526                                      # Total active cycles for level _5_0
               ramulator.busy_cycles_5_0                5526                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0
          ramulator.serving_requests_5_0                7834                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0
  ramulator.average_serving_requests_5_0            0.000915                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0
           ramulator.active_cycles_5_0_0                4005                                      # Total active cycles for level _5_0_0
             ramulator.busy_cycles_5_0_0                4005                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_0
        ramulator.serving_requests_5_0_0                4529                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
ramulator.average_serving_requests_5_0_0            0.000529                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_0
           ramulator.active_cycles_5_0_1                2966                                      # Total active cycles for level _5_0_1
             ramulator.busy_cycles_5_0_1                2966                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_0_1
        ramulator.serving_requests_5_0_1                3305                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
ramulator.average_serving_requests_5_0_1            0.000386                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_0_1
             ramulator.active_cycles_5_1                5625                                      # Total active cycles for level _5_1
               ramulator.busy_cycles_5_1                5625                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1
          ramulator.serving_requests_5_1                7756                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1
  ramulator.average_serving_requests_5_1            0.000906                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1
           ramulator.active_cycles_5_1_0                4069                                      # Total active cycles for level _5_1_0
             ramulator.busy_cycles_5_1_0                4069                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_0
        ramulator.serving_requests_5_1_0                4551                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
ramulator.average_serving_requests_5_1_0            0.000531                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_0
           ramulator.active_cycles_5_1_1                2901                                      # Total active cycles for level _5_1_1
             ramulator.busy_cycles_5_1_1                2901                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_1_1
        ramulator.serving_requests_5_1_1                3205                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
ramulator.average_serving_requests_5_1_1            0.000374                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_1_1
             ramulator.active_cycles_5_2                6058                                      # Total active cycles for level _5_2
               ramulator.busy_cycles_5_2                6058                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2
          ramulator.serving_requests_5_2                7406                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2
  ramulator.average_serving_requests_5_2            0.000865                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2
           ramulator.active_cycles_5_2_0                3695                                      # Total active cycles for level _5_2_0
             ramulator.busy_cycles_5_2_0                3695                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_0
        ramulator.serving_requests_5_2_0                4012                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
ramulator.average_serving_requests_5_2_0            0.000468                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_0
           ramulator.active_cycles_5_2_1                3225                                      # Total active cycles for level _5_2_1
             ramulator.busy_cycles_5_2_1                3225                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_2_1
        ramulator.serving_requests_5_2_1                3394                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
ramulator.average_serving_requests_5_2_1            0.000396                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_2_1
             ramulator.active_cycles_5_3                6144                                      # Total active cycles for level _5_3
               ramulator.busy_cycles_5_3                6144                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3
          ramulator.serving_requests_5_3                7765                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3
  ramulator.average_serving_requests_5_3            0.000907                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3
           ramulator.active_cycles_5_3_0                3572                                      # Total active cycles for level _5_3_0
             ramulator.busy_cycles_5_3_0                3572                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_0
        ramulator.serving_requests_5_3_0                3782                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
ramulator.average_serving_requests_5_3_0            0.000442                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_0
           ramulator.active_cycles_5_3_1                3709                                      # Total active cycles for level _5_3_1
             ramulator.busy_cycles_5_3_1                3709                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _5_3_1
        ramulator.serving_requests_5_3_1                3983                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
ramulator.average_serving_requests_5_3_1            0.000465                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _5_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_6               10472                                      # Total active cycles for level _6
                 ramulator.busy_cycles_6              186072                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6
            ramulator.serving_requests_6               19415                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6
    ramulator.average_serving_requests_6            0.002267                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6
             ramulator.active_cycles_6_0                3943                                      # Total active cycles for level _6_0
               ramulator.busy_cycles_6_0                3943                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0
          ramulator.serving_requests_6_0                5267                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0
  ramulator.average_serving_requests_6_0            0.000615                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0
           ramulator.active_cycles_6_0_0                2936                                      # Total active cycles for level _6_0_0
             ramulator.busy_cycles_6_0_0                2936                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_0
        ramulator.serving_requests_6_0_0                3153                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
ramulator.average_serving_requests_6_0_0            0.000368                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_0
           ramulator.active_cycles_6_0_1                1979                                      # Total active cycles for level _6_0_1
             ramulator.busy_cycles_6_0_1                1979                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_0_1
        ramulator.serving_requests_6_0_1                2114                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
ramulator.average_serving_requests_6_0_1            0.000247                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_0_1
             ramulator.active_cycles_6_1                3738                                      # Total active cycles for level _6_1
               ramulator.busy_cycles_6_1                3738                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1
          ramulator.serving_requests_6_1                4951                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1
  ramulator.average_serving_requests_6_1            0.000578                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1
           ramulator.active_cycles_6_1_0                2742                                      # Total active cycles for level _6_1_0
             ramulator.busy_cycles_6_1_0                2742                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_0
        ramulator.serving_requests_6_1_0                2973                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
ramulator.average_serving_requests_6_1_0            0.000347                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_0
           ramulator.active_cycles_6_1_1                1852                                      # Total active cycles for level _6_1_1
             ramulator.busy_cycles_6_1_1                1852                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_1_1
        ramulator.serving_requests_6_1_1                1978                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
ramulator.average_serving_requests_6_1_1            0.000231                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_1_1
             ramulator.active_cycles_6_2                4172                                      # Total active cycles for level _6_2
               ramulator.busy_cycles_6_2                4172                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2
          ramulator.serving_requests_6_2                4848                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2
  ramulator.average_serving_requests_6_2            0.000566                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2
           ramulator.active_cycles_6_2_0                2653                                      # Total active cycles for level _6_2_0
             ramulator.busy_cycles_6_2_0                2653                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_0
        ramulator.serving_requests_6_2_0                2799                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
ramulator.average_serving_requests_6_2_0            0.000327                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_0
           ramulator.active_cycles_6_2_1                1999                                      # Total active cycles for level _6_2_1
             ramulator.busy_cycles_6_2_1                1999                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_2_1
        ramulator.serving_requests_6_2_1                2049                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
ramulator.average_serving_requests_6_2_1            0.000239                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_2_1
             ramulator.active_cycles_6_3                3801                                      # Total active cycles for level _6_3
               ramulator.busy_cycles_6_3                3801                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3
          ramulator.serving_requests_6_3                4349                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3
  ramulator.average_serving_requests_6_3            0.000508                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3
           ramulator.active_cycles_6_3_0                2691                                      # Total active cycles for level _6_3_0
             ramulator.busy_cycles_6_3_0                2691                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_0
        ramulator.serving_requests_6_3_0                2801                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
ramulator.average_serving_requests_6_3_0            0.000327                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_0
           ramulator.active_cycles_6_3_1                1524                                      # Total active cycles for level _6_3_1
             ramulator.busy_cycles_6_3_1                1524                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _6_3_1
        ramulator.serving_requests_6_3_1                1548                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
ramulator.average_serving_requests_6_3_1            0.000181                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _6_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_7               10669                                      # Total active cycles for level _7
                 ramulator.busy_cycles_7              186269                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7
            ramulator.serving_requests_7               20024                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7
    ramulator.average_serving_requests_7            0.002338                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7
             ramulator.active_cycles_7_0                3998                                      # Total active cycles for level _7_0
               ramulator.busy_cycles_7_0                3998                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0
          ramulator.serving_requests_7_0                4804                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0
  ramulator.average_serving_requests_7_0            0.000561                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0
           ramulator.active_cycles_7_0_0                2548                                      # Total active cycles for level _7_0_0
             ramulator.busy_cycles_7_0_0                2548                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_0
        ramulator.serving_requests_7_0_0                2775                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
ramulator.average_serving_requests_7_0_0            0.000324                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_0
           ramulator.active_cycles_7_0_1                1913                                      # Total active cycles for level _7_0_1
             ramulator.busy_cycles_7_0_1                1913                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_0_1
        ramulator.serving_requests_7_0_1                2029                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
ramulator.average_serving_requests_7_0_1            0.000237                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_0_1
             ramulator.active_cycles_7_1                4088                                      # Total active cycles for level _7_1
               ramulator.busy_cycles_7_1                4088                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1
          ramulator.serving_requests_7_1                5069                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1
  ramulator.average_serving_requests_7_1            0.000592                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1
           ramulator.active_cycles_7_1_0                2904                                      # Total active cycles for level _7_1_0
             ramulator.busy_cycles_7_1_0                2904                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_0
        ramulator.serving_requests_7_1_0                3122                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
ramulator.average_serving_requests_7_1_0            0.000365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_0
           ramulator.active_cycles_7_1_1                1828                                      # Total active cycles for level _7_1_1
             ramulator.busy_cycles_7_1_1                1828                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_1_1
        ramulator.serving_requests_7_1_1                1947                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
ramulator.average_serving_requests_7_1_1            0.000227                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_1_1
             ramulator.active_cycles_7_2                4525                                      # Total active cycles for level _7_2
               ramulator.busy_cycles_7_2                4525                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2
          ramulator.serving_requests_7_2                5189                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2
  ramulator.average_serving_requests_7_2            0.000606                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2
           ramulator.active_cycles_7_2_0                2942                                      # Total active cycles for level _7_2_0
             ramulator.busy_cycles_7_2_0                2942                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_0
        ramulator.serving_requests_7_2_0                3127                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
ramulator.average_serving_requests_7_2_0            0.000365                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_0
           ramulator.active_cycles_7_2_1                2007                                      # Total active cycles for level _7_2_1
             ramulator.busy_cycles_7_2_1                2007                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_2_1
        ramulator.serving_requests_7_2_1                2062                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
ramulator.average_serving_requests_7_2_1            0.000241                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_2_1
             ramulator.active_cycles_7_3                4259                                      # Total active cycles for level _7_3
               ramulator.busy_cycles_7_3                4259                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3
          ramulator.serving_requests_7_3                4962                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3
  ramulator.average_serving_requests_7_3            0.000579                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3
           ramulator.active_cycles_7_3_0                3074                                      # Total active cycles for level _7_3_0
             ramulator.busy_cycles_7_3_0                3074                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_0
        ramulator.serving_requests_7_3_0                3315                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
ramulator.average_serving_requests_7_3_0            0.000387                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_0
           ramulator.active_cycles_7_3_1                1613                                      # Total active cycles for level _7_3_1
             ramulator.busy_cycles_7_3_1                1613                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _7_3_1
        ramulator.serving_requests_7_3_1                1647                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
ramulator.average_serving_requests_7_3_1            0.000192                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _7_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_8               17147                                      # Total active cycles for level _8
                 ramulator.busy_cycles_8              192347                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8
            ramulator.serving_requests_8               31722                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8
    ramulator.average_serving_requests_8            0.003704                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8
             ramulator.active_cycles_8_0                6078                                      # Total active cycles for level _8_0
               ramulator.busy_cycles_8_0                6078                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0
          ramulator.serving_requests_8_0                7485                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0
  ramulator.average_serving_requests_8_0            0.000874                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0
           ramulator.active_cycles_8_0_0                3664                                      # Total active cycles for level _8_0_0
             ramulator.busy_cycles_8_0_0                3664                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_0
        ramulator.serving_requests_8_0_0                3969                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
ramulator.average_serving_requests_8_0_0            0.000463                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_0
           ramulator.active_cycles_8_0_1                3369                                      # Total active cycles for level _8_0_1
             ramulator.busy_cycles_8_0_1                3369                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_0_1
        ramulator.serving_requests_8_0_1                3516                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
ramulator.average_serving_requests_8_0_1            0.000411                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_0_1
             ramulator.active_cycles_8_1                6590                                      # Total active cycles for level _8_1
               ramulator.busy_cycles_8_1                6590                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1
          ramulator.serving_requests_8_1                7881                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1
  ramulator.average_serving_requests_8_1            0.000920                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1
           ramulator.active_cycles_8_1_0                4449                                      # Total active cycles for level _8_1_0
             ramulator.busy_cycles_8_1_0                4449                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_0
        ramulator.serving_requests_8_1_0                4733                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
ramulator.average_serving_requests_8_1_0            0.000553                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_0
           ramulator.active_cycles_8_1_1                2986                                      # Total active cycles for level _8_1_1
             ramulator.busy_cycles_8_1_1                2986                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_1_1
        ramulator.serving_requests_8_1_1                3148                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
ramulator.average_serving_requests_8_1_1            0.000368                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_1_1
             ramulator.active_cycles_8_2                6865                                      # Total active cycles for level _8_2
               ramulator.busy_cycles_8_2                6865                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2
          ramulator.serving_requests_8_2                8377                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2
  ramulator.average_serving_requests_8_2            0.000978                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2
           ramulator.active_cycles_8_2_0                4332                                      # Total active cycles for level _8_2_0
             ramulator.busy_cycles_8_2_0                4332                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_0
        ramulator.serving_requests_8_2_0                4653                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
ramulator.average_serving_requests_8_2_0            0.000543                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_0
           ramulator.active_cycles_8_2_1                3561                                      # Total active cycles for level _8_2_1
             ramulator.busy_cycles_8_2_1                3561                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_2_1
        ramulator.serving_requests_8_2_1                3724                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
ramulator.average_serving_requests_8_2_1            0.000435                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_2_1
             ramulator.active_cycles_8_3                6994                                      # Total active cycles for level _8_3
               ramulator.busy_cycles_8_3                6994                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3
          ramulator.serving_requests_8_3                7979                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3
  ramulator.average_serving_requests_8_3            0.000932                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3
           ramulator.active_cycles_8_3_0                3731                                      # Total active cycles for level _8_3_0
             ramulator.busy_cycles_8_3_0                3731                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_0
        ramulator.serving_requests_8_3_0                4063                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
ramulator.average_serving_requests_8_3_0            0.000474                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_0
           ramulator.active_cycles_8_3_1                3852                                      # Total active cycles for level _8_3_1
             ramulator.busy_cycles_8_3_1                3852                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _8_3_1
        ramulator.serving_requests_8_3_1                3916                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
ramulator.average_serving_requests_8_3_1            0.000457                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _8_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
               ramulator.active_cycles_9               21648                                      # Total active cycles for level _9
                 ramulator.busy_cycles_9              196848                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9
            ramulator.serving_requests_9               35496                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9
    ramulator.average_serving_requests_9            0.004145                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9
             ramulator.active_cycles_9_0                8591                                      # Total active cycles for level _9_0
               ramulator.busy_cycles_9_0                8591                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0
          ramulator.serving_requests_9_0                9448                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0
  ramulator.average_serving_requests_9_0            0.001103                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0
           ramulator.active_cycles_9_0_0                4654                                      # Total active cycles for level _9_0_0
             ramulator.busy_cycles_9_0_0                4654                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_0
        ramulator.serving_requests_9_0_0                5130                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
ramulator.average_serving_requests_9_0_0            0.000599                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_0
           ramulator.active_cycles_9_0_1                4169                                      # Total active cycles for level _9_0_1
             ramulator.busy_cycles_9_0_1                4169                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_0_1
        ramulator.serving_requests_9_0_1                4318                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
ramulator.average_serving_requests_9_0_1            0.000504                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_0_1
             ramulator.active_cycles_9_1                7579                                      # Total active cycles for level _9_1
               ramulator.busy_cycles_9_1                7579                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1
          ramulator.serving_requests_9_1                8560                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1
  ramulator.average_serving_requests_9_1            0.001000                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1
           ramulator.active_cycles_9_1_0                4948                                      # Total active cycles for level _9_1_0
             ramulator.busy_cycles_9_1_0                4948                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_0
        ramulator.serving_requests_9_1_0                5360                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
ramulator.average_serving_requests_9_1_0            0.000626                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_0
           ramulator.active_cycles_9_1_1                3081                                      # Total active cycles for level _9_1_1
             ramulator.busy_cycles_9_1_1                3081                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_1_1
        ramulator.serving_requests_9_1_1                3200                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
ramulator.average_serving_requests_9_1_1            0.000374                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_1_1
             ramulator.active_cycles_9_2                7906                                      # Total active cycles for level _9_2
               ramulator.busy_cycles_9_2                7906                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2
          ramulator.serving_requests_9_2                8959                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2
  ramulator.average_serving_requests_9_2            0.001046                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2
           ramulator.active_cycles_9_2_0                4795                                      # Total active cycles for level _9_2_0
             ramulator.busy_cycles_9_2_0                4795                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_0
        ramulator.serving_requests_9_2_0                5277                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
ramulator.average_serving_requests_9_2_0            0.000616                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_0
           ramulator.active_cycles_9_2_1                3594                                      # Total active cycles for level _9_2_1
             ramulator.busy_cycles_9_2_1                3594                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_2_1
        ramulator.serving_requests_9_2_1                3682                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
ramulator.average_serving_requests_9_2_1            0.000430                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_2_1
             ramulator.active_cycles_9_3                7969                                      # Total active cycles for level _9_3
               ramulator.busy_cycles_9_3                7969                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3
          ramulator.serving_requests_9_3                8529                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3
  ramulator.average_serving_requests_9_3            0.000996                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3
           ramulator.active_cycles_9_3_0                4348                                      # Total active cycles for level _9_3_0
             ramulator.busy_cycles_9_3_0                4348                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_0
        ramulator.serving_requests_9_3_0                4709                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
ramulator.average_serving_requests_9_3_0            0.000550                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_0
           ramulator.active_cycles_9_3_1                3800                                      # Total active cycles for level _9_3_1
             ramulator.busy_cycles_9_3_1                3800                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _9_3_1
        ramulator.serving_requests_9_3_1                3820                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
ramulator.average_serving_requests_9_3_1            0.000446                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _9_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_10               14395                                      # Total active cycles for level _10
                ramulator.busy_cycles_10              189395                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10
           ramulator.serving_requests_10               27403                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10
   ramulator.average_serving_requests_10            0.003200                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10
            ramulator.active_cycles_10_0                5879                                      # Total active cycles for level _10_0
              ramulator.busy_cycles_10_0                5879                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0
         ramulator.serving_requests_10_0                7380                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0
 ramulator.average_serving_requests_10_0            0.000862                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0
          ramulator.active_cycles_10_0_0                4056                                      # Total active cycles for level _10_0_0
            ramulator.busy_cycles_10_0_0                4056                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_0
       ramulator.serving_requests_10_0_0                4456                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
ramulator.average_serving_requests_10_0_0            0.000520                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_0
          ramulator.active_cycles_10_0_1                2766                                      # Total active cycles for level _10_0_1
            ramulator.busy_cycles_10_0_1                2766                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_0_1
       ramulator.serving_requests_10_0_1                2924                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
ramulator.average_serving_requests_10_0_1            0.000341                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_0_1
            ramulator.active_cycles_10_1                5538                                      # Total active cycles for level _10_1
              ramulator.busy_cycles_10_1                5538                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1
         ramulator.serving_requests_10_1                6909                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1
 ramulator.average_serving_requests_10_1            0.000807                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1
          ramulator.active_cycles_10_1_0                4246                                      # Total active cycles for level _10_1_0
            ramulator.busy_cycles_10_1_0                4246                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_0
       ramulator.serving_requests_10_1_0                4603                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
ramulator.average_serving_requests_10_1_0            0.000538                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_0
          ramulator.active_cycles_10_1_1                2191                                      # Total active cycles for level _10_1_1
            ramulator.busy_cycles_10_1_1                2191                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_1_1
       ramulator.serving_requests_10_1_1                2306                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
ramulator.average_serving_requests_10_1_1            0.000269                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_1_1
            ramulator.active_cycles_10_2                5896                                      # Total active cycles for level _10_2
              ramulator.busy_cycles_10_2                5896                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2
         ramulator.serving_requests_10_2                7090                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2
 ramulator.average_serving_requests_10_2            0.000828                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2
          ramulator.active_cycles_10_2_0                4100                                      # Total active cycles for level _10_2_0
            ramulator.busy_cycles_10_2_0                4100                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_0
       ramulator.serving_requests_10_2_0                4438                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
ramulator.average_serving_requests_10_2_0            0.000518                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_0
          ramulator.active_cycles_10_2_1                2587                                      # Total active cycles for level _10_2_1
            ramulator.busy_cycles_10_2_1                2587                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_2_1
       ramulator.serving_requests_10_2_1                2652                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
ramulator.average_serving_requests_10_2_1            0.000310                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_2_1
            ramulator.active_cycles_10_3                5202                                      # Total active cycles for level _10_3
              ramulator.busy_cycles_10_3                5202                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3
         ramulator.serving_requests_10_3                6024                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3
 ramulator.average_serving_requests_10_3            0.000703                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3
          ramulator.active_cycles_10_3_0                3733                                      # Total active cycles for level _10_3_0
            ramulator.busy_cycles_10_3_0                3733                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_0
       ramulator.serving_requests_10_3_0                4037                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
ramulator.average_serving_requests_10_3_0            0.000471                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_0
          ramulator.active_cycles_10_3_1                1953                                      # Total active cycles for level _10_3_1
            ramulator.busy_cycles_10_3_1                1953                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _10_3_1
       ramulator.serving_requests_10_3_1                1987                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
ramulator.average_serving_requests_10_3_1            0.000232                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _10_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_11               15781                                      # Total active cycles for level _11
                ramulator.busy_cycles_11              191181                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11
           ramulator.serving_requests_11               39917                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11
   ramulator.average_serving_requests_11            0.004661                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11
            ramulator.active_cycles_11_0                6636                                      # Total active cycles for level _11_0
              ramulator.busy_cycles_11_0                6636                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0
         ramulator.serving_requests_11_0               10236                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0
 ramulator.average_serving_requests_11_0            0.001195                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0
          ramulator.active_cycles_11_0_0                3512                                      # Total active cycles for level _11_0_0
            ramulator.busy_cycles_11_0_0                3512                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_0
       ramulator.serving_requests_11_0_0                3978                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
ramulator.average_serving_requests_11_0_0            0.000465                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_0
          ramulator.active_cycles_11_0_1                5694                                      # Total active cycles for level _11_0_1
            ramulator.busy_cycles_11_0_1                5694                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_0_1
       ramulator.serving_requests_11_0_1                6258                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
ramulator.average_serving_requests_11_0_1            0.000731                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_0_1
            ramulator.active_cycles_11_1                6057                                      # Total active cycles for level _11_1
              ramulator.busy_cycles_11_1                6057                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1
         ramulator.serving_requests_11_1                8847                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1
 ramulator.average_serving_requests_11_1            0.001033                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1
          ramulator.active_cycles_11_1_0                3754                                      # Total active cycles for level _11_1_0
            ramulator.busy_cycles_11_1_0                3754                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_0
       ramulator.serving_requests_11_1_0                4236                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
ramulator.average_serving_requests_11_1_0            0.000495                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_0
          ramulator.active_cycles_11_1_1                4335                                      # Total active cycles for level _11_1_1
            ramulator.busy_cycles_11_1_1                4335                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_1_1
       ramulator.serving_requests_11_1_1                4611                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
ramulator.average_serving_requests_11_1_1            0.000538                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_1_1
            ramulator.active_cycles_11_2                7009                                      # Total active cycles for level _11_2
              ramulator.busy_cycles_11_2                7009                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2
         ramulator.serving_requests_11_2               10642                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2
 ramulator.average_serving_requests_11_2            0.001243                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2
          ramulator.active_cycles_11_2_0                3947                                      # Total active cycles for level _11_2_0
            ramulator.busy_cycles_11_2_0                3947                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_0
       ramulator.serving_requests_11_2_0                4418                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
ramulator.average_serving_requests_11_2_0            0.000516                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_0
          ramulator.active_cycles_11_2_1                5713                                      # Total active cycles for level _11_2_1
            ramulator.busy_cycles_11_2_1                5713                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_2_1
       ramulator.serving_requests_11_2_1                6224                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
ramulator.average_serving_requests_11_2_1            0.000727                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_2_1
            ramulator.active_cycles_11_3                7043                                      # Total active cycles for level _11_3
              ramulator.busy_cycles_11_3                7043                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3
         ramulator.serving_requests_11_3               10192                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3
 ramulator.average_serving_requests_11_3            0.001190                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3
          ramulator.active_cycles_11_3_0                4115                                      # Total active cycles for level _11_3_0
            ramulator.busy_cycles_11_3_0                4115                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_0
       ramulator.serving_requests_11_3_0                4545                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
ramulator.average_serving_requests_11_3_0            0.000531                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_0
          ramulator.active_cycles_11_3_1                5257                                      # Total active cycles for level _11_3_1
            ramulator.busy_cycles_11_3_1                5257                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _11_3_1
       ramulator.serving_requests_11_3_1                5647                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
ramulator.average_serving_requests_11_3_1            0.000659                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _11_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_12               19334                                      # Total active cycles for level _12
                ramulator.busy_cycles_12              194534                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12
           ramulator.serving_requests_12               34655                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12
   ramulator.average_serving_requests_12            0.004047                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12
            ramulator.active_cycles_12_0                7100                                      # Total active cycles for level _12_0
              ramulator.busy_cycles_12_0                7100                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0
         ramulator.serving_requests_12_0                8427                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0
 ramulator.average_serving_requests_12_0            0.000984                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0
          ramulator.active_cycles_12_0_0                3906                                      # Total active cycles for level _12_0_0
            ramulator.busy_cycles_12_0_0                3906                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_0
       ramulator.serving_requests_12_0_0                4083                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
ramulator.average_serving_requests_12_0_0            0.000477                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_0
          ramulator.active_cycles_12_0_1                4075                                      # Total active cycles for level _12_0_1
            ramulator.busy_cycles_12_0_1                4075                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_0_1
       ramulator.serving_requests_12_0_1                4344                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
ramulator.average_serving_requests_12_0_1            0.000507                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_0_1
            ramulator.active_cycles_12_1                6746                                      # Total active cycles for level _12_1
              ramulator.busy_cycles_12_1                6746                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1
         ramulator.serving_requests_12_1                8567                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1
 ramulator.average_serving_requests_12_1            0.001000                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1
          ramulator.active_cycles_12_1_0                4653                                      # Total active cycles for level _12_1_0
            ramulator.busy_cycles_12_1_0                4653                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_0
       ramulator.serving_requests_12_1_0                4828                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
ramulator.average_serving_requests_12_1_0            0.000564                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_0
          ramulator.active_cycles_12_1_1                3444                                      # Total active cycles for level _12_1_1
            ramulator.busy_cycles_12_1_1                3444                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_1_1
       ramulator.serving_requests_12_1_1                3739                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
ramulator.average_serving_requests_12_1_1            0.000437                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_1_1
            ramulator.active_cycles_12_2                7476                                      # Total active cycles for level _12_2
              ramulator.busy_cycles_12_2                7476                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2
         ramulator.serving_requests_12_2                8462                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2
 ramulator.average_serving_requests_12_2            0.000988                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2
          ramulator.active_cycles_12_2_0                4021                                      # Total active cycles for level _12_2_0
            ramulator.busy_cycles_12_2_0                4021                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_0
       ramulator.serving_requests_12_2_0                4156                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
ramulator.average_serving_requests_12_2_0            0.000485                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_0
          ramulator.active_cycles_12_2_1                4078                                      # Total active cycles for level _12_2_1
            ramulator.busy_cycles_12_2_1                4078                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_2_1
       ramulator.serving_requests_12_2_1                4306                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
ramulator.average_serving_requests_12_2_1            0.000503                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_2_1
            ramulator.active_cycles_12_3                7693                                      # Total active cycles for level _12_3
              ramulator.busy_cycles_12_3                7693                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3
         ramulator.serving_requests_12_3                9199                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3
 ramulator.average_serving_requests_12_3            0.001074                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3
          ramulator.active_cycles_12_3_0                4595                                      # Total active cycles for level _12_3_0
            ramulator.busy_cycles_12_3_0                4595                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_0
       ramulator.serving_requests_12_3_0                4747                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
ramulator.average_serving_requests_12_3_0            0.000554                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_0
          ramulator.active_cycles_12_3_1                4176                                      # Total active cycles for level _12_3_1
            ramulator.busy_cycles_12_3_1                4176                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _12_3_1
       ramulator.serving_requests_12_3_1                4452                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
ramulator.average_serving_requests_12_3_1            0.000520                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _12_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_13               17119                                      # Total active cycles for level _13
                ramulator.busy_cycles_13              192519                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13
           ramulator.serving_requests_13               37116                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13
   ramulator.average_serving_requests_13            0.004334                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13
            ramulator.active_cycles_13_0                7270                                      # Total active cycles for level _13_0
              ramulator.busy_cycles_13_0                7270                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0
         ramulator.serving_requests_13_0                8860                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0
 ramulator.average_serving_requests_13_0            0.001035                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0
          ramulator.active_cycles_13_0_0                3621                                      # Total active cycles for level _13_0_0
            ramulator.busy_cycles_13_0_0                3621                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_0
       ramulator.serving_requests_13_0_0                3829                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
ramulator.average_serving_requests_13_0_0            0.000447                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_0
          ramulator.active_cycles_13_0_1                4620                                      # Total active cycles for level _13_0_1
            ramulator.busy_cycles_13_0_1                4620                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_0_1
       ramulator.serving_requests_13_0_1                5031                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
ramulator.average_serving_requests_13_0_1            0.000587                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_0_1
            ramulator.active_cycles_13_1                6383                                      # Total active cycles for level _13_1
              ramulator.busy_cycles_13_1                6383                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1
         ramulator.serving_requests_13_1                7498                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1
 ramulator.average_serving_requests_13_1            0.000876                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1
          ramulator.active_cycles_13_1_0                3320                                      # Total active cycles for level _13_1_0
            ramulator.busy_cycles_13_1_0                3320                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_0
       ramulator.serving_requests_13_1_0                3464                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
ramulator.average_serving_requests_13_1_0            0.000404                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_0
          ramulator.active_cycles_13_1_1                3752                                      # Total active cycles for level _13_1_1
            ramulator.busy_cycles_13_1_1                3752                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_1_1
       ramulator.serving_requests_13_1_1                4034                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
ramulator.average_serving_requests_13_1_1            0.000471                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_1_1
            ramulator.active_cycles_13_2                8418                                      # Total active cycles for level _13_2
              ramulator.busy_cycles_13_2                8418                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2
         ramulator.serving_requests_13_2               10321                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2
 ramulator.average_serving_requests_13_2            0.001205                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2
          ramulator.active_cycles_13_2_0                3602                                      # Total active cycles for level _13_2_0
            ramulator.busy_cycles_13_2_0                3602                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_0
       ramulator.serving_requests_13_2_0                3772                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
ramulator.average_serving_requests_13_2_0            0.000440                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_0
          ramulator.active_cycles_13_2_1                6022                                      # Total active cycles for level _13_2_1
            ramulator.busy_cycles_13_2_1                6022                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_2_1
       ramulator.serving_requests_13_2_1                6549                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
ramulator.average_serving_requests_13_2_1            0.000765                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_2_1
            ramulator.active_cycles_13_3                8341                                      # Total active cycles for level _13_3
              ramulator.busy_cycles_13_3                8341                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3
         ramulator.serving_requests_13_3               10437                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3
 ramulator.average_serving_requests_13_3            0.001219                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3
          ramulator.active_cycles_13_3_0                3598                                      # Total active cycles for level _13_3_0
            ramulator.busy_cycles_13_3_0                3598                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_0
       ramulator.serving_requests_13_3_0                3821                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
ramulator.average_serving_requests_13_3_0            0.000446                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_0
          ramulator.active_cycles_13_3_1                6001                                      # Total active cycles for level _13_3_1
            ramulator.busy_cycles_13_3_1                6001                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _13_3_1
       ramulator.serving_requests_13_3_1                6616                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
ramulator.average_serving_requests_13_3_1            0.000773                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _13_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_14               12635                                      # Total active cycles for level _14
                ramulator.busy_cycles_14              188235                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14
           ramulator.serving_requests_14               24127                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14
   ramulator.average_serving_requests_14            0.002817                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14
            ramulator.active_cycles_14_0                5251                                      # Total active cycles for level _14_0
              ramulator.busy_cycles_14_0                5251                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0
         ramulator.serving_requests_14_0                5868                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0
 ramulator.average_serving_requests_14_0            0.000685                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0
          ramulator.active_cycles_14_0_0                1470                                      # Total active cycles for level _14_0_0
            ramulator.busy_cycles_14_0_0                1470                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_0
       ramulator.serving_requests_14_0_0                1492                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
ramulator.average_serving_requests_14_0_0            0.000174                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_0
          ramulator.active_cycles_14_0_1                3866                                      # Total active cycles for level _14_0_1
            ramulator.busy_cycles_14_0_1                3866                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_0_1
       ramulator.serving_requests_14_0_1                4376                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
ramulator.average_serving_requests_14_0_1            0.000511                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_0_1
            ramulator.active_cycles_14_1                4753                                      # Total active cycles for level _14_1
              ramulator.busy_cycles_14_1                4753                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1
         ramulator.serving_requests_14_1                5220                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1
 ramulator.average_serving_requests_14_1            0.000610                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1
          ramulator.active_cycles_14_1_0                1724                                      # Total active cycles for level _14_1_0
            ramulator.busy_cycles_14_1_0                1724                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_0
       ramulator.serving_requests_14_1_0                1766                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
ramulator.average_serving_requests_14_1_0            0.000206                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_0
          ramulator.active_cycles_14_1_1                3125                                      # Total active cycles for level _14_1_1
            ramulator.busy_cycles_14_1_1                3125                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_1_1
       ramulator.serving_requests_14_1_1                3454                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
ramulator.average_serving_requests_14_1_1            0.000403                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_1_1
            ramulator.active_cycles_14_2                5642                                      # Total active cycles for level _14_2
              ramulator.busy_cycles_14_2                5642                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2
         ramulator.serving_requests_14_2                6200                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2
 ramulator.average_serving_requests_14_2            0.000724                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2
          ramulator.active_cycles_14_2_0                1616                                      # Total active cycles for level _14_2_0
            ramulator.busy_cycles_14_2_0                1616                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_0
       ramulator.serving_requests_14_2_0                1626                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
ramulator.average_serving_requests_14_2_0            0.000190                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_0
          ramulator.active_cycles_14_2_1                4115                                      # Total active cycles for level _14_2_1
            ramulator.busy_cycles_14_2_1                4115                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_2_1
       ramulator.serving_requests_14_2_1                4574                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
ramulator.average_serving_requests_14_2_1            0.000534                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_2_1
            ramulator.active_cycles_14_3                6115                                      # Total active cycles for level _14_3
              ramulator.busy_cycles_14_3                6115                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3
         ramulator.serving_requests_14_3                6839                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3
 ramulator.average_serving_requests_14_3            0.000799                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3
          ramulator.active_cycles_14_3_0                1992                                      # Total active cycles for level _14_3_0
            ramulator.busy_cycles_14_3_0                1992                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_0
       ramulator.serving_requests_14_3_0                2024                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
ramulator.average_serving_requests_14_3_0            0.000236                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_0
          ramulator.active_cycles_14_3_1                4276                                      # Total active cycles for level _14_3_1
            ramulator.busy_cycles_14_3_1                4276                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _14_3_1
       ramulator.serving_requests_14_3_1                4815                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
ramulator.average_serving_requests_14_3_1            0.000562                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _14_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_15               11948                                      # Total active cycles for level _15
                ramulator.busy_cycles_15              187348                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15
           ramulator.serving_requests_15               26063                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15
   ramulator.average_serving_requests_15            0.003043                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15
            ramulator.active_cycles_15_0                5540                                      # Total active cycles for level _15_0
              ramulator.busy_cycles_15_0                5540                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0
         ramulator.serving_requests_15_0                6416                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0
 ramulator.average_serving_requests_15_0            0.000749                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0
          ramulator.active_cycles_15_0_0                1451                                      # Total active cycles for level _15_0_0
            ramulator.busy_cycles_15_0_0                1451                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_0
       ramulator.serving_requests_15_0_0                1483                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
ramulator.average_serving_requests_15_0_0            0.000173                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_0
          ramulator.active_cycles_15_0_1                4520                                      # Total active cycles for level _15_0_1
            ramulator.busy_cycles_15_0_1                4520                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_0_1
       ramulator.serving_requests_15_0_1                4933                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
ramulator.average_serving_requests_15_0_1            0.000576                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_0_1
            ramulator.active_cycles_15_1                4921                                      # Total active cycles for level _15_1
              ramulator.busy_cycles_15_1                4921                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1
         ramulator.serving_requests_15_1                5913                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1
 ramulator.average_serving_requests_15_1            0.000690                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1
          ramulator.active_cycles_15_1_0                1926                                      # Total active cycles for level _15_1_0
            ramulator.busy_cycles_15_1_0                1926                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_0
       ramulator.serving_requests_15_1_0                1983                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
ramulator.average_serving_requests_15_1_0            0.000232                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_0
          ramulator.active_cycles_15_1_1                3585                                      # Total active cycles for level _15_1_1
            ramulator.busy_cycles_15_1_1                3585                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_1_1
       ramulator.serving_requests_15_1_1                3930                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
ramulator.average_serving_requests_15_1_1            0.000459                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_1_1
            ramulator.active_cycles_15_2                5122                                      # Total active cycles for level _15_2
              ramulator.busy_cycles_15_2                5122                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2
         ramulator.serving_requests_15_2                6753                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2
 ramulator.average_serving_requests_15_2            0.000789                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2
          ramulator.active_cycles_15_2_0                2160                                      # Total active cycles for level _15_2_0
            ramulator.busy_cycles_15_2_0                2160                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_0
       ramulator.serving_requests_15_2_0                2197                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
ramulator.average_serving_requests_15_2_0            0.000257                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_0
          ramulator.active_cycles_15_2_1                4052                                      # Total active cycles for level _15_2_1
            ramulator.busy_cycles_15_2_1                4052                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_2_1
       ramulator.serving_requests_15_2_1                4556                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
ramulator.average_serving_requests_15_2_1            0.000532                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_2_1
            ramulator.active_cycles_15_3                5619                                      # Total active cycles for level _15_3
              ramulator.busy_cycles_15_3                5619                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3
         ramulator.serving_requests_15_3                6981                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3
 ramulator.average_serving_requests_15_3            0.000815                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3
          ramulator.active_cycles_15_3_0                2048                                      # Total active cycles for level _15_3_0
            ramulator.busy_cycles_15_3_0                2048                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_0
       ramulator.serving_requests_15_3_0                2082                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
ramulator.average_serving_requests_15_3_0            0.000243                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_0
          ramulator.active_cycles_15_3_1                4366                                      # Total active cycles for level _15_3_1
            ramulator.busy_cycles_15_3_1                4366                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _15_3_1
       ramulator.serving_requests_15_3_1                4899                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
ramulator.average_serving_requests_15_3_1            0.000572                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _15_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_16               12910                                      # Total active cycles for level _16
                ramulator.busy_cycles_16              188310                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16
           ramulator.serving_requests_16               39602                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16
   ramulator.average_serving_requests_16            0.004624                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16
            ramulator.active_cycles_16_0                6561                                      # Total active cycles for level _16_0
              ramulator.busy_cycles_16_0                6561                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0
         ramulator.serving_requests_16_0                9405                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0
 ramulator.average_serving_requests_16_0            0.001098                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0
          ramulator.active_cycles_16_0_0                3480                                      # Total active cycles for level _16_0_0
            ramulator.busy_cycles_16_0_0                3480                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_0
       ramulator.serving_requests_16_0_0                3828                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
ramulator.average_serving_requests_16_0_0            0.000447                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_0
          ramulator.active_cycles_16_0_1                5011                                      # Total active cycles for level _16_0_1
            ramulator.busy_cycles_16_0_1                5011                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_0_1
       ramulator.serving_requests_16_0_1                5577                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
ramulator.average_serving_requests_16_0_1            0.000651                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_0_1
            ramulator.active_cycles_16_1                6350                                      # Total active cycles for level _16_1
              ramulator.busy_cycles_16_1                6350                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1
         ramulator.serving_requests_16_1                9780                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1
 ramulator.average_serving_requests_16_1            0.001142                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1
          ramulator.active_cycles_16_1_0                4182                                      # Total active cycles for level _16_1_0
            ramulator.busy_cycles_16_1_0                4182                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_0
       ramulator.serving_requests_16_1_0                4631                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
ramulator.average_serving_requests_16_1_0            0.000541                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_0
          ramulator.active_cycles_16_1_1                4530                                      # Total active cycles for level _16_1_1
            ramulator.busy_cycles_16_1_1                4530                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_1_1
       ramulator.serving_requests_16_1_1                5149                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
ramulator.average_serving_requests_16_1_1            0.000601                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_1_1
            ramulator.active_cycles_16_2                6512                                      # Total active cycles for level _16_2
              ramulator.busy_cycles_16_2                6512                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2
         ramulator.serving_requests_16_2               10118                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2
 ramulator.average_serving_requests_16_2            0.001181                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2
          ramulator.active_cycles_16_2_0                4132                                      # Total active cycles for level _16_2_0
            ramulator.busy_cycles_16_2_0                4132                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_0
       ramulator.serving_requests_16_2_0                4592                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
ramulator.average_serving_requests_16_2_0            0.000536                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_0
          ramulator.active_cycles_16_2_1                4999                                      # Total active cycles for level _16_2_1
            ramulator.busy_cycles_16_2_1                4999                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_2_1
       ramulator.serving_requests_16_2_1                5526                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
ramulator.average_serving_requests_16_2_1            0.000645                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_2_1
            ramulator.active_cycles_16_3                6996                                      # Total active cycles for level _16_3
              ramulator.busy_cycles_16_3                6996                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3
         ramulator.serving_requests_16_3               10299                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3
 ramulator.average_serving_requests_16_3            0.001203                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3
          ramulator.active_cycles_16_3_0                3777                                      # Total active cycles for level _16_3_0
            ramulator.busy_cycles_16_3_0                3777                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_0
       ramulator.serving_requests_16_3_0                4160                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
ramulator.average_serving_requests_16_3_0            0.000486                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_0
          ramulator.active_cycles_16_3_1                5515                                      # Total active cycles for level _16_3_1
            ramulator.busy_cycles_16_3_1                5515                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _16_3_1
       ramulator.serving_requests_16_3_1                6139                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
ramulator.average_serving_requests_16_3_1            0.000717                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _16_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_17               11816                                      # Total active cycles for level _17
                ramulator.busy_cycles_17              187416                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17
           ramulator.serving_requests_17               21618                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17
   ramulator.average_serving_requests_17            0.002524                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17
            ramulator.active_cycles_17_0                4144                                      # Total active cycles for level _17_0
              ramulator.busy_cycles_17_0                4144                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0
         ramulator.serving_requests_17_0                5022                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0
 ramulator.average_serving_requests_17_0            0.000586                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0
          ramulator.active_cycles_17_0_0                1996                                      # Total active cycles for level _17_0_0
            ramulator.busy_cycles_17_0_0                1996                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_0
       ramulator.serving_requests_17_0_0                2089                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
ramulator.average_serving_requests_17_0_0            0.000244                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_0
          ramulator.active_cycles_17_0_1                2721                                      # Total active cycles for level _17_0_1
            ramulator.busy_cycles_17_0_1                2721                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_0_1
       ramulator.serving_requests_17_0_1                2933                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
ramulator.average_serving_requests_17_0_1            0.000342                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_0_1
            ramulator.active_cycles_17_1                4408                                      # Total active cycles for level _17_1
              ramulator.busy_cycles_17_1                4408                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1
         ramulator.serving_requests_17_1                5039                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1
 ramulator.average_serving_requests_17_1            0.000588                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1
          ramulator.active_cycles_17_1_0                2454                                      # Total active cycles for level _17_1_0
            ramulator.busy_cycles_17_1_0                2454                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_0
       ramulator.serving_requests_17_1_0                2594                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
ramulator.average_serving_requests_17_1_0            0.000303                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_0
          ramulator.active_cycles_17_1_1                2282                                      # Total active cycles for level _17_1_1
            ramulator.busy_cycles_17_1_1                2282                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_1_1
       ramulator.serving_requests_17_1_1                2445                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
ramulator.average_serving_requests_17_1_1            0.000286                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_1_1
            ramulator.active_cycles_17_2                4897                                      # Total active cycles for level _17_2
              ramulator.busy_cycles_17_2                4897                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2
         ramulator.serving_requests_17_2                5502                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2
 ramulator.average_serving_requests_17_2            0.000642                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2
          ramulator.active_cycles_17_2_0                2194                                      # Total active cycles for level _17_2_0
            ramulator.busy_cycles_17_2_0                2194                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_0
       ramulator.serving_requests_17_2_0                2261                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
ramulator.average_serving_requests_17_2_0            0.000264                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_0
          ramulator.active_cycles_17_2_1                3025                                      # Total active cycles for level _17_2_1
            ramulator.busy_cycles_17_2_1                3025                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_2_1
       ramulator.serving_requests_17_2_1                3241                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
ramulator.average_serving_requests_17_2_1            0.000378                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_2_1
            ramulator.active_cycles_17_3                5274                                      # Total active cycles for level _17_3
              ramulator.busy_cycles_17_3                5274                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3
         ramulator.serving_requests_17_3                6055                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3
 ramulator.average_serving_requests_17_3            0.000707                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3
          ramulator.active_cycles_17_3_0                2818                                      # Total active cycles for level _17_3_0
            ramulator.busy_cycles_17_3_0                2818                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_0
       ramulator.serving_requests_17_3_0                2935                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
ramulator.average_serving_requests_17_3_0            0.000343                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_0
          ramulator.active_cycles_17_3_1                2932                                      # Total active cycles for level _17_3_1
            ramulator.busy_cycles_17_3_1                2932                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _17_3_1
       ramulator.serving_requests_17_3_1                3120                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
ramulator.average_serving_requests_17_3_1            0.000364                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _17_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_18               16608                                      # Total active cycles for level _18
                ramulator.busy_cycles_18              192208                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18
           ramulator.serving_requests_18               26425                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18
   ramulator.average_serving_requests_18            0.003086                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18
            ramulator.active_cycles_18_0                5600                                      # Total active cycles for level _18_0
              ramulator.busy_cycles_18_0                5600                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0
         ramulator.serving_requests_18_0                6072                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0
 ramulator.average_serving_requests_18_0            0.000709                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0
          ramulator.active_cycles_18_0_0                2759                                      # Total active cycles for level _18_0_0
            ramulator.busy_cycles_18_0_0                2759                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_0
       ramulator.serving_requests_18_0_0                2917                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
ramulator.average_serving_requests_18_0_0            0.000341                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_0
          ramulator.active_cycles_18_0_1                3119                                      # Total active cycles for level _18_0_1
            ramulator.busy_cycles_18_0_1                3119                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_0_1
       ramulator.serving_requests_18_0_1                3155                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
ramulator.average_serving_requests_18_0_1            0.000368                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_0_1
            ramulator.active_cycles_18_1                5593                                      # Total active cycles for level _18_1
              ramulator.busy_cycles_18_1                5593                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1
         ramulator.serving_requests_18_1                5944                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1
 ramulator.average_serving_requests_18_1            0.000694                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1
          ramulator.active_cycles_18_1_0                2743                                      # Total active cycles for level _18_1_0
            ramulator.busy_cycles_18_1_0                2743                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_0
       ramulator.serving_requests_18_1_0                2924                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
ramulator.average_serving_requests_18_1_0            0.000341                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_0
          ramulator.active_cycles_18_1_1                2978                                      # Total active cycles for level _18_1_1
            ramulator.busy_cycles_18_1_1                2978                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_1_1
       ramulator.serving_requests_18_1_1                3020                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
ramulator.average_serving_requests_18_1_1            0.000353                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_1_1
            ramulator.active_cycles_18_2                5855                                      # Total active cycles for level _18_2
              ramulator.busy_cycles_18_2                5855                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2
         ramulator.serving_requests_18_2                6762                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2
 ramulator.average_serving_requests_18_2            0.000790                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2
          ramulator.active_cycles_18_2_0                2721                                      # Total active cycles for level _18_2_0
            ramulator.busy_cycles_18_2_0                2721                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_0
       ramulator.serving_requests_18_2_0                2883                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
ramulator.average_serving_requests_18_2_0            0.000337                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_0
          ramulator.active_cycles_18_2_1                3780                                      # Total active cycles for level _18_2_1
            ramulator.busy_cycles_18_2_1                3780                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_2_1
       ramulator.serving_requests_18_2_1                3879                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
ramulator.average_serving_requests_18_2_1            0.000453                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_2_1
            ramulator.active_cycles_18_3                7100                                      # Total active cycles for level _18_3
              ramulator.busy_cycles_18_3                7100                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3
         ramulator.serving_requests_18_3                7647                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3
 ramulator.average_serving_requests_18_3            0.000893                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3
          ramulator.active_cycles_18_3_0                3327                                      # Total active cycles for level _18_3_0
            ramulator.busy_cycles_18_3_0                3327                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_0
       ramulator.serving_requests_18_3_0                3471                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
ramulator.average_serving_requests_18_3_0            0.000405                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_0
          ramulator.active_cycles_18_3_1                4036                                      # Total active cycles for level _18_3_1
            ramulator.busy_cycles_18_3_1                4036                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _18_3_1
       ramulator.serving_requests_18_3_1                4176                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
ramulator.average_serving_requests_18_3_1            0.000488                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _18_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_19               15632                                      # Total active cycles for level _19
                ramulator.busy_cycles_19              191232                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19
           ramulator.serving_requests_19               23476                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19
   ramulator.average_serving_requests_19            0.002741                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19
            ramulator.active_cycles_19_0                4934                                      # Total active cycles for level _19_0
              ramulator.busy_cycles_19_0                4934                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0
         ramulator.serving_requests_19_0                5342                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0
 ramulator.average_serving_requests_19_0            0.000624                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0
          ramulator.active_cycles_19_0_0                1822                                      # Total active cycles for level _19_0_0
            ramulator.busy_cycles_19_0_0                1822                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_0
       ramulator.serving_requests_19_0_0                1842                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
ramulator.average_serving_requests_19_0_0            0.000215                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_0
          ramulator.active_cycles_19_0_1                3317                                      # Total active cycles for level _19_0_1
            ramulator.busy_cycles_19_0_1                3317                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_0_1
       ramulator.serving_requests_19_0_1                3500                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
ramulator.average_serving_requests_19_0_1            0.000409                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_0_1
            ramulator.active_cycles_19_1                5100                                      # Total active cycles for level _19_1
              ramulator.busy_cycles_19_1                5100                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1
         ramulator.serving_requests_19_1                5648                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1
 ramulator.average_serving_requests_19_1            0.000660                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1
          ramulator.active_cycles_19_1_0                2142                                      # Total active cycles for level _19_1_0
            ramulator.busy_cycles_19_1_0                2142                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_0
       ramulator.serving_requests_19_1_0                2186                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
ramulator.average_serving_requests_19_1_0            0.000255                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_0
          ramulator.active_cycles_19_1_1                3317                                      # Total active cycles for level _19_1_1
            ramulator.busy_cycles_19_1_1                3317                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_1_1
       ramulator.serving_requests_19_1_1                3462                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
ramulator.average_serving_requests_19_1_1            0.000404                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_1_1
            ramulator.active_cycles_19_2                5214                                      # Total active cycles for level _19_2
              ramulator.busy_cycles_19_2                5214                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2
         ramulator.serving_requests_19_2                5792                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2
 ramulator.average_serving_requests_19_2            0.000676                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2
          ramulator.active_cycles_19_2_0                1588                                      # Total active cycles for level _19_2_0
            ramulator.busy_cycles_19_2_0                1588                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_0
       ramulator.serving_requests_19_2_0                1610                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
ramulator.average_serving_requests_19_2_0            0.000188                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_0
          ramulator.active_cycles_19_2_1                3905                                      # Total active cycles for level _19_2_1
            ramulator.busy_cycles_19_2_1                3905                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_2_1
       ramulator.serving_requests_19_2_1                4182                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
ramulator.average_serving_requests_19_2_1            0.000488                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_2_1
            ramulator.active_cycles_19_3                6020                                      # Total active cycles for level _19_3
              ramulator.busy_cycles_19_3                6020                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3
         ramulator.serving_requests_19_3                6694                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3
 ramulator.average_serving_requests_19_3            0.000782                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3
          ramulator.active_cycles_19_3_0                2522                                      # Total active cycles for level _19_3_0
            ramulator.busy_cycles_19_3_0                2522                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_0
       ramulator.serving_requests_19_3_0                2554                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
ramulator.average_serving_requests_19_3_0            0.000298                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_0
          ramulator.active_cycles_19_3_1                3867                                      # Total active cycles for level _19_3_1
            ramulator.busy_cycles_19_3_1                3867                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _19_3_1
       ramulator.serving_requests_19_3_1                4140                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
ramulator.average_serving_requests_19_3_1            0.000483                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _19_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_20               11635                                      # Total active cycles for level _20
                ramulator.busy_cycles_20              187235                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20
           ramulator.serving_requests_20               23739                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20
   ramulator.average_serving_requests_20            0.002772                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20
            ramulator.active_cycles_20_0                4490                                      # Total active cycles for level _20_0
              ramulator.busy_cycles_20_0                4490                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0
         ramulator.serving_requests_20_0                5700                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0
 ramulator.average_serving_requests_20_0            0.000666                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0
          ramulator.active_cycles_20_0_0                2329                                      # Total active cycles for level _20_0_0
            ramulator.busy_cycles_20_0_0                2329                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_0
       ramulator.serving_requests_20_0_0                2461                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
ramulator.average_serving_requests_20_0_0            0.000287                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_0
          ramulator.active_cycles_20_0_1                2904                                      # Total active cycles for level _20_0_1
            ramulator.busy_cycles_20_0_1                2904                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_0_1
       ramulator.serving_requests_20_0_1                3239                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
ramulator.average_serving_requests_20_0_1            0.000378                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_0_1
            ramulator.active_cycles_20_1                4310                                      # Total active cycles for level _20_1
              ramulator.busy_cycles_20_1                4310                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1
         ramulator.serving_requests_20_1                5635                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1
 ramulator.average_serving_requests_20_1            0.000658                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1
          ramulator.active_cycles_20_1_0                2497                                      # Total active cycles for level _20_1_0
            ramulator.busy_cycles_20_1_0                2497                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_0
       ramulator.serving_requests_20_1_0                2613                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
ramulator.average_serving_requests_20_1_0            0.000305                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_0
          ramulator.active_cycles_20_1_1                2676                                      # Total active cycles for level _20_1_1
            ramulator.busy_cycles_20_1_1                2676                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_1_1
       ramulator.serving_requests_20_1_1                3022                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
ramulator.average_serving_requests_20_1_1            0.000353                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_1_1
            ramulator.active_cycles_20_2                4052                                      # Total active cycles for level _20_2
              ramulator.busy_cycles_20_2                4052                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2
         ramulator.serving_requests_20_2                5383                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2
 ramulator.average_serving_requests_20_2            0.000629                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2
          ramulator.active_cycles_20_2_0                2499                                      # Total active cycles for level _20_2_0
            ramulator.busy_cycles_20_2_0                2499                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_0
       ramulator.serving_requests_20_2_0                2700                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
ramulator.average_serving_requests_20_2_0            0.000315                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_0
          ramulator.active_cycles_20_2_1                2457                                      # Total active cycles for level _20_2_1
            ramulator.busy_cycles_20_2_1                2457                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_2_1
       ramulator.serving_requests_20_2_1                2683                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
ramulator.average_serving_requests_20_2_1            0.000313                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_2_1
            ramulator.active_cycles_20_3                5174                                      # Total active cycles for level _20_3
              ramulator.busy_cycles_20_3                5174                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3
         ramulator.serving_requests_20_3                7021                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3
 ramulator.average_serving_requests_20_3            0.000820                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3
          ramulator.active_cycles_20_3_0                3598                                      # Total active cycles for level _20_3_0
            ramulator.busy_cycles_20_3_0                3598                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_0
       ramulator.serving_requests_20_3_0                3833                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
ramulator.average_serving_requests_20_3_0            0.000448                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_0
          ramulator.active_cycles_20_3_1                2880                                      # Total active cycles for level _20_3_1
            ramulator.busy_cycles_20_3_1                2880                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _20_3_1
       ramulator.serving_requests_20_3_1                3188                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
ramulator.average_serving_requests_20_3_1            0.000372                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _20_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_21               15503                                      # Total active cycles for level _21
                ramulator.busy_cycles_21              191103                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21
           ramulator.serving_requests_21               35293                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21
   ramulator.average_serving_requests_21            0.004121                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21
            ramulator.active_cycles_21_0                6344                                      # Total active cycles for level _21_0
              ramulator.busy_cycles_21_0                6344                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0
         ramulator.serving_requests_21_0                8136                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0
 ramulator.average_serving_requests_21_0            0.000950                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0
          ramulator.active_cycles_21_0_0                3722                                      # Total active cycles for level _21_0_0
            ramulator.busy_cycles_21_0_0                3722                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_0
       ramulator.serving_requests_21_0_0                3957                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
ramulator.average_serving_requests_21_0_0            0.000462                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_0
          ramulator.active_cycles_21_0_1                3724                                      # Total active cycles for level _21_0_1
            ramulator.busy_cycles_21_0_1                3724                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_0_1
       ramulator.serving_requests_21_0_1                4179                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
ramulator.average_serving_requests_21_0_1            0.000488                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_0_1
            ramulator.active_cycles_21_1                5949                                      # Total active cycles for level _21_1
              ramulator.busy_cycles_21_1                5949                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1
         ramulator.serving_requests_21_1                7919                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1
 ramulator.average_serving_requests_21_1            0.000925                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1
          ramulator.active_cycles_21_1_0                3813                                      # Total active cycles for level _21_1_0
            ramulator.busy_cycles_21_1_0                3813                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_0
       ramulator.serving_requests_21_1_0                4043                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
ramulator.average_serving_requests_21_1_0            0.000472                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_0
          ramulator.active_cycles_21_1_1                3560                                      # Total active cycles for level _21_1_1
            ramulator.busy_cycles_21_1_1                3560                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_1_1
       ramulator.serving_requests_21_1_1                3876                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
ramulator.average_serving_requests_21_1_1            0.000453                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_1_1
            ramulator.active_cycles_21_2                7130                                      # Total active cycles for level _21_2
              ramulator.busy_cycles_21_2                7130                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2
         ramulator.serving_requests_21_2                9525                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2
 ramulator.average_serving_requests_21_2            0.001112                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2
          ramulator.active_cycles_21_2_0                4493                                      # Total active cycles for level _21_2_0
            ramulator.busy_cycles_21_2_0                4493                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_0
       ramulator.serving_requests_21_2_0                4864                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
ramulator.average_serving_requests_21_2_0            0.000568                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_0
          ramulator.active_cycles_21_2_1                4222                                      # Total active cycles for level _21_2_1
            ramulator.busy_cycles_21_2_1                4222                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_2_1
       ramulator.serving_requests_21_2_1                4661                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
ramulator.average_serving_requests_21_2_1            0.000544                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_2_1
            ramulator.active_cycles_21_3                7260                                      # Total active cycles for level _21_3
              ramulator.busy_cycles_21_3                7260                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3
         ramulator.serving_requests_21_3                9713                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3
 ramulator.average_serving_requests_21_3            0.001134                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3
          ramulator.active_cycles_21_3_0                4705                                      # Total active cycles for level _21_3_0
            ramulator.busy_cycles_21_3_0                4705                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_0
       ramulator.serving_requests_21_3_0                5150                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
ramulator.average_serving_requests_21_3_0            0.000601                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_0
          ramulator.active_cycles_21_3_1                4141                                      # Total active cycles for level _21_3_1
            ramulator.busy_cycles_21_3_1                4141                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _21_3_1
       ramulator.serving_requests_21_3_1                4563                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
ramulator.average_serving_requests_21_3_1            0.000533                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _21_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_22               16354                                      # Total active cycles for level _22
                ramulator.busy_cycles_22              191754                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22
           ramulator.serving_requests_22               36025                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22
   ramulator.average_serving_requests_22            0.004207                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22
            ramulator.active_cycles_22_0                6207                                      # Total active cycles for level _22_0
              ramulator.busy_cycles_22_0                6207                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0
         ramulator.serving_requests_22_0                8185                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0
 ramulator.average_serving_requests_22_0            0.000956                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0
          ramulator.active_cycles_22_0_0                4011                                      # Total active cycles for level _22_0_0
            ramulator.busy_cycles_22_0_0                4011                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_0
       ramulator.serving_requests_22_0_0                4246                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
ramulator.average_serving_requests_22_0_0            0.000496                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_0
          ramulator.active_cycles_22_0_1                3579                                      # Total active cycles for level _22_0_1
            ramulator.busy_cycles_22_0_1                3579                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_0_1
       ramulator.serving_requests_22_0_1                3939                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
ramulator.average_serving_requests_22_0_1            0.000460                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_0_1
            ramulator.active_cycles_22_1                6558                                      # Total active cycles for level _22_1
              ramulator.busy_cycles_22_1                6558                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1
         ramulator.serving_requests_22_1                8479                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1
 ramulator.average_serving_requests_22_1            0.000990                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1
          ramulator.active_cycles_22_1_0                4523                                      # Total active cycles for level _22_1_0
            ramulator.busy_cycles_22_1_0                4523                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_0
       ramulator.serving_requests_22_1_0                4888                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
ramulator.average_serving_requests_22_1_0            0.000571                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_0
          ramulator.active_cycles_22_1_1                3296                                      # Total active cycles for level _22_1_1
            ramulator.busy_cycles_22_1_1                3296                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_1_1
       ramulator.serving_requests_22_1_1                3591                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
ramulator.average_serving_requests_22_1_1            0.000419                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_1_1
            ramulator.active_cycles_22_2                6370                                      # Total active cycles for level _22_2
              ramulator.busy_cycles_22_2                6370                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2
         ramulator.serving_requests_22_2                9157                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2
 ramulator.average_serving_requests_22_2            0.001069                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2
          ramulator.active_cycles_22_2_0                4493                                      # Total active cycles for level _22_2_0
            ramulator.busy_cycles_22_2_0                4493                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_0
       ramulator.serving_requests_22_2_0                4930                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
ramulator.average_serving_requests_22_2_0            0.000576                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_0
          ramulator.active_cycles_22_2_1                3761                                      # Total active cycles for level _22_2_1
            ramulator.busy_cycles_22_2_1                3761                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_2_1
       ramulator.serving_requests_22_2_1                4227                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
ramulator.average_serving_requests_22_2_1            0.000494                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_2_1
            ramulator.active_cycles_22_3                7691                                      # Total active cycles for level _22_3
              ramulator.busy_cycles_22_3                7691                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3
         ramulator.serving_requests_22_3               10204                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3
 ramulator.average_serving_requests_22_3            0.001192                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3
          ramulator.active_cycles_22_3_0                4927                                      # Total active cycles for level _22_3_0
            ramulator.busy_cycles_22_3_0                4927                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_0
       ramulator.serving_requests_22_3_0                5389                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
ramulator.average_serving_requests_22_3_0            0.000629                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_0
          ramulator.active_cycles_22_3_1                4359                                      # Total active cycles for level _22_3_1
            ramulator.busy_cycles_22_3_1                4359                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _22_3_1
       ramulator.serving_requests_22_3_1                4815                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
ramulator.average_serving_requests_22_3_1            0.000562                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _22_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_23               12074                                      # Total active cycles for level _23
                ramulator.busy_cycles_23              187274                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23
           ramulator.serving_requests_23               21577                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23
   ramulator.average_serving_requests_23            0.002520                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23
            ramulator.active_cycles_23_0                4273                                      # Total active cycles for level _23_0
              ramulator.busy_cycles_23_0                4273                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0
         ramulator.serving_requests_23_0                5007                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0
 ramulator.average_serving_requests_23_0            0.000585                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0
          ramulator.active_cycles_23_0_0                2086                                      # Total active cycles for level _23_0_0
            ramulator.busy_cycles_23_0_0                2086                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_0
       ramulator.serving_requests_23_0_0                2176                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
ramulator.average_serving_requests_23_0_0            0.000254                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_0
          ramulator.active_cycles_23_0_1                2602                                      # Total active cycles for level _23_0_1
            ramulator.busy_cycles_23_0_1                2602                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_0_1
       ramulator.serving_requests_23_0_1                2831                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
ramulator.average_serving_requests_23_0_1            0.000331                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_0_1
            ramulator.active_cycles_23_1                3861                                      # Total active cycles for level _23_1
              ramulator.busy_cycles_23_1                3861                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1
         ramulator.serving_requests_23_1                4213                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1
 ramulator.average_serving_requests_23_1            0.000492                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1
          ramulator.active_cycles_23_1_0                2579                                      # Total active cycles for level _23_1_0
            ramulator.busy_cycles_23_1_0                2579                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_0
       ramulator.serving_requests_23_1_0                2666                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
ramulator.average_serving_requests_23_1_0            0.000311                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_0
          ramulator.active_cycles_23_1_1                1451                                      # Total active cycles for level _23_1_1
            ramulator.busy_cycles_23_1_1                1451                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_1_1
       ramulator.serving_requests_23_1_1                1547                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
ramulator.average_serving_requests_23_1_1            0.000181                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_1_1
            ramulator.active_cycles_23_2                4992                                      # Total active cycles for level _23_2
              ramulator.busy_cycles_23_2                4992                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2
         ramulator.serving_requests_23_2                5967                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2
 ramulator.average_serving_requests_23_2            0.000697                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2
          ramulator.active_cycles_23_2_0                3040                                      # Total active cycles for level _23_2_0
            ramulator.busy_cycles_23_2_0                3040                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_0
       ramulator.serving_requests_23_2_0                3156                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
ramulator.average_serving_requests_23_2_0            0.000369                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_0
          ramulator.active_cycles_23_2_1                2503                                      # Total active cycles for level _23_2_1
            ramulator.busy_cycles_23_2_1                2503                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_2_1
       ramulator.serving_requests_23_2_1                2811                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
ramulator.average_serving_requests_23_2_1            0.000328                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_2_1
            ramulator.active_cycles_23_3                5715                                      # Total active cycles for level _23_3
              ramulator.busy_cycles_23_3                5715                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3
         ramulator.serving_requests_23_3                6390                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3
 ramulator.average_serving_requests_23_3            0.000746                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3
          ramulator.active_cycles_23_3_0                2949                                      # Total active cycles for level _23_3_0
            ramulator.busy_cycles_23_3_0                2949                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_0
       ramulator.serving_requests_23_3_0                3021                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
ramulator.average_serving_requests_23_3_0            0.000353                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_0
          ramulator.active_cycles_23_3_1                3137                                      # Total active cycles for level _23_3_1
            ramulator.busy_cycles_23_3_1                3137                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _23_3_1
       ramulator.serving_requests_23_3_1                3369                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
ramulator.average_serving_requests_23_3_1            0.000393                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _23_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_24               14727                                      # Total active cycles for level _24
                ramulator.busy_cycles_24              190327                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24
           ramulator.serving_requests_24               27930                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24
   ramulator.average_serving_requests_24            0.003261                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24
            ramulator.active_cycles_24_0                5777                                      # Total active cycles for level _24_0
              ramulator.busy_cycles_24_0                5777                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0
         ramulator.serving_requests_24_0                6652                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0
 ramulator.average_serving_requests_24_0            0.000777                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0
          ramulator.active_cycles_24_0_0                4116                                      # Total active cycles for level _24_0_0
            ramulator.busy_cycles_24_0_0                4116                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_0
       ramulator.serving_requests_24_0_0                4626                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
ramulator.average_serving_requests_24_0_0            0.000540                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_0
          ramulator.active_cycles_24_0_1                1944                                      # Total active cycles for level _24_0_1
            ramulator.busy_cycles_24_0_1                1944                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_0_1
       ramulator.serving_requests_24_0_1                2026                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
ramulator.average_serving_requests_24_0_1            0.000237                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_0_1
            ramulator.active_cycles_24_1                5530                                      # Total active cycles for level _24_1
              ramulator.busy_cycles_24_1                5530                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1
         ramulator.serving_requests_24_1                6023                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1
 ramulator.average_serving_requests_24_1            0.000703                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1
          ramulator.active_cycles_24_1_0                4063                                      # Total active cycles for level _24_1_0
            ramulator.busy_cycles_24_1_0                4063                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_0
       ramulator.serving_requests_24_1_0                4466                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
ramulator.average_serving_requests_24_1_0            0.000522                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_0
          ramulator.active_cycles_24_1_1                1535                                      # Total active cycles for level _24_1_1
            ramulator.busy_cycles_24_1_1                1535                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_1_1
       ramulator.serving_requests_24_1_1                1557                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
ramulator.average_serving_requests_24_1_1            0.000182                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_1_1
            ramulator.active_cycles_24_2                6318                                      # Total active cycles for level _24_2
              ramulator.busy_cycles_24_2                6318                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2
         ramulator.serving_requests_24_2                7429                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2
 ramulator.average_serving_requests_24_2            0.000867                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2
          ramulator.active_cycles_24_2_0                5037                                      # Total active cycles for level _24_2_0
            ramulator.busy_cycles_24_2_0                5037                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_0
       ramulator.serving_requests_24_2_0                5623                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
ramulator.average_serving_requests_24_2_0            0.000657                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_0
          ramulator.active_cycles_24_2_1                1750                                      # Total active cycles for level _24_2_1
            ramulator.busy_cycles_24_2_1                1750                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_2_1
       ramulator.serving_requests_24_2_1                1806                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
ramulator.average_serving_requests_24_2_1            0.000211                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_2_1
            ramulator.active_cycles_24_3                6986                                      # Total active cycles for level _24_3
              ramulator.busy_cycles_24_3                6986                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3
         ramulator.serving_requests_24_3                7826                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3
 ramulator.average_serving_requests_24_3            0.000914                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3
          ramulator.active_cycles_24_3_0                4862                                      # Total active cycles for level _24_3_0
            ramulator.busy_cycles_24_3_0                4862                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_0
       ramulator.serving_requests_24_3_0                5453                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
ramulator.average_serving_requests_24_3_0            0.000637                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_0
          ramulator.active_cycles_24_3_1                2333                                      # Total active cycles for level _24_3_1
            ramulator.busy_cycles_24_3_1                2333                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _24_3_1
       ramulator.serving_requests_24_3_1                2373                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
ramulator.average_serving_requests_24_3_1            0.000277                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _24_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_25               14580                                      # Total active cycles for level _25
                ramulator.busy_cycles_25              189980                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25
           ramulator.serving_requests_25               24946                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25
   ramulator.average_serving_requests_25            0.002913                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25
            ramulator.active_cycles_25_0                4911                                      # Total active cycles for level _25_0
              ramulator.busy_cycles_25_0                4911                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0
         ramulator.serving_requests_25_0                6023                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0
 ramulator.average_serving_requests_25_0            0.000703                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0
          ramulator.active_cycles_25_0_0                3597                                      # Total active cycles for level _25_0_0
            ramulator.busy_cycles_25_0_0                3597                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_0
       ramulator.serving_requests_25_0_0                3959                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
ramulator.average_serving_requests_25_0_0            0.000462                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_0
          ramulator.active_cycles_25_0_1                2016                                      # Total active cycles for level _25_0_1
            ramulator.busy_cycles_25_0_1                2016                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_0_1
       ramulator.serving_requests_25_0_1                2064                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
ramulator.average_serving_requests_25_0_1            0.000241                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_0_1
            ramulator.active_cycles_25_1                4741                                      # Total active cycles for level _25_1
              ramulator.busy_cycles_25_1                4741                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1
         ramulator.serving_requests_25_1                5147                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1
 ramulator.average_serving_requests_25_1            0.000601                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1
          ramulator.active_cycles_25_1_0                3532                                      # Total active cycles for level _25_1_0
            ramulator.busy_cycles_25_1_0                3532                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_0
       ramulator.serving_requests_25_1_0                3748                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
ramulator.average_serving_requests_25_1_0            0.000438                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_0
          ramulator.active_cycles_25_1_1                1387                                      # Total active cycles for level _25_1_1
            ramulator.busy_cycles_25_1_1                1387                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_1_1
       ramulator.serving_requests_25_1_1                1399                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
ramulator.average_serving_requests_25_1_1            0.000163                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_1_1
            ramulator.active_cycles_25_2                5278                                      # Total active cycles for level _25_2
              ramulator.busy_cycles_25_2                5278                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2
         ramulator.serving_requests_25_2                6557                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2
 ramulator.average_serving_requests_25_2            0.000766                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2
          ramulator.active_cycles_25_2_0                4210                                      # Total active cycles for level _25_2_0
            ramulator.busy_cycles_25_2_0                4210                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_0
       ramulator.serving_requests_25_2_0                4584                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
ramulator.average_serving_requests_25_2_0            0.000535                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_0
          ramulator.active_cycles_25_2_1                1897                                      # Total active cycles for level _25_2_1
            ramulator.busy_cycles_25_2_1                1897                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_2_1
       ramulator.serving_requests_25_2_1                1973                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
ramulator.average_serving_requests_25_2_1            0.000230                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_2_1
            ramulator.active_cycles_25_3                6633                                      # Total active cycles for level _25_3
              ramulator.busy_cycles_25_3                6633                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3
         ramulator.serving_requests_25_3                7219                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3
 ramulator.average_serving_requests_25_3            0.000843                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3
          ramulator.active_cycles_25_3_0                4496                                      # Total active cycles for level _25_3_0
            ramulator.busy_cycles_25_3_0                4496                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_0
       ramulator.serving_requests_25_3_0                4780                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
ramulator.average_serving_requests_25_3_0            0.000558                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_0
          ramulator.active_cycles_25_3_1                2416                                      # Total active cycles for level _25_3_1
            ramulator.busy_cycles_25_3_1                2416                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _25_3_1
       ramulator.serving_requests_25_3_1                2439                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
ramulator.average_serving_requests_25_3_1            0.000285                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _25_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_26               14925                                      # Total active cycles for level _26
                ramulator.busy_cycles_26              190525                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26
           ramulator.serving_requests_26               21752                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26
   ramulator.average_serving_requests_26            0.002540                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26
            ramulator.active_cycles_26_0                4499                                      # Total active cycles for level _26_0
              ramulator.busy_cycles_26_0                4499                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0
         ramulator.serving_requests_26_0                4907                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0
 ramulator.average_serving_requests_26_0            0.000573                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0
          ramulator.active_cycles_26_0_0                2852                                      # Total active cycles for level _26_0_0
            ramulator.busy_cycles_26_0_0                2852                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_0
       ramulator.serving_requests_26_0_0                2978                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
ramulator.average_serving_requests_26_0_0            0.000348                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_0
          ramulator.active_cycles_26_0_1                1919                                      # Total active cycles for level _26_0_1
            ramulator.busy_cycles_26_0_1                1919                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_0_1
       ramulator.serving_requests_26_0_1                1929                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
ramulator.average_serving_requests_26_0_1            0.000225                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_0_1
            ramulator.active_cycles_26_1                4161                                      # Total active cycles for level _26_1
              ramulator.busy_cycles_26_1                4161                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1
         ramulator.serving_requests_26_1                4284                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1
 ramulator.average_serving_requests_26_1            0.000500                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1
          ramulator.active_cycles_26_1_0                2591                                      # Total active cycles for level _26_1_0
            ramulator.busy_cycles_26_1_0                2591                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_0
       ramulator.serving_requests_26_1_0                2714                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
ramulator.average_serving_requests_26_1_0            0.000317                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_0
          ramulator.active_cycles_26_1_1                1570                                      # Total active cycles for level _26_1_1
            ramulator.busy_cycles_26_1_1                1570                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_1_1
       ramulator.serving_requests_26_1_1                1570                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
ramulator.average_serving_requests_26_1_1            0.000183                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_1_1
            ramulator.active_cycles_26_2                5350                                      # Total active cycles for level _26_2
              ramulator.busy_cycles_26_2                5350                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2
         ramulator.serving_requests_26_2                6014                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2
 ramulator.average_serving_requests_26_2            0.000702                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2
          ramulator.active_cycles_26_2_0                3631                                      # Total active cycles for level _26_2_0
            ramulator.busy_cycles_26_2_0                3631                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_0
       ramulator.serving_requests_26_2_0                3972                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
ramulator.average_serving_requests_26_2_0            0.000464                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_0
          ramulator.active_cycles_26_2_1                2015                                      # Total active cycles for level _26_2_1
            ramulator.busy_cycles_26_2_1                2015                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_2_1
       ramulator.serving_requests_26_2_1                2042                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
ramulator.average_serving_requests_26_2_1            0.000238                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_2_1
            ramulator.active_cycles_26_3                6072                                      # Total active cycles for level _26_3
              ramulator.busy_cycles_26_3                6072                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3
         ramulator.serving_requests_26_3                6547                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3
 ramulator.average_serving_requests_26_3            0.000765                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3
          ramulator.active_cycles_26_3_0                4071                                      # Total active cycles for level _26_3_0
            ramulator.busy_cycles_26_3_0                4071                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_0
       ramulator.serving_requests_26_3_0                4437                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
ramulator.average_serving_requests_26_3_0            0.000518                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_0
          ramulator.active_cycles_26_3_1                2100                                      # Total active cycles for level _26_3_1
            ramulator.busy_cycles_26_3_1                2100                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _26_3_1
       ramulator.serving_requests_26_3_1                2110                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
ramulator.average_serving_requests_26_3_1            0.000246                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _26_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_27               13259                                      # Total active cycles for level _27
                ramulator.busy_cycles_27              188859                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27
           ramulator.serving_requests_27               29090                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27
   ramulator.average_serving_requests_27            0.003397                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27
            ramulator.active_cycles_27_0                5299                                      # Total active cycles for level _27_0
              ramulator.busy_cycles_27_0                5299                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0
         ramulator.serving_requests_27_0                6382                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0
 ramulator.average_serving_requests_27_0            0.000745                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0
          ramulator.active_cycles_27_0_0                3799                                      # Total active cycles for level _27_0_0
            ramulator.busy_cycles_27_0_0                3799                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_0
       ramulator.serving_requests_27_0_0                4293                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
ramulator.average_serving_requests_27_0_0            0.000501                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_0
          ramulator.active_cycles_27_0_1                1982                                      # Total active cycles for level _27_0_1
            ramulator.busy_cycles_27_0_1                1982                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_0_1
       ramulator.serving_requests_27_0_1                2089                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
ramulator.average_serving_requests_27_0_1            0.000244                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_0_1
            ramulator.active_cycles_27_1                4843                                      # Total active cycles for level _27_1
              ramulator.busy_cycles_27_1                4843                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1
         ramulator.serving_requests_27_1                5669                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1
 ramulator.average_serving_requests_27_1            0.000662                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1
          ramulator.active_cycles_27_1_0                3437                                      # Total active cycles for level _27_1_0
            ramulator.busy_cycles_27_1_0                3437                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_0
       ramulator.serving_requests_27_1_0                3780                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
ramulator.average_serving_requests_27_1_0            0.000441                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_0
          ramulator.active_cycles_27_1_1                1753                                      # Total active cycles for level _27_1_1
            ramulator.busy_cycles_27_1_1                1753                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_1_1
       ramulator.serving_requests_27_1_1                1889                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
ramulator.average_serving_requests_27_1_1            0.000221                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_1_1
            ramulator.active_cycles_27_2                6859                                      # Total active cycles for level _27_2
              ramulator.busy_cycles_27_2                6859                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2
         ramulator.serving_requests_27_2                8615                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2
 ramulator.average_serving_requests_27_2            0.001006                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2
          ramulator.active_cycles_27_2_0                5334                                      # Total active cycles for level _27_2_0
            ramulator.busy_cycles_27_2_0                5334                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_0
       ramulator.serving_requests_27_2_0                6109                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
ramulator.average_serving_requests_27_2_0            0.000713                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_0
          ramulator.active_cycles_27_2_1                2353                                      # Total active cycles for level _27_2_1
            ramulator.busy_cycles_27_2_1                2353                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_2_1
       ramulator.serving_requests_27_2_1                2506                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
ramulator.average_serving_requests_27_2_1            0.000293                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_2_1
            ramulator.active_cycles_27_3                7160                                      # Total active cycles for level _27_3
              ramulator.busy_cycles_27_3                7160                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3
         ramulator.serving_requests_27_3                8424                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3
 ramulator.average_serving_requests_27_3            0.000984                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3
          ramulator.active_cycles_27_3_0                5154                                      # Total active cycles for level _27_3_0
            ramulator.busy_cycles_27_3_0                5154                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_0
       ramulator.serving_requests_27_3_0                5862                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
ramulator.average_serving_requests_27_3_0            0.000685                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_0
          ramulator.active_cycles_27_3_1                2428                                      # Total active cycles for level _27_3_1
            ramulator.busy_cycles_27_3_1                2428                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _27_3_1
       ramulator.serving_requests_27_3_1                2562                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
ramulator.average_serving_requests_27_3_1            0.000299                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _27_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_28               13489                                      # Total active cycles for level _28
                ramulator.busy_cycles_28              189089                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28
           ramulator.serving_requests_28               27743                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28
   ramulator.average_serving_requests_28            0.003240                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28
            ramulator.active_cycles_28_0                4976                                      # Total active cycles for level _28_0
              ramulator.busy_cycles_28_0                4976                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0
         ramulator.serving_requests_28_0                6458                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0
 ramulator.average_serving_requests_28_0            0.000754                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0
          ramulator.active_cycles_28_0_0                4176                                      # Total active cycles for level _28_0_0
            ramulator.busy_cycles_28_0_0                4176                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_0
       ramulator.serving_requests_28_0_0                4608                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
ramulator.average_serving_requests_28_0_0            0.000538                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_0
          ramulator.active_cycles_28_0_1                1718                                      # Total active cycles for level _28_0_1
            ramulator.busy_cycles_28_0_1                1718                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_0_1
       ramulator.serving_requests_28_0_1                1850                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
ramulator.average_serving_requests_28_0_1            0.000216                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_0_1
            ramulator.active_cycles_28_1                5212                                      # Total active cycles for level _28_1
              ramulator.busy_cycles_28_1                5212                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1
         ramulator.serving_requests_28_1                5785                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1
 ramulator.average_serving_requests_28_1            0.000676                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1
          ramulator.active_cycles_28_1_0                4084                                      # Total active cycles for level _28_1_0
            ramulator.busy_cycles_28_1_0                4084                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_0
       ramulator.serving_requests_28_1_0                4359                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
ramulator.average_serving_requests_28_1_0            0.000509                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_0
          ramulator.active_cycles_28_1_1                1416                                      # Total active cycles for level _28_1_1
            ramulator.busy_cycles_28_1_1                1416                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_1_1
       ramulator.serving_requests_28_1_1                1426                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
ramulator.average_serving_requests_28_1_1            0.000167                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_1_1
            ramulator.active_cycles_28_2                6073                                      # Total active cycles for level _28_2
              ramulator.busy_cycles_28_2                6073                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2
         ramulator.serving_requests_28_2                7628                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2
 ramulator.average_serving_requests_28_2            0.000891                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2
          ramulator.active_cycles_28_2_0                5242                                      # Total active cycles for level _28_2_0
            ramulator.busy_cycles_28_2_0                5242                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_0
       ramulator.serving_requests_28_2_0                5783                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
ramulator.average_serving_requests_28_2_0            0.000675                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_0
          ramulator.active_cycles_28_2_1                1770                                      # Total active cycles for level _28_2_1
            ramulator.busy_cycles_28_2_1                1770                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_2_1
       ramulator.serving_requests_28_2_1                1845                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
ramulator.average_serving_requests_28_2_1            0.000215                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_2_1
            ramulator.active_cycles_28_3                6475                                      # Total active cycles for level _28_3
              ramulator.busy_cycles_28_3                6475                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3
         ramulator.serving_requests_28_3                7872                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3
 ramulator.average_serving_requests_28_3            0.000919                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3
          ramulator.active_cycles_28_3_0                5315                                      # Total active cycles for level _28_3_0
            ramulator.busy_cycles_28_3_0                5315                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_0
       ramulator.serving_requests_28_3_0                5844                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
ramulator.average_serving_requests_28_3_0            0.000682                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_0
          ramulator.active_cycles_28_3_1                1980                                      # Total active cycles for level _28_3_1
            ramulator.busy_cycles_28_3_1                1980                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _28_3_1
       ramulator.serving_requests_28_3_1                2028                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
ramulator.average_serving_requests_28_3_1            0.000237                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _28_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_29               13029                                      # Total active cycles for level _29
                ramulator.busy_cycles_29              188629                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29
           ramulator.serving_requests_29               28731                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29
   ramulator.average_serving_requests_29            0.003355                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29
            ramulator.active_cycles_29_0                5061                                      # Total active cycles for level _29_0
              ramulator.busy_cycles_29_0                5061                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0
         ramulator.serving_requests_29_0                6762                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0
 ramulator.average_serving_requests_29_0            0.000790                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0
          ramulator.active_cycles_29_0_0                3999                                      # Total active cycles for level _29_0_0
            ramulator.busy_cycles_29_0_0                3999                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_0
       ramulator.serving_requests_29_0_0                4326                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
ramulator.average_serving_requests_29_0_0            0.000505                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_0
          ramulator.active_cycles_29_0_1                2161                                      # Total active cycles for level _29_0_1
            ramulator.busy_cycles_29_0_1                2161                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_0_1
       ramulator.serving_requests_29_0_1                2436                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
ramulator.average_serving_requests_29_0_1            0.000284                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_0_1
            ramulator.active_cycles_29_1                4604                                      # Total active cycles for level _29_1
              ramulator.busy_cycles_29_1                4604                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1
         ramulator.serving_requests_29_1                6042                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1
 ramulator.average_serving_requests_29_1            0.000706                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1
          ramulator.active_cycles_29_1_0                3729                                      # Total active cycles for level _29_1_0
            ramulator.busy_cycles_29_1_0                3729                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_0
       ramulator.serving_requests_29_1_0                4046                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
ramulator.average_serving_requests_29_1_0            0.000472                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_0
          ramulator.active_cycles_29_1_1                1827                                      # Total active cycles for level _29_1_1
            ramulator.busy_cycles_29_1_1                1827                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_1_1
       ramulator.serving_requests_29_1_1                1996                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
ramulator.average_serving_requests_29_1_1            0.000233                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_1_1
            ramulator.active_cycles_29_2                6137                                      # Total active cycles for level _29_2
              ramulator.busy_cycles_29_2                6137                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2
         ramulator.serving_requests_29_2                8024                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2
 ramulator.average_serving_requests_29_2            0.000937                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2
          ramulator.active_cycles_29_2_0                5129                                      # Total active cycles for level _29_2_0
            ramulator.busy_cycles_29_2_0                5129                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_0
       ramulator.serving_requests_29_2_0                5557                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
ramulator.average_serving_requests_29_2_0            0.000649                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_0
          ramulator.active_cycles_29_2_1                2268                                      # Total active cycles for level _29_2_1
            ramulator.busy_cycles_29_2_1                2268                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_2_1
       ramulator.serving_requests_29_2_1                2467                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
ramulator.average_serving_requests_29_2_1            0.000288                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_2_1
            ramulator.active_cycles_29_3                5861                                      # Total active cycles for level _29_3
              ramulator.busy_cycles_29_3                5861                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3
         ramulator.serving_requests_29_3                7903                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3
 ramulator.average_serving_requests_29_3            0.000923                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3
          ramulator.active_cycles_29_3_0                5054                                      # Total active cycles for level _29_3_0
            ramulator.busy_cycles_29_3_0                5054                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_0
       ramulator.serving_requests_29_3_0                5510                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
ramulator.average_serving_requests_29_3_0            0.000643                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_0
          ramulator.active_cycles_29_3_1                2142                                      # Total active cycles for level _29_3_1
            ramulator.busy_cycles_29_3_1                2142                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _29_3_1
       ramulator.serving_requests_29_3_1                2393                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
ramulator.average_serving_requests_29_3_1            0.000279                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _29_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_30               14467                                      # Total active cycles for level _30
                ramulator.busy_cycles_30              190067                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30
           ramulator.serving_requests_30               27961                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30
   ramulator.average_serving_requests_30            0.003265                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30
            ramulator.active_cycles_30_0                4996                                      # Total active cycles for level _30_0
              ramulator.busy_cycles_30_0                4996                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0
         ramulator.serving_requests_30_0                6883                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0
 ramulator.average_serving_requests_30_0            0.000804                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0
          ramulator.active_cycles_30_0_0                3629                                      # Total active cycles for level _30_0_0
            ramulator.busy_cycles_30_0_0                3629                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_0
       ramulator.serving_requests_30_0_0                3942                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
ramulator.average_serving_requests_30_0_0            0.000460                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_0
          ramulator.active_cycles_30_0_1                2727                                      # Total active cycles for level _30_0_1
            ramulator.busy_cycles_30_0_1                2727                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_0_1
       ramulator.serving_requests_30_0_1                2941                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
ramulator.average_serving_requests_30_0_1            0.000343                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_0_1
            ramulator.active_cycles_30_1                4625                                      # Total active cycles for level _30_1
              ramulator.busy_cycles_30_1                4625                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1
         ramulator.serving_requests_30_1                5738                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1
 ramulator.average_serving_requests_30_1            0.000670                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1
          ramulator.active_cycles_30_1_0                3479                                      # Total active cycles for level _30_1_0
            ramulator.busy_cycles_30_1_0                3479                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_0
       ramulator.serving_requests_30_1_0                3720                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
ramulator.average_serving_requests_30_1_0            0.000434                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_0
          ramulator.active_cycles_30_1_1                1924                                      # Total active cycles for level _30_1_1
            ramulator.busy_cycles_30_1_1                1924                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_1_1
       ramulator.serving_requests_30_1_1                2018                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
ramulator.average_serving_requests_30_1_1            0.000236                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_1_1
            ramulator.active_cycles_30_2                5385                                      # Total active cycles for level _30_2
              ramulator.busy_cycles_30_2                5385                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2
         ramulator.serving_requests_30_2                7415                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2
 ramulator.average_serving_requests_30_2            0.000866                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2
          ramulator.active_cycles_30_2_0                3840                                      # Total active cycles for level _30_2_0
            ramulator.busy_cycles_30_2_0                3840                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_0
       ramulator.serving_requests_30_2_0                4110                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
ramulator.average_serving_requests_30_2_0            0.000480                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_0
          ramulator.active_cycles_30_2_1                3007                                      # Total active cycles for level _30_2_1
            ramulator.busy_cycles_30_2_1                3007                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_2_1
       ramulator.serving_requests_30_2_1                3305                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
ramulator.average_serving_requests_30_2_1            0.000386                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_2_1
            ramulator.active_cycles_30_3                6102                                      # Total active cycles for level _30_3
              ramulator.busy_cycles_30_3                6102                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3
         ramulator.serving_requests_30_3                7925                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3
 ramulator.average_serving_requests_30_3            0.000925                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3
          ramulator.active_cycles_30_3_0                4316                                      # Total active cycles for level _30_3_0
            ramulator.busy_cycles_30_3_0                4316                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_0
       ramulator.serving_requests_30_3_0                4522                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
ramulator.average_serving_requests_30_3_0            0.000528                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_0
          ramulator.active_cycles_30_3_1                3144                                      # Total active cycles for level _30_3_1
            ramulator.busy_cycles_30_3_1                3144                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _30_3_1
       ramulator.serving_requests_30_3_1                3403                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
ramulator.average_serving_requests_30_3_1            0.000397                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _30_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
              ramulator.active_cycles_31               17369                                      # Total active cycles for level _31
                ramulator.busy_cycles_31              192969                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31
           ramulator.serving_requests_31               33519                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31
   ramulator.average_serving_requests_31            0.003914                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31
            ramulator.active_cycles_31_0                6357                                      # Total active cycles for level _31_0
              ramulator.busy_cycles_31_0                6357                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0
         ramulator.serving_requests_31_0                8386                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0
 ramulator.average_serving_requests_31_0            0.000979                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0
          ramulator.active_cycles_31_0_0                4165                                      # Total active cycles for level _31_0_0
            ramulator.busy_cycles_31_0_0                4165                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_0
       ramulator.serving_requests_31_0_0                4376                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
ramulator.average_serving_requests_31_0_0            0.000511                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_0
          ramulator.active_cycles_31_0_1                3691                                      # Total active cycles for level _31_0_1
            ramulator.busy_cycles_31_0_1                3691                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_0_1
       ramulator.serving_requests_31_0_1                4010                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
ramulator.average_serving_requests_31_0_1            0.000468                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_0_1
            ramulator.active_cycles_31_1                5559                                      # Total active cycles for level _31_1
              ramulator.busy_cycles_31_1                5559                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1
         ramulator.serving_requests_31_1                6389                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1
 ramulator.average_serving_requests_31_1            0.000746                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1
          ramulator.active_cycles_31_1_0                2967                                      # Total active cycles for level _31_1_0
            ramulator.busy_cycles_31_1_0                2967                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_0
       ramulator.serving_requests_31_1_0                3141                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
ramulator.average_serving_requests_31_1_0            0.000367                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_0
          ramulator.active_cycles_31_1_1                3024                                      # Total active cycles for level _31_1_1
            ramulator.busy_cycles_31_1_1                3024                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_1_1
       ramulator.serving_requests_31_1_1                3248                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
ramulator.average_serving_requests_31_1_1            0.000379                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_1_1
            ramulator.active_cycles_31_2                7409                                      # Total active cycles for level _31_2
              ramulator.busy_cycles_31_2                7409                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2
         ramulator.serving_requests_31_2                9618                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2
 ramulator.average_serving_requests_31_2            0.001123                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2
          ramulator.active_cycles_31_2_0                4625                                      # Total active cycles for level _31_2_0
            ramulator.busy_cycles_31_2_0                4625                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_0
       ramulator.serving_requests_31_2_0                4899                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
ramulator.average_serving_requests_31_2_0            0.000572                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_0
          ramulator.active_cycles_31_2_1                4250                                      # Total active cycles for level _31_2_1
            ramulator.busy_cycles_31_2_1                4250                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_2_1
       ramulator.serving_requests_31_2_1                4719                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
ramulator.average_serving_requests_31_2_1            0.000551                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_2_1
            ramulator.active_cycles_31_3                7247                                      # Total active cycles for level _31_3
              ramulator.busy_cycles_31_3                7247                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3
         ramulator.serving_requests_31_3                9126                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3
 ramulator.average_serving_requests_31_3            0.001066                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3
          ramulator.active_cycles_31_3_0                4510                                      # Total active cycles for level _31_3_0
            ramulator.busy_cycles_31_3_0                4510                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_0
       ramulator.serving_requests_31_3_0                4740                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
ramulator.average_serving_requests_31_3_0            0.000553                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_0
          ramulator.active_cycles_31_3_1                4044                                      # Total active cycles for level _31_3_1
            ramulator.busy_cycles_31_3_1                4044                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _31_3_1
       ramulator.serving_requests_31_3_1                4386                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
ramulator.average_serving_requests_31_3_1            0.000512                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _31_3_1
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                                                         0.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles             8563711                                      # Number of DRAM cycles simulated
                 ramulator.read_requests               15407                                      # Number of incoming read requests to DRAM
                                     [0]               536.0                                      # 
                                     [1]               363.0                                      # 
                                     [2]               395.0                                      # 
                                     [3]               326.0                                      # 
                                     [4]               338.0                                      # 
                                     [5]               343.0                                      # 
                                     [6]               316.0                                      # 
                                     [7]               311.0                                      # 
                                     [8]               349.0                                      # 
                                     [9]               320.0                                      # 
                                     [:]               337.0                                      # 
                                     [;]               317.0                                      # 
                                     [<]               324.0                                      # 
                                     [=]               301.0                                      # 
                                     [>]               316.0                                      # 
                                     [?]               332.0                                      # 
                                     [@]               329.0                                      # 
                                     [A]               336.0                                      # 
                                     [B]               303.0                                      # 
                                     [C]               273.0                                      # 
                                     [D]               300.0                                      # 
                                     [E]               293.0                                      # 
                                     [F]               288.0                                      # 
                                     [G]               301.0                                      # 
                                     [H]               274.0                                      # 
                                     [I]               310.0                                      # 
                                     [J]               255.0                                      # 
                                     [K]               327.0                                      # 
                                     [L]               312.0                                      # 
                                     [M]               293.0                                      # 
                                     [N]               281.0                                      # 
                                     [O]               348.0                                      # 
                                     [P]               335.0                                      # 
                                     [Q]               287.0                                      # 
                                     [R]               340.0                                      # 
                                     [S]               329.0                                      # 
                                     [T]               294.0                                      # 
                                     [U]               305.0                                      # 
                                     [V]               326.0                                      # 
                                     [W]               282.0                                      # 
                                     [X]               333.0                                      # 
                                     [Y]               336.0                                      # 
                                     [Z]               304.0                                      # 
                                     [[]               297.0                                      # 
                                     [\]               294.0                                      # 
                                     []]               324.0                                      # 
                                     [^]               339.0                                      # 
                                     [_]               335.0                                      # 
                ramulator.write_requests                   9                                      # Number of incoming write requests to DRAM
                                     [0]                 9.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
       ramulator.ramulator_active_cycles              114982                                      # The total number of cycles that the DRAM part is active (serving R/W)
              ramulator.memory_footprint             7761920                                      # memory footprint in byte
 ramulator.incoming_requests_per_channel               15416                                      # Number of incoming requests to each DRAM channel
                                     [0]               460.0                                      # 
                                     [1]               398.0                                      # 
                                     [2]               553.0                                      # 
                                     [3]               424.0                                      # 
                                     [4]               470.0                                      # 
                                     [5]               503.0                                      # 
                                     [6]               334.0                                      # 
                                     [7]               346.0                                      # 
                                     [8]               548.0                                      # 
                                     [9]               626.0                                      # 
                                     [:]               451.0                                      # 
                                     [;]               615.0                                      # 
                                     [<]               591.0                                      # 
                                     [=]               620.0                                      # 
                                     [>]               423.0                                      # 
                                     [?]               435.0                                      # 
                                     [@]               622.0                                      # 
                                     [A]               369.0                                      # 
                                     [B]               465.0                                      # 
                                     [C]               424.0                                      # 
                                     [D]               400.0                                      # 
                                     [E]               573.0                                      # 
                                     [F]               592.0                                      # 
                                     [G]               351.0                                      # 
                                     [H]               495.0                                      # 
                                     [I]               433.0                                      # 
                                     [J]               398.0                                      # 
                                     [K]               499.0                                      # 
                                     [L]               464.0                                      # 
                                     [M]               484.0                                      # 
                                     [N]               477.0                                      # 
                                     [O]               573.0                                      # 
ramulator.incoming_read_reqs_per_channel               15407                                      # Number of incoming read requests to each DRAM channel
                                     [0]               459.0                                      # 
                                     [1]               398.0                                      # 
                                     [2]               553.0                                      # 
                                     [3]               424.0                                      # 
                                     [4]               470.0                                      # 
                                     [5]               503.0                                      # 
                                     [6]               334.0                                      # 
                                     [7]               346.0                                      # 
                                     [8]               548.0                                      # 
                                     [9]               626.0                                      # 
                                     [:]               450.0                                      # 
                                     [;]               614.0                                      # 
                                     [<]               591.0                                      # 
                                     [=]               617.0                                      # 
                                     [>]               423.0                                      # 
                                     [?]               435.0                                      # 
                                     [@]               622.0                                      # 
                                     [A]               369.0                                      # 
                                     [B]               463.0                                      # 
                                     [C]               424.0                                      # 
                                     [D]               400.0                                      # 
                                     [E]               573.0                                      # 
                                     [F]               591.0                                      # 
                                     [G]               351.0                                      # 
                                     [H]               495.0                                      # 
                                     [I]               433.0                                      # 
                                     [J]               398.0                                      # 
                                     [K]               499.0                                      # 
                                     [L]               464.0                                      # 
                                     [M]               484.0                                      # 
                                     [N]               477.0                                      # 
                                     [O]               573.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
    ramulator.maximum_internal_bandwidth        320000000000                                      # The theoretical maximum bandwidth (Bps)
        ramulator.maximum_link_bandwidth        480000000000                                      # The theoretical maximum bandwidth (Bps)
                ramulator.read_bandwidth           143928257                                      # Real read bandwidth(Bps)
               ramulator.write_bandwidth               84076                                      # Real write bandwidth(Bps)
              ramulator.read_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read requests
           ramulator.read_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read requests in this channel
              ramulator.read_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read requests
          ramulator.queueing_latency_avg           74.011553                                      # The average of time waiting in queue before first command issued
       ramulator.queueing_latency_ns_avg           59.209243                                      # The average of time (ns) waiting in queue before first command issued
          ramulator.queueing_latency_sum             1140296                                      # The sum of time waiting in queue before first command issued
    ramulator.request_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per request for all read request packets transmission
 ramulator.request_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per request for all read request packets transmission
    ramulator.request_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read request packets transmission
   ramulator.response_packet_latency_avg            0.000000                                      # The average memory latency cycles (in memory time domain) per response for all read response packets transmission
ramulator.response_packet_latency_ns_avg            0.000000                                      # The average memory latency (ns) per response for all read response packets transmission
   ramulator.response_packet_latency_sum                   0                                      # The memory latency cycles (in memory time domain) sum for all read response packets transmission
        ramulator.read_transaction_bytes              986048                                      # The total byte of read transaction
       ramulator.write_transaction_bytes                 576                                      # The total byte of write transaction
                      ramulator.row_hits                   2                                      # Number of row hits
                    ramulator.row_misses                4101                                      # Number of row misses
                 ramulator.row_conflicts               11313                                      # Number of row conflicts
                 ramulator.read_row_hits                   1                                      # Number of row hits for read requests
                                     [0]                 1.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
               ramulator.read_row_misses                4098                                      # Number of row misses for read requests
                                     [0]               299.0                                      # 
                                     [1]               139.0                                      # 
                                     [2]               112.0                                      # 
                                     [3]                86.0                                      # 
                                     [4]                99.0                                      # 
                                     [5]                75.0                                      # 
                                     [6]                60.0                                      # 
                                     [7]                65.0                                      # 
                                     [8]                83.0                                      # 
                                     [9]                78.0                                      # 
                                     [:]                83.0                                      # 
                                     [;]                64.0                                      # 
                                     [<]                64.0                                      # 
                                     [=]                99.0                                      # 
                                     [>]                76.0                                      # 
                                     [?]                65.0                                      # 
                                     [@]                77.0                                      # 
                                     [A]                88.0                                      # 
                                     [B]                61.0                                      # 
                                     [C]                74.0                                      # 
                                     [D]                83.0                                      # 
                                     [E]                86.0                                      # 
                                     [F]                75.0                                      # 
                                     [G]                96.0                                      # 
                                     [H]                71.0                                      # 
                                     [I]                65.0                                      # 
                                     [J]                53.0                                      # 
                                     [K]                86.0                                      # 
                                     [L]                66.0                                      # 
                                     [M]                94.0                                      # 
                                     [N]                77.0                                      # 
                                     [O]                77.0                                      # 
                                     [P]                89.0                                      # 
                                     [Q]                91.0                                      # 
                                     [R]                94.0                                      # 
                                     [S]                96.0                                      # 
                                     [T]                87.0                                      # 
                                     [U]                63.0                                      # 
                                     [V]                83.0                                      # 
                                     [W]                66.0                                      # 
                                     [X]                83.0                                      # 
                                     [Y]                86.0                                      # 
                                     [Z]                82.0                                      # 
                                     [[]                92.0                                      # 
                                     [\]                62.0                                      # 
                                     []]                73.0                                      # 
                                     [^]                87.0                                      # 
                                     [_]                88.0                                      # 
            ramulator.read_row_conflicts               11308                                      # Number of row conflicts for read requests
                                     [0]               236.0                                      # 
                                     [1]               224.0                                      # 
                                     [2]               283.0                                      # 
                                     [3]               240.0                                      # 
                                     [4]               239.0                                      # 
                                     [5]               268.0                                      # 
                                     [6]               256.0                                      # 
                                     [7]               246.0                                      # 
                                     [8]               266.0                                      # 
                                     [9]               242.0                                      # 
                                     [:]               254.0                                      # 
                                     [;]               253.0                                      # 
                                     [<]               260.0                                      # 
                                     [=]               202.0                                      # 
                                     [>]               240.0                                      # 
                                     [?]               267.0                                      # 
                                     [@]               252.0                                      # 
                                     [A]               248.0                                      # 
                                     [B]               242.0                                      # 
                                     [C]               199.0                                      # 
                                     [D]               217.0                                      # 
                                     [E]               207.0                                      # 
                                     [F]               213.0                                      # 
                                     [G]               205.0                                      # 
                                     [H]               203.0                                      # 
                                     [I]               245.0                                      # 
                                     [J]               202.0                                      # 
                                     [K]               241.0                                      # 
                                     [L]               246.0                                      # 
                                     [M]               199.0                                      # 
                                     [N]               204.0                                      # 
                                     [O]               271.0                                      # 
                                     [P]               246.0                                      # 
                                     [Q]               196.0                                      # 
                                     [R]               246.0                                      # 
                                     [S]               233.0                                      # 
                                     [T]               207.0                                      # 
                                     [U]               242.0                                      # 
                                     [V]               243.0                                      # 
                                     [W]               216.0                                      # 
                                     [X]               250.0                                      # 
                                     [Y]               250.0                                      # 
                                     [Z]               222.0                                      # 
                                     [[]               205.0                                      # 
                                     [\]               232.0                                      # 
                                     []]               251.0                                      # 
                                     [^]               252.0                                      # 
                                     [_]               247.0                                      # 
                ramulator.write_row_hits                   1                                      # Number of row hits for write requests
                                     [0]                 1.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
              ramulator.write_row_misses                   3                                      # Number of row misses for write requests
                                     [0]                 3.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
           ramulator.write_row_conflicts                   5                                      # Number of row conflicts for write requests
                                     [0]                 5.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
          ramulator.req_queue_length_avg            0.240168                                      # Average of read and write queue length per memory cycle.
          ramulator.req_queue_length_sum             2056727                                      # Sum of read and write queue length per memory cycle.
     ramulator.read_req_queue_length_avg            0.240073                                      # Read queue length average per memory cycle.
     ramulator.read_req_queue_length_sum             2055919                                      # Read queue length sum per memory cycle.
    ramulator.write_req_queue_length_avg            0.000094                                      # Write queue length average per memory cycle.
    ramulator.write_req_queue_length_sum                 808                                      # Write queue length sum per memory cycle.
              ramulator.record_read_hits                 0.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
            ramulator.record_read_misses                 0.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
         ramulator.record_read_conflicts                 0.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
             ramulator.record_write_hits                 0.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
           ramulator.record_write_misses                 0.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
        ramulator.record_write_conflicts                 0.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]                 0.0                                      # 
                                     [1]                 0.0                                      # 
                                     [2]                 0.0                                      # 
                                     [3]                 0.0                                      # 
                                     [4]                 0.0                                      # 
                                     [5]                 0.0                                      # 
                                     [6]                 0.0                                      # 
                                     [7]                 0.0                                      # 
                                     [8]                 0.0                                      # 
                                     [9]                 0.0                                      # 
                                     [:]                 0.0                                      # 
                                     [;]                 0.0                                      # 
                                     [<]                 0.0                                      # 
                                     [=]                 0.0                                      # 
                                     [>]                 0.0                                      # 
                                     [?]                 0.0                                      # 
                                     [@]                 0.0                                      # 
                                     [A]                 0.0                                      # 
                                     [B]                 0.0                                      # 
                                     [C]                 0.0                                      # 
                                     [D]                 0.0                                      # 
                                     [E]                 0.0                                      # 
                                     [F]                 0.0                                      # 
                                     [G]                 0.0                                      # 
                                     [H]                 0.0                                      # 
                                     [I]                 0.0                                      # 
                                     [J]                 0.0                                      # 
                                     [K]                 0.0                                      # 
                                     [L]                 0.0                                      # 
                                     [M]                 0.0                                      # 
                                     [N]                 0.0                                      # 
                                     [O]                 0.0                                      # 
                                     [P]                 0.0                                      # 
                                     [Q]                 0.0                                      # 
                                     [R]                 0.0                                      # 
                                     [S]                 0.0                                      # 
                                     [T]                 0.0                                      # 
                                     [U]                 0.0                                      # 
                                     [V]                 0.0                                      # 
                                     [W]                 0.0                                      # 
                                     [X]                 0.0                                      # 
                                     [Y]                 0.0                                      # 
                                     [Z]                 0.0                                      # 
                                     [[]                 0.0                                      # 
                                     [\]                 0.0                                      # 
                                     []]                 0.0                                      # 
                                     [^]                 0.0                                      # 
                                     [_]                 0.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles             8563712                                      # cpu cycle number
             ramulator.Total idle cycles            46006568                                      # Total idle cycles due to full window.
           ramulator.Average idle cycles              958470                                      # Average idle cycles due to full window
                                                         0.0                                      # 
                                                         0.0                                      # 
                           ramulator.ipc           49.079060                                      # final ipc number
              ramulator.cpu_instructions           420298932                                      # total cpu instructions number
                    ramulator.total_time      6850969.600000                                      # Total Time (ns)
            ramulator.record_cycs_core_0             4670011                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0             7729422                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0                9297                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0             7729422                                      # cpu instruction number
            ramulator.idle_cycles_core_0              968738                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_0             1879076                                      # memory instruction number
ramulator.non_memory_instructions_core_0             5850346                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1270                                      # cache read miss count
           ramulator.L1_cache_write_miss                 197                                      # cache write miss count
           ramulator.L1_cache_total_miss                1467                                      # cache total miss count
             ramulator.L1_cache_eviction                  79                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3277133                                      # cache read access count
         ramulator.L1_cache_write_access              422951                                      # cache write access count
         ramulator.L1_cache_total_access             3700084                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 804                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 127                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_1             8563712                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_1            13368572                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_1                9892                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_1            13368572                                      # cpu instruction number
            ramulator.idle_cycles_core_1              900694                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_1             4335605                                      # memory instruction number
ramulator.non_memory_instructions_core_1             9032967                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1253                                      # cache read miss count
           ramulator.L1_cache_write_miss                 516                                      # cache write miss count
           ramulator.L1_cache_total_miss                1769                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             6512245                                      # cache read access count
         ramulator.L1_cache_write_access             1148185                                      # cache write access count
         ramulator.L1_cache_total_access             7660430                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 997                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 409                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_2             6977111                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_2            11081401                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_2                8825                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_2            11081401                                      # cpu instruction number
            ramulator.idle_cycles_core_2             1001556                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_2             3247178                                      # memory instruction number
ramulator.non_memory_instructions_core_2             7834223                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1236                                      # cache read miss count
           ramulator.L1_cache_write_miss                 554                                      # cache write miss count
           ramulator.L1_cache_total_miss                1790                                      # cache total miss count
             ramulator.L1_cache_eviction                   6                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5166105                                      # cache read access count
         ramulator.L1_cache_write_access              807221                                      # cache write access count
         ramulator.L1_cache_total_access             5973326                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 877                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 518                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_3             6172799                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_3             9984441                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_3                8555                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_3             9984441                                      # cpu instruction number
            ramulator.idle_cycles_core_3             1047255                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_3             2714930                                      # memory instruction number
ramulator.non_memory_instructions_core_3             7269511                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1002                                      # cache read miss count
           ramulator.L1_cache_write_miss                 546                                      # cache write miss count
           ramulator.L1_cache_total_miss                1548                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4474035                                      # cache read access count
         ramulator.L1_cache_write_access              649110                                      # cache write access count
         ramulator.L1_cache_total_access             5123145                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 838                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 384                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_4             4513597                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_4             7449130                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_4                9066                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_4             7449130                                      # cpu instruction number
            ramulator.idle_cycles_core_4              932225                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_4             1821167                                      # memory instruction number
ramulator.non_memory_instructions_core_4             5627963                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1040                                      # cache read miss count
           ramulator.L1_cache_write_miss                 503                                      # cache write miss count
           ramulator.L1_cache_total_miss                1543                                      # cache total miss count
             ramulator.L1_cache_eviction                   8                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3170613                                      # cache read access count
         ramulator.L1_cache_write_access              408130                                      # cache write access count
         ramulator.L1_cache_total_access             3578743                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 847                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 358                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_5             5736050                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_5             9341185                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_5                9739                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_5             9341185                                      # cpu instruction number
            ramulator.idle_cycles_core_5             1057659                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_5             2436065                                      # memory instruction number
ramulator.non_memory_instructions_core_5             6905120                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1262                                      # cache read miss count
           ramulator.L1_cache_write_miss                 499                                      # cache write miss count
           ramulator.L1_cache_total_miss                1761                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4108315                                      # cache read access count
         ramulator.L1_cache_write_access              567169                                      # cache write access count
         ramulator.L1_cache_total_access             4675484                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 863                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 555                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_6             3332424                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_6             5599943                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_6                8458                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_6             5599943                                      # cpu instruction number
            ramulator.idle_cycles_core_6              805815                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_6             1222730                                      # memory instruction number
ramulator.non_memory_instructions_core_6             4377213                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1353                                      # cache read miss count
           ramulator.L1_cache_write_miss                 593                                      # cache write miss count
           ramulator.L1_cache_total_miss                1946                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2277033                                      # cache read access count
         ramulator.L1_cache_write_access              247805                                      # cache write access count
         ramulator.L1_cache_total_access             2524838                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 882                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 748                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_7             3226494                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_7             5433360                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_7                7069                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_7             5433360                                      # cpu instruction number
            ramulator.idle_cycles_core_7              794107                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_7             1168231                                      # memory instruction number
ramulator.non_memory_instructions_core_7             4265129                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1105                                      # cache read miss count
           ramulator.L1_cache_write_miss                 506                                      # cache write miss count
           ramulator.L1_cache_total_miss                1611                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2196717                                      # cache read access count
         ramulator.L1_cache_write_access              234604                                      # cache write access count
         ramulator.L1_cache_total_access             2431321                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 816                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 484                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_8             7915068                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_8            12408232                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_8                8929                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_8            12408232                                      # cpu instruction number
            ramulator.idle_cycles_core_8              932800                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_8             3894128                                      # memory instruction number
ramulator.non_memory_instructions_core_8             8514104                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1371                                      # cache read miss count
           ramulator.L1_cache_write_miss                 528                                      # cache write miss count
           ramulator.L1_cache_total_miss                1899                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5980312                                      # cache read access count
         ramulator.L1_cache_write_access             1000533                                      # cache write access count
         ramulator.L1_cache_total_access             6980845                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 896                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 654                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
            ramulator.record_cycs_core_9             4089362                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_9             6779122                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_9                7761                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_9             6779122                                      # cpu instruction number
            ramulator.idle_cycles_core_9              884560                                      # idle cycles due to windows full
    ramulator.memory_instructions_core_9             1605822                                      # memory instruction number
ramulator.non_memory_instructions_core_9             5173300                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1198                                      # cache read miss count
           ramulator.L1_cache_write_miss                 583                                      # cache write miss count
           ramulator.L1_cache_total_miss                1781                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2853236                                      # cache read access count
         ramulator.L1_cache_write_access              350351                                      # cache write access count
         ramulator.L1_cache_total_access             3203587                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 820                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 641                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_10             7851388                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_10            12302876                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_10                8406                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_10            12302876                                      # cpu instruction number
           ramulator.idle_cycles_core_10              939855                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_10             3847308                                      # memory instruction number
ramulator.non_memory_instructions_core_10             8455568                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1242                                      # cache read miss count
           ramulator.L1_cache_write_miss                 593                                      # cache write miss count
           ramulator.L1_cache_total_miss                1835                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5921850                                      # cache read access count
         ramulator.L1_cache_write_access              988447                                      # cache write access count
         ramulator.L1_cache_total_access             6910297                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 886                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 612                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_11             3111033                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_11             5249810                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_11                7309                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_11             5249810                                      # cpu instruction number
           ramulator.idle_cycles_core_11              780657                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_11             1111197                                      # memory instruction number
ramulator.non_memory_instructions_core_11             4138613                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1030                                      # cache read miss count
           ramulator.L1_cache_write_miss                 509                                      # cache write miss count
           ramulator.L1_cache_total_miss                1539                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2108712                                      # cache read access count
         ramulator.L1_cache_write_access              220034                                      # cache write access count
         ramulator.L1_cache_total_access             2328746                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 812                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 410                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_12             5910174                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_12             9626201                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_12                7978                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_12             9626201                                      # cpu instruction number
           ramulator.idle_cycles_core_12             1068843                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_12             2533419                                      # memory instruction number
ramulator.non_memory_instructions_core_12             7092782                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1177                                      # cache read miss count
           ramulator.L1_cache_write_miss                 524                                      # cache write miss count
           ramulator.L1_cache_total_miss                1701                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4250481                                      # cache read access count
         ramulator.L1_cache_write_access              589711                                      # cache write access count
         ramulator.L1_cache_total_access             4840192                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 830                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 547                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_13             6331937                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_13            10190184                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_13                8766                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_13            10190184                                      # cpu instruction number
           ramulator.idle_cycles_core_13             1038391                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_13             2815827                                      # memory instruction number
ramulator.non_memory_instructions_core_13             7374357                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1127                                      # cache read miss count
           ramulator.L1_cache_write_miss                 260                                      # cache write miss count
           ramulator.L1_cache_total_miss                1387                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4617140                                      # cache read access count
         ramulator.L1_cache_write_access              674032                                      # cache write access count
         ramulator.L1_cache_total_access             5291172                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 604                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 482                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_14             4988671                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_14             8186060                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_14                7909                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_14             8186060                                      # cpu instruction number
           ramulator.idle_cycles_core_14              975132                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_14             2064130                                      # memory instruction number
ramulator.non_memory_instructions_core_14             6121930                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1041                                      # cache read miss count
           ramulator.L1_cache_write_miss                 532                                      # cache write miss count
           ramulator.L1_cache_total_miss                1573                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3542805                                      # cache read access count
         ramulator.L1_cache_write_access              468646                                      # cache write access count
         ramulator.L1_cache_total_access             4011451                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 825                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 432                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_15             5578680                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_15             9085425                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_15                9171                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_15             9085425                                      # cpu instruction number
           ramulator.idle_cycles_core_15             1037791                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_15             2358608                                      # memory instruction number
ramulator.non_memory_instructions_core_15             6726817                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1294                                      # cache read miss count
           ramulator.L1_cache_write_miss                 600                                      # cache write miss count
           ramulator.L1_cache_total_miss                1894                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3993869                                      # cache read access count
         ramulator.L1_cache_write_access              544414                                      # cache write access count
         ramulator.L1_cache_total_access             4538283                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 840                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 722                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_16             7037595                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_16            11167607                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_16                7994                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_16            11167607                                      # cpu instruction number
           ramulator.idle_cycles_core_16              995430                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_16             3291037                                      # memory instruction number
ramulator.non_memory_instructions_core_16             7876570                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1293                                      # cache read miss count
           ramulator.L1_cache_write_miss                 531                                      # cache write miss count
           ramulator.L1_cache_total_miss                1824                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5222317                                      # cache read access count
         ramulator.L1_cache_write_access              818706                                      # cache write access count
         ramulator.L1_cache_total_access             6041023                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 897                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 598                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_17             5966591                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_17             9680928                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_17                9605                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_17             9680928                                      # cpu instruction number
           ramulator.idle_cycles_core_17             1072112                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_17             2558231                                      # memory instruction number
ramulator.non_memory_instructions_core_17             7122697                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1238                                      # cache read miss count
           ramulator.L1_cache_write_miss                 577                                      # cache write miss count
           ramulator.L1_cache_total_miss                1815                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4296379                                      # cache read access count
         ramulator.L1_cache_write_access              595081                                      # cache write access count
         ramulator.L1_cache_total_access             4891460                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 878                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 601                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_18             2537233                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_18             4350540                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_18                8157                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_18             4350540                                      # cpu instruction number
           ramulator.idle_cycles_core_18              721238                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_18              816601                                      # memory instruction number
ramulator.non_memory_instructions_core_18             3533939                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1230                                      # cache read miss count
           ramulator.L1_cache_write_miss                 518                                      # cache write miss count
           ramulator.L1_cache_total_miss                1748                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1674815                                      # cache read access count
         ramulator.L1_cache_write_access              139119                                      # cache write access count
         ramulator.L1_cache_total_access             1813934                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 850                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 595                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_19             4042280                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_19             6720990                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_19                7227                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_19             6720990                                      # cpu instruction number
           ramulator.idle_cycles_core_19              882582                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_19             1580021                                      # memory instruction number
ramulator.non_memory_instructions_core_19             5140969                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1143                                      # cache read miss count
           ramulator.L1_cache_write_miss                 245                                      # cache write miss count
           ramulator.L1_cache_total_miss                1388                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2817291                                      # cache read access count
         ramulator.L1_cache_write_access              340732                                      # cache write access count
         ramulator.L1_cache_total_access             3158023                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 575                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 540                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_20             6932223                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_20            11051664                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_20                8420                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_20            11051664                                      # cpu instruction number
           ramulator.idle_cycles_core_20              997961                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_20             3229457                                      # memory instruction number
ramulator.non_memory_instructions_core_20             7822207                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1177                                      # cache read miss count
           ramulator.L1_cache_write_miss                 291                                      # cache write miss count
           ramulator.L1_cache_total_miss                1468                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5131028                                      # cache read access count
         ramulator.L1_cache_write_access              801397                                      # cache write access count
         ramulator.L1_cache_total_access             5932425                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 632                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 536                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_21             7478326                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_21            11799972                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_21                8189                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_21            11799972                                      # cpu instruction number
           ramulator.idle_cycles_core_21              955922                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_21             3596774                                      # memory instruction number
ramulator.non_memory_instructions_core_21             8203198                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1358                                      # cache read miss count
           ramulator.L1_cache_write_miss                 327                                      # cache write miss count
           ramulator.L1_cache_total_miss                1685                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5613889                                      # cache read access count
         ramulator.L1_cache_write_access              907163                                      # cache write access count
         ramulator.L1_cache_total_access             6521052                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 640                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 752                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_22             6135259                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_22             9909026                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_22                8864                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_22             9909026                                      # cpu instruction number
           ramulator.idle_cycles_core_22             1057620                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_22             2677368                                      # memory instruction number
ramulator.non_memory_instructions_core_22             7231658                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1323                                      # cache read miss count
           ramulator.L1_cache_write_miss                 252                                      # cache write miss count
           ramulator.L1_cache_total_miss                1575                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4437956                                      # cache read access count
         ramulator.L1_cache_write_access              637326                                      # cache write access count
         ramulator.L1_cache_total_access             5075282                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 570                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 717                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_23             4542130                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_23             7487906                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_23                8810                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_23             7487906                                      # cpu instruction number
           ramulator.idle_cycles_core_23              931812                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_23             1836570                                      # memory instruction number
ramulator.non_memory_instructions_core_23             5651336                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1331                                      # cache read miss count
           ramulator.L1_cache_write_miss                 255                                      # cache write miss count
           ramulator.L1_cache_total_miss                1586                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3199145                                      # cache read access count
         ramulator.L1_cache_write_access              408774                                      # cache write access count
         ramulator.L1_cache_total_access             3607919                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 600                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 685                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_24             3881105                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_24             6459867                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_24                7130                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_24             6459867                                      # cpu instruction number
           ramulator.idle_cycles_core_24              861722                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_24             1499608                                      # memory instruction number
ramulator.non_memory_instructions_core_24             4960259                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1160                                      # cache read miss count
           ramulator.L1_cache_write_miss                 297                                      # cache write miss count
           ramulator.L1_cache_total_miss                1457                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2697339                                      # cache read access count
         ramulator.L1_cache_write_access              320554                                      # cache write access count
         ramulator.L1_cache_total_access             3017893                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 582                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 601                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_25             4320774                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_25             7150716                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_25                8103                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_25             7150716                                      # cpu instruction number
           ramulator.idle_cycles_core_25              910212                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_25             1720232                                      # memory instruction number
ramulator.non_memory_instructions_core_25             5430484                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1405                                      # cache read miss count
           ramulator.L1_cache_write_miss                 565                                      # cache write miss count
           ramulator.L1_cache_total_miss                1970                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3030765                                      # cache read access count
         ramulator.L1_cache_write_access              378141                                      # cache write access count
         ramulator.L1_cache_total_access             3408906                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 877                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 783                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_26             2779591                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_26             4737805                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_26                7403                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_26             4737805                                      # cpu instruction number
           ramulator.idle_cycles_core_26              748181                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_26              943752                                      # memory instruction number
ramulator.non_memory_instructions_core_26             3794053                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1280                                      # cache read miss count
           ramulator.L1_cache_write_miss                 282                                      # cache write miss count
           ramulator.L1_cache_total_miss                1562                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1851476                                      # cache read access count
         ramulator.L1_cache_write_access              177926                                      # cache write access count
         ramulator.L1_cache_total_access             2029402                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 536                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 771                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_27             4972463                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_27             8160412                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_27                9168                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_27             8160412                                      # cpu instruction number
           ramulator.idle_cycles_core_27              974772                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_27             2057793                                      # memory instruction number
ramulator.non_memory_instructions_core_27             6102619                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1306                                      # cache read miss count
           ramulator.L1_cache_write_miss                 561                                      # cache write miss count
           ramulator.L1_cache_total_miss                1867                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3528821                                      # cache read access count
         ramulator.L1_cache_write_access              466526                                      # cache write access count
         ramulator.L1_cache_total_access             3995347                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 834                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 706                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_28             4086360                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_28             6793815                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_28                8069                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_28             6793815                                      # cpu instruction number
           ramulator.idle_cycles_core_28              884262                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_28             1607326                                      # memory instruction number
ramulator.non_memory_instructions_core_28             5186489                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1502                                      # cache read miss count
           ramulator.L1_cache_write_miss                 559                                      # cache write miss count
           ramulator.L1_cache_total_miss                2061                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2850608                                      # cache read access count
         ramulator.L1_cache_write_access              349985                                      # cache write access count
         ramulator.L1_cache_total_access             3200593                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 842                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 907                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_29             5850461                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_29             9524632                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_29                8692                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_29             9524632                                      # cpu instruction number
           ramulator.idle_cycles_core_29             1069500                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_29             2492124                                      # memory instruction number
ramulator.non_memory_instructions_core_29             7032508                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1464                                      # cache read miss count
           ramulator.L1_cache_write_miss                 288                                      # cache write miss count
           ramulator.L1_cache_total_miss                1752                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4202780                                      # cache read access count
         ramulator.L1_cache_write_access              575888                                      # cache write access count
         ramulator.L1_cache_total_access             4778668                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 634                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 825                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_30             5945952                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_30             9656907                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_30                7702                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_30             9656907                                      # cpu instruction number
           ramulator.idle_cycles_core_30             1059241                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_30             2563095                                      # memory instruction number
ramulator.non_memory_instructions_core_30             7093812                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1412                                      # cache read miss count
           ramulator.L1_cache_write_miss                 303                                      # cache write miss count
           ramulator.L1_cache_total_miss                1715                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4283392                                      # cache read access count
         ramulator.L1_cache_write_access              601800                                      # cache write access count
         ramulator.L1_cache_total_access             4885192                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 585                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 849                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_31             7610162                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_31            11976984                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_31               10142                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_31            11976984                                      # cpu instruction number
           ramulator.idle_cycles_core_31              953673                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_31             3688335                                      # memory instruction number
ramulator.non_memory_instructions_core_31             8288649                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1733                                      # cache read miss count
           ramulator.L1_cache_write_miss                 635                                      # cache write miss count
           ramulator.L1_cache_total_miss                2368                                      # cache total miss count
             ramulator.L1_cache_eviction                   2                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5712970                                      # cache read access count
         ramulator.L1_cache_write_access              940850                                      # cache write access count
         ramulator.L1_cache_total_access             6653820                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 895                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1125                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_32             5682189                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_32             9240793                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_32                8978                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_32             9240793                                      # cpu instruction number
           ramulator.idle_cycles_core_32             1048231                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_32             2411859                                      # memory instruction number
ramulator.non_memory_instructions_core_32             6828934                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1583                                      # cache read miss count
           ramulator.L1_cache_write_miss                 524                                      # cache write miss count
           ramulator.L1_cache_total_miss                2107                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4068699                                      # cache read access count
         ramulator.L1_cache_write_access              562810                                      # cache write access count
         ramulator.L1_cache_total_access             4631509                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 860                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 912                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_33             6158061                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_33             9951048                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_33                8539                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_33             9951048                                      # cpu instruction number
           ramulator.idle_cycles_core_33             1060888                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_33             2690249                                      # memory instruction number
ramulator.non_memory_instructions_core_33             7260799                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1255                                      # cache read miss count
           ramulator.L1_cache_write_miss                 277                                      # cache write miss count
           ramulator.L1_cache_total_miss                1532                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4456966                                      # cache read access count
         ramulator.L1_cache_write_access              637703                                      # cache write access count
         ramulator.L1_cache_total_access             5094669                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 584                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 661                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_34             6134175                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_34             9929906                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_34                9400                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_34             9929906                                      # cpu instruction number
           ramulator.idle_cycles_core_34             1051300                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_34             2686328                                      # memory instruction number
ramulator.non_memory_instructions_core_34             7243578                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1561                                      # cache read miss count
           ramulator.L1_cache_write_miss                 595                                      # cache write miss count
           ramulator.L1_cache_total_miss                2156                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4443780                                      # cache read access count
         ramulator.L1_cache_write_access              636673                                      # cache write access count
         ramulator.L1_cache_total_access             5080453                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 892                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 924                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_35             6108338                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_35             9876712                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_35                8747                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_35             9876712                                      # cpu instruction number
           ramulator.idle_cycles_core_35             1059129                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_35             2659036                                      # memory instruction number
ramulator.non_memory_instructions_core_35             7217676                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1577                                      # cache read miss count
           ramulator.L1_cache_write_miss                 634                                      # cache write miss count
           ramulator.L1_cache_total_miss                2211                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4418072                                      # cache read access count
         ramulator.L1_cache_write_access              628875                                      # cache write access count
         ramulator.L1_cache_total_access             5046947                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 876                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1006                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_36             6469577                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_36            10381201                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_36                9000                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_36            10381201                                      # cpu instruction number
           ramulator.idle_cycles_core_36             1029349                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_36             2912280                                      # memory instruction number
ramulator.non_memory_instructions_core_36             7468921                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1456                                      # cache read miss count
           ramulator.L1_cache_write_miss                 336                                      # cache write miss count
           ramulator.L1_cache_total_miss                1792                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4730094                                      # cache read access count
         ramulator.L1_cache_write_access              707922                                      # cache write access count
         ramulator.L1_cache_total_access             5438016                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 630                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 868                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_37             3000800                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_37             5084883                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_37                8976                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_37             5084883                                      # cpu instruction number
           ramulator.idle_cycles_core_37              771574                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_37             1049841                                      # memory instruction number
ramulator.non_memory_instructions_core_37             4035042                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1623                                      # cache read miss count
           ramulator.L1_cache_write_miss                 547                                      # cache write miss count
           ramulator.L1_cache_total_miss                2170                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2026506                                      # cache read access count
         ramulator.L1_cache_write_access              199874                                      # cache write access count
         ramulator.L1_cache_total_access             2226380                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 801                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1064                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_38             4123856                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_38             6847993                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_38                9269                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_38             6847993                                      # cpu instruction number
           ramulator.idle_cycles_core_38              888085                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_38             1628179                                      # memory instruction number
ramulator.non_memory_instructions_core_38             5219814                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1641                                      # cache read miss count
           ramulator.L1_cache_write_miss                 589                                      # cache write miss count
           ramulator.L1_cache_total_miss                2230                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2874253                                      # cache read access count
         ramulator.L1_cache_write_access              358839                                      # cache write access count
         ramulator.L1_cache_total_access             3233092                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 809                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1095                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_39             3903737                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_39             6494785                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_39                8475                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_39             6494785                                      # cpu instruction number
           ramulator.idle_cycles_core_39              865343                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_39             1515908                                      # memory instruction number
ramulator.non_memory_instructions_core_39             4978877                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1550                                      # cache read miss count
           ramulator.L1_cache_write_miss                 287                                      # cache write miss count
           ramulator.L1_cache_total_miss                1837                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             2708201                                      # cache read access count
         ramulator.L1_cache_write_access              328018                                      # cache write access count
         ramulator.L1_cache_total_access             3036219                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 591                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 964                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_40             5636307                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_40             9189339                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_40                8853                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_40             9189339                                      # cpu instruction number
           ramulator.idle_cycles_core_40             1044744                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_40             2386095                                      # memory instruction number
ramulator.non_memory_instructions_core_40             6803244                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1565                                      # cache read miss count
           ramulator.L1_cache_write_miss                 582                                      # cache write miss count
           ramulator.L1_cache_total_miss                2147                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4039039                                      # cache read access count
         ramulator.L1_cache_write_access              550720                                      # cache write access count
         ramulator.L1_cache_total_access             4589759                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 900                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 914                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_41             5472620                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_41             8942218                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_41                8831                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_41             8942218                                      # cpu instruction number
           ramulator.idle_cycles_core_41             1031940                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_41             2298372                                      # memory instruction number
ramulator.non_memory_instructions_core_41             6643846                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1802                                      # cache read miss count
           ramulator.L1_cache_write_miss                 595                                      # cache write miss count
           ramulator.L1_cache_total_miss                2397                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3913436                                      # cache read access count
         ramulator.L1_cache_write_access              525918                                      # cache write access count
         ramulator.L1_cache_total_access             4439354                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 869                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1192                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_42             7301504                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_42            11530856                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_42                9600                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_42            11530856                                      # cpu instruction number
           ramulator.idle_cycles_core_42              980713                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_42             3468635                                      # memory instruction number
ramulator.non_memory_instructions_core_42             8062221                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1583                                      # cache read miss count
           ramulator.L1_cache_write_miss                 321                                      # cache write miss count
           ramulator.L1_cache_total_miss                1904                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             5444475                                      # cache read access count
         ramulator.L1_cache_write_access              873560                                      # cache write access count
         ramulator.L1_cache_total_access             6318035                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 604                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                 996                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_43             5589488                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_43             9124061                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_43                9401                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_43             9124061                                      # cpu instruction number
           ramulator.idle_cycles_core_43             1043382                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_43             2363998                                      # memory instruction number
ramulator.non_memory_instructions_core_43             6760063                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1656                                      # cache read miss count
           ramulator.L1_cache_write_miss                 305                                      # cache write miss count
           ramulator.L1_cache_total_miss                1961                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3998575                                      # cache read access count
         ramulator.L1_cache_write_access              545626                                      # cache write access count
         ramulator.L1_cache_total_access             4544201                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 570                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1094                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_44             2929052                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_44             4961886                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_44                8354                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_44             4961886                                      # cpu instruction number
           ramulator.idle_cycles_core_44              765327                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_44             1010719                                      # memory instruction number
ramulator.non_memory_instructions_core_44             3951167                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1660                                      # cache read miss count
           ramulator.L1_cache_write_miss                 350                                      # cache write miss count
           ramulator.L1_cache_total_miss                2010                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             1969577                                      # cache read access count
         ramulator.L1_cache_write_access              191867                                      # cache write access count
         ramulator.L1_cache_total_access             2161444                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 685                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1031                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_45             5251547                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_45             8587972                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_45                8252                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_45             8587972                                      # cpu instruction number
           ramulator.idle_cycles_core_45             1004293                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_45             2196036                                      # memory instruction number
ramulator.non_memory_instructions_core_45             6391936                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1599                                      # cache read miss count
           ramulator.L1_cache_write_miss                 575                                      # cache write miss count
           ramulator.L1_cache_total_miss                2174                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             3742596                                      # cache read access count
         ramulator.L1_cache_write_access              502904                                      # cache write access count
         ramulator.L1_cache_total_access             4245500                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 810                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1040                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_46             6274408                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_46            10128757                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_46                9577                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_46            10128757                                      # cpu instruction number
           ramulator.idle_cycles_core_46             1047138                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_46             2777338                                      # memory instruction number
ramulator.non_memory_instructions_core_46             7351419                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1788                                      # cache read miss count
           ramulator.L1_cache_write_miss                 632                                      # cache write miss count
           ramulator.L1_cache_total_miss                2420                                      # cache total miss count
             ramulator.L1_cache_eviction                   1                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4561956                                      # cache read access count
         ramulator.L1_cache_write_access              663068                                      # cache write access count
         ramulator.L1_cache_total_access             5225024                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 922                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1159                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
           ramulator.record_cycs_core_47             5902605                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
          ramulator.record_insts_core_47             9581387                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
  ramulator.memory_access_cycles_core_47                8998                                      # memory access cycles in memory time domain
      ramulator.cpu_instructions_core_47             9581387                                      # cpu instruction number
           ramulator.idle_cycles_core_47             1072814                                      # idle cycles due to windows full
   ramulator.memory_instructions_core_47             2511995                                      # memory instruction number
ramulator.non_memory_instructions_core_47             7069392                                      # non memory instructions
            ramulator.L2_cache_read_miss                   0                                      # cache read miss count
           ramulator.L2_cache_write_miss                   0                                      # cache write miss count
           ramulator.L2_cache_total_miss                   0                                      # cache total miss count
             ramulator.L2_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L2_cache_read_access                   0                                      # cache read access count
         ramulator.L2_cache_write_access                   0                                      # cache write access count
         ramulator.L2_cache_total_access                   0                                      # cache total access count
             ramulator.L2_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L2_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L2_cache_set_unavailable                   0                                      # cache set not available
            ramulator.L1_cache_read_miss                1743                                      # cache read miss count
           ramulator.L1_cache_write_miss                 546                                      # cache write miss count
           ramulator.L1_cache_total_miss                2289                                      # cache total miss count
             ramulator.L1_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L1_cache_read_access             4245467                                      # cache read access count
         ramulator.L1_cache_write_access              582452                                      # cache write access count
         ramulator.L1_cache_total_access             4827919                                      # cache total access count
             ramulator.L1_cache_mshr_hit                 908                                      # cache mshr hit count
     ramulator.L1_cache_mshr_unavailable                1046                                      # cache mshr not available count
      ramulator.L1_cache_set_unavailable                   0                                      # cache set not available
