<?xml version="1.0" encoding="UTF-8"?>
<result>
<query id="146222">Thomas F Wenisch architecture*</query>
<status code="200">OK</status>
<time unit="msecs">84.83</time>
<completions total="1" computed="1" sent="1">
<c sc="8" dc="8" oc="8" id="20854803">architecture</c>
</completions>
<hits total="8" computed="8" sent="8" first="0">
<hit score="5" id="148973">
<info><authors><author>Thomas F. Wenisch</author></authors><title>Top Picks from the 2017 Computer Architecture Conferences.</title><venue>IEEE Micro</venue><volume>38</volume><number>3</number><pages>5-9</pages><year>2018</year><type>Journal Articles</type><key>journals/micro/Wenisch18</key><doi>10.1109/MM.2018.032271056</doi><ee>https://doi.org/10.1109/MM.2018.032271056</ee><url>https://dblp.org/rec/journals/micro/Wenisch18</url></info>
<url>URL#148973</url>
</hit>
<hit score="5" id="985453">
<info><authors><author>Luis Ceze</author><author>Mark D. Hill</author><author>Thomas F. Wenisch</author></authors><title>Arch2030 - A Vision of Computer Architecture Research over the Next 15 Years.</title><venue>CoRR</venue><volume>abs/1612.03182</volume><year>2016</year><type>Informal Publications</type><key>journals/corr/CezeHW16</key><ee>http://arxiv.org/abs/1612.03182</ee><url>https://dblp.org/rec/journals/corr/CezeHW16</url></info>
<url>URL#985453</url>
</hit>
<hit score="5" id="990778">
<info><authors><author>Mark D. Hill</author><author>Sarita V. Adve</author><author>Luis Ceze</author><author>Mary Jane Irwin</author><author>David R. Kaeli</author><author>Margaret Martonosi</author><author>Josep Torrellas</author><author>Thomas F. Wenisch</author><author>David A. Wood 0001</author><author>Katherine A. Yelick</author></authors><title>21st Century Computer Architecture.</title><venue>CoRR</venue><volume>abs/1609.06756</volume><year>2016</year><type>Informal Publications</type><key>journals/corr/HillACIKMTWWY16</key><ee>http://arxiv.org/abs/1609.06756</ee><url>https://dblp.org/rec/journals/corr/HillACIKMTWWY16</url></info>
<url>URL#990778</url>
</hit>
<hit score="5" id="1296015">
<info><authors><author>Babak Falsafi</author><author>Thomas F. Wenisch</author></authors><title>A Primer on Hardware Prefetching</title><venue>A Primer on Hardware Prefetching</venue><venue>Synthesis Lectures on Computer Architecture</venue><publisher>Morgan &amp; Claypool Publishers</publisher><year>2014</year><type>Books and Theses</type><key>series/synthesis/2014Falsafi</key><doi>10.2200/S00581ED1V01Y201405CAC028</doi><ee>https://doi.org/10.2200/S00581ED1V01Y201405CAC028</ee><url>https://dblp.org/rec/series/synthesis/2014Falsafi</url></info>
<url>URL#1296015</url>
</hit>
<hit score="5" id="1361834">
<info><authors><author>Richard Sampson</author><author>Ming Yang 0004</author><author>Siyuan Wei</author><author>Chaitali Chakrabarti</author><author>Thomas F. Wenisch</author></authors><title>Sonic Millip3De - An Architecture for Handheld 3D Ultrasound.</title><venue>IEEE Micro</venue><volume>34</volume><number>3</number><pages>100-108</pages><year>2014</year><type>Journal Articles</type><key>journals/micro/SampsonYWCW14</key><doi>10.1109/MM.2014.49</doi><ee>https://doi.org/10.1109/MM.2014.49</ee><url>https://dblp.org/rec/journals/micro/SampsonYWCW14</url></info>
<url>URL#1361834</url>
</hit>
<hit score="5" id="1496813">
<info><authors><author>Andreas Hansson</author><author>Neha Agarwal</author><author>Aasheesh Kolli</author><author>Thomas F. Wenisch</author><author>Aniruddha N. Udipi</author></authors><title>Simulating DRAM controllers for future system architecture exploration.</title><venue>ISPASS</venue><pages>201-210</pages><year>2014</year><type>Conference and Workshop Papers</type><key>conf/ispass/HanssonAKWU14</key><doi>10.1109/ISPASS.2014.6844484</doi><ee>https://doi.org/10.1109/ISPASS.2014.6844484</ee><url>https://dblp.org/rec/conf/ispass/HanssonAKWU14</url></info>
<url>URL#1496813</url>
</hit>
<hit score="5" id="2179501">
<info><authors><author>David Meisner</author><author>Brian T. Gold</author><author>Thomas F. Wenisch</author></authors><title>The PowerNap Server Architecture.</title><venue>ACM Trans. Comput. Syst.</venue><volume>29</volume><number>1</number><pages>3:1-3:24</pages><year>2011</year><type>Journal Articles</type><key>journals/tocs/MeisnerGW11</key><doi>10.1145/1925109.1925112</doi><ee>https://doi.org/10.1145/1925109.1925112</ee><url>https://dblp.org/rec/journals/tocs/MeisnerGW11</url></info>
<url>URL#2179501</url>
</hit>
<hit score="5" id="3509057">
<info><authors><author>Nikolaos Hardavellas</author><author>Stephen Somogyi</author><author>Thomas F. Wenisch</author><author>Roland E. Wunderlich</author><author>Shelley Chen</author><author>Jangwoo Kim</author><author>Babak Falsafi</author><author>James C. Hoe</author><author>Andreas Nowatzyk</author></authors><title>SimFlex - a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture.</title><venue>SIGMETRICS Performance Evaluation Review</venue><volume>31</volume><number>4</number><pages>31-34</pages><year>2004</year><type>Journal Articles</type><key>journals/sigmetrics/HardavellasSWWCKFHN04</key><doi>10.1145/1054907.1054914</doi><ee>https://doi.org/10.1145/1054907.1054914</ee><url>https://dblp.org/rec/journals/sigmetrics/HardavellasSWWCKFHN04</url></info>
<url>URL#3509057</url>
</hit>
</hits>
</result>
