{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677015949744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677015949744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 18:45:49 2023 " "Processing started: Tue Feb 21 18:45:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677015949744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677015949744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cod2outof5_to_7seg -c cod2outof5_to_7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off cod2outof5_to_7seg -c cod2outof5_to_7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677015949749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1677015950557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G cod2outof5_to_7seg.v(17) " "Verilog HDL Declaration information at cod2outof5_to_7seg.v(17): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677015950709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "f F cod2outof5_to_7seg.v(17) " "Verilog HDL Declaration information at cod2outof5_to_7seg.v(17): object \"f\" differs only in case from object \"F\" in the same scope" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677015950709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "e E cod2outof5_to_7seg.v(17) " "Verilog HDL Declaration information at cod2outof5_to_7seg.v(17): object \"e\" differs only in case from object \"E\" in the same scope" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677015950709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d D cod2outof5_to_7seg.v(17) " "Verilog HDL Declaration information at cod2outof5_to_7seg.v(17): object \"d\" differs only in case from object \"D\" in the same scope" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677015950709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C cod2outof5_to_7seg.v(17) " "Verilog HDL Declaration information at cod2outof5_to_7seg.v(17): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677015950709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "b B cod2outof5_to_7seg.v(17) " "Verilog HDL Declaration information at cod2outof5_to_7seg.v(17): object \"b\" differs only in case from object \"B\" in the same scope" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677015950709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A cod2outof5_to_7seg.v(17) " "Verilog HDL Declaration information at cod2outof5_to_7seg.v(17): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677015950709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cod2outof5_to_7seg.v 1 1 " "Using design file cod2outof5_to_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cod2outof5_to_7seg " "Found entity 1: cod2outof5_to_7seg" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677015950710 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w00 cod2outof5_to_7seg.v(37) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(37): created implicit net for \"w00\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w01 cod2outof5_to_7seg.v(38) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(38): created implicit net for \"w01\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w02 cod2outof5_to_7seg.v(39) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(39): created implicit net for \"w02\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w03 cod2outof5_to_7seg.v(40) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(40): created implicit net for \"w03\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w04 cod2outof5_to_7seg.v(41) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(41): created implicit net for \"w04\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w05 cod2outof5_to_7seg.v(42) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(42): created implicit net for \"w05\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w06 cod2outof5_to_7seg.v(43) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(43): created implicit net for \"w06\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w07 cod2outof5_to_7seg.v(44) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(44): created implicit net for \"w07\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w08 cod2outof5_to_7seg.v(45) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(45): created implicit net for \"w08\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w09 cod2outof5_to_7seg.v(46) " "Verilog HDL Implicit Net warning at cod2outof5_to_7seg.v(46): created implicit net for \"w09\"" {  } { { "cod2outof5_to_7seg.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/cod2outof5_to_7seg.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677015950710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cod2outof5_to_7seg " "Elaborating entity \"cod2outof5_to_7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677015950713 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1677015950853 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1677015950853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677015951277 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677015951277 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677015951277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677015951277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/output_files/cod2outof5_to_7seg.map.smsg " "Generated suppressed messages file C:/Users/douge/Desktop/UEFS/SEMESTRE_3/MI Circuitos Digitais/Problema I/code2outof5To7seg/output_files/cod2outof5_to_7seg.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677015951352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677015951506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 18:45:51 2023 " "Processing ended: Tue Feb 21 18:45:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677015951506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677015951506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677015951506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677015951506 ""}
