// Seed: 1482243731
module module_0;
  logic [7:0][1] id_1;
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(id_3 - id_1), .id_3(1), .id_4(id_1)
  );
  wire id_4, id_5;
  id_6(
      -1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  initial $display;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri id_4,
    output tri0 id_5,
    id_18,
    output tri id_6,
    output uwire id_7,
    input uwire id_8,
    input wire id_9,
    input tri id_10,
    input tri1 id_11,
    input wor id_12,
    input wire id_13,
    output wire id_14,
    output tri1 id_15,
    input uwire id_16
);
  assign id_5 = id_1;
  module_0 modCall_1 ();
  tri0 id_19;
  localparam id_20 = 1;
  assign id_7 = -1;
  id_21(
      (-1'd0), id_19
  ); id_22(
      .id_0(""), .id_1(id_5), .id_2(id_20), .id_3({id_8, id_9}), .id_4(1)
  );
  assign id_15 = 1;
endmodule
