Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/schmette/Desktop/lab05_dwe/countertest_isim_beh.exe -prj C:/Users/schmette/Desktop/lab05_dwe/countertest_beh.prj work.countertest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/schmette/Desktop/lab05_dwe/dwe5.vf" into library work
Analyzing Verilog file "C:/Users/schmette/Desktop/lab05_dwe/countertester.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2B1
Compiling module OR2
Compiling module AND2
Compiling module M2_1_MXILINX_dwe5
Compiling module XOR2
Compiling module FDCE
Compiling module FTCLEX_MXILINX_dwe5
Compiling module AND2B2
Compiling module M2_1B1_MXILINX_dwe5
Compiling module VCC
Compiling module AND4
Compiling module AND4B4
Compiling module AND3
Compiling module AND3B3
Compiling module CB4CLED_MXILINX_dwe5
Compiling module GND
Compiling module INV
Compiling module dwe5
Compiling module countertest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable C:/Users/schmette/Desktop/lab05_dwe/countertest_isim_beh.exe
Fuse Memory Usage: 27512 KB
Fuse CPU Usage: 421 ms
