<def f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='277' ll='279' type='bool llvm::CCState::isAllocated(llvm::MCRegister Reg) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='338' u='c' c='_ZNK4llvm7CCState19getFirstUnallocatedENS_8ArrayRefItEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='352' u='c' c='_ZN4llvm7CCState11AllocateRegEt'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='360' u='c' c='_ZN4llvm7CCState11AllocateRegEtt'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='393' u='c' c='_ZN4llvm7CCState16AllocateRegBlockENS_8ArrayRefItEEj'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='72' u='c' c='_ZNK4llvm7CCState20IsShadowAllocatedRegENS_10MCRegisterE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='275'>/// isAllocated - Return true if the specified register (or an alias) is
  /// allocated.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64CallingConvention.cpp' l='64' u='c' c='_ZL16finishStackBlockRN4llvm15SmallVectorImplINS_11CCValAssignEEENS_3MVTERNS_3ISD10ArgFlagsTyERNS_7CCStateENS_5AlignE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4787' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='422' u='c' c='_ZL32handleMustTailForwardedRegistersRN4llvm16MachineIRBuilderEPFbjNS_3MVTES2_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='66' u='c' c='_ZL17findFirstFreeSGPRRN4llvm7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='41' u='c' c='_ZL29CC_X86_32_RegCall_Assign2RegsRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='103' u='c' c='_ZL31CC_X86_VectorCallAssignRegisterRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallingConv.cpp' l='147' u='c' c='_ZL20CC_X86_64_VectorCallRjRN4llvm3MVTES2_RNS0_11CCValAssign7LocInfoERNS0_3ISD10ArgFlagsTyERNS0_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3574' u='c' c='_ZN12_GLOBAL__N_121VarArgsLoweringHelper25forwardMustTailParametersERN4llvm7SDValueE'/>
