set design_path        "../../../../../../../model/verilog/code"
set design_pkg_path    "../../../../../../../model/vhdl/code/pkg"
set verification_path  "../../../../../../../validation/tasks/vhdl/library"
set simulation_path    "../../../../../../../sim/verilog/verification/tests"
